

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
59223c5836e436fa179bac05233b3051  /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=nqueen.cu
self exe links to: /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU
Running md5sum using "md5sum /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU > _cuobjdump_complete_output_Yw8Buv"
Parsing file _cuobjdump_complete_output_Yw8Buv
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: nqueen.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i : hostFun 0x0x403b20, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65604_39_non_const_sum44" from 0x0 to 0x180 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65599_39_non_const_mask428" from 0x180 to 0x1080 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65601_39_non_const_r_mask4268" from 0x1080 to 0x1f80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65600_39_non_const_l_mask8108" from 0x1f80 to 0x2e80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65602_39_non_const_m11948" from 0x2e80 to 0x3d80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:81) @%p1 bra $Lt_0_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (_1.ptx:198) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x198 (_1.ptx:127) @%p2 bra $Lt_0_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b0 (_1.ptx:131) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f8 (_1.ptx:143) @%p3 bra $Lt_0_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x218 (_1.ptx:147) @%p4 bra $Lt_0_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x238 (_1.ptx:153) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (_1.ptx:179) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x300 (_1.ptx:188) @%p5 bra $Lt_0_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:190) st.shared.u32 [%rd4+0], %r16;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x310 (_1.ptx:191) bra.uni $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (_1.ptx:198) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x340 (_1.ptx:201) @!%p6 bra $Lt_0_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:208) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_1.ptx:209) @!%p6 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x398 (_1.ptx:216) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_1.ptx:219) @%p7 bra $Lt_0_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_1.ptx:229) @%p8 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:236) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x430 (_1.ptx:239) @%p9 bra $Lt_0_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x458 (_1.ptx:246) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x470 (_1.ptx:249) @%p10 bra $Lt_0_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:256) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4b0 (_1.ptx:259) @%p11 bra $Lt_0_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:266) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4f0 (_1.ptx:269) @%p12 bra $Lt_0_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x528 (_1.ptx:279) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Ue9dAz"
Running: cat _ptx_Ue9dAz | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_O3fSFD
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_O3fSFD --output-file  /dev/null 2> _ptx_Ue9dAzinfo"
GPGPU-Sim PTX: Kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' : regs=15, lmem=0, smem=15744, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Ue9dAz _ptx2_O3fSFD _ptx_Ue9dAzinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Usage: ../bin/release/NQU [-c|-g] n steps
  -c: CPU only
  -g: GPU only
  n: n-queen
  steps: step for GPU
Default to 8 queen
CUDA initialized.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
CPU: 11 queen = 2680  time = 1.469000 msec
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
256 96

GPGPU-Sim PTX: cudaLaunch for 0x0x403b20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' to stream 0, gridDim= (256,1,1) blockDim = (96,1,1) 
kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: shmem
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 38880 (ipc=77.8) sim_rate=19440 (inst/sec) elapsed = 0:0:00:02 / Fri May 15 01:26:56 2015
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 85759 (ipc=85.8) sim_rate=21439 (inst/sec) elapsed = 0:0:00:04 / Fri May 15 01:26:58 2015
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 131175 (ipc=87.5) sim_rate=21862 (inst/sec) elapsed = 0:0:00:06 / Fri May 15 01:27:00 2015
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(24,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 196405 (ipc=98.2) sim_rate=24550 (inst/sec) elapsed = 0:0:00:08 / Fri May 15 01:27:02 2015
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2471,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2472,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2488,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2489,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2490,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2491,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2492,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2493,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2494,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2495,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2496,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2497,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2499,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2500,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 206883 (ipc=82.8) sim_rate=22987 (inst/sec) elapsed = 0:0:00:09 / Fri May 15 01:27:03 2015
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2500,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2501,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2502,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2503,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2504,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2505,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2506,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2507,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2508,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2509,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2510,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2511,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2512,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2513,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2514,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2515,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2517,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2518,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2519,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2520,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2521,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2522,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2522,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2523,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2524,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2525,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2526,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2527,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2528,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2529,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2530,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2531,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2532,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2533,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2534,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2535,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2536,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2537,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2538,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2539,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2540,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2541,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2542,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2543,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2544,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2545,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2546,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2547,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2548,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2549,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2550,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2551,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2552,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2553,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2554,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2555,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2556,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2557,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2558,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2559,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2560,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2561,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2562,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2563,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2564,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2565,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2569,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2570,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2601,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2602,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2603,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2604,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2607,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2608,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(52,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(54,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 394879 (ipc=131.6) sim_rate=32906 (inst/sec) elapsed = 0:0:00:12 / Fri May 15 01:27:06 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3059,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3060,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3062,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3063,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3067,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3068,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3068,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3069,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3079,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3080,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3096,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3097,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3106,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3107,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3113,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3114,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3117,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3118,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3136,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3137,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3139,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3140,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3142,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3143,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3145,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3146,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3148,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3149,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3151,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3152,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3154,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3155,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3163,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3164,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3164,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3165,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3169,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3170,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3247,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3248,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3264,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3265,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3266,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3267,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3268,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3269,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3270,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3271,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3272,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3273,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3274,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3275,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3276,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3277,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3278,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3279,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3282,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3282,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3283,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3283,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3285,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3286,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3286,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3287,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3289,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3290,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3290,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3291,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3294,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3294,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3295,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3295,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3296,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3297,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3299,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3300,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3300,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3301,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3302,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3303,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3304,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3305,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3308,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3308,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3309,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3309,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3312,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3313,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(127,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 540044 (ipc=154.3) sim_rate=36002 (inst/sec) elapsed = 0:0:00:15 / Fri May 15 01:27:09 2015
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3636,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3637,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(112,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3640,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3641,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3663,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3664,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3669,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3670,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3677,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3678,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3735,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3736,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3747,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3748,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3844,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3861,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3862,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3863,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3864,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3865,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3866,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3867,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3868,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3869,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3870,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3871,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3872,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3873,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3874,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3875,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3876,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3879,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3879,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3880,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3880,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3881,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3882,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3883,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3884,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3888,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3889,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3892,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3893,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3902,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3903,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3904,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3905,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3907,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3908,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3910,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3911,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3976,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3977,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3984,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3985,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3988,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3988,0), 1 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3989,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3990,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3990,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3991,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3991,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3992,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3992,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3993,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3994,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3995,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3996,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3997,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3999,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4000,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 667777 (ipc=166.9) sim_rate=37098 (inst/sec) elapsed = 0:0:00:18 / Fri May 15 01:27:12 2015
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4001,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4002,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4003,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4004,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4005,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4007,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4008,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4009,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4010,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(141,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4051,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4052,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4066,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4067,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4069,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4070,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4231,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4232,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4239,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4240,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4242,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4243,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4284,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4285,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4288,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4289,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(147,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4402,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4403,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4422,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4423,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4440,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4441,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 835766 (ipc=185.7) sim_rate=39798 (inst/sec) elapsed = 0:0:00:21 / Fri May 15 01:27:15 2015
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4510,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4511,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4514,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4515,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4518,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4519,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4520,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4521,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4524,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4525,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4529,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4530,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4530,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4531,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4533,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4534,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4536,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4537,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4539,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4540,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4542,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4543,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4545,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4546,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4548,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4549,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4553,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4554,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4554,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4555,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4557,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4558,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4560,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4561,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4563,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4564,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4621,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4622,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(189,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4753,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4754,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4769,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4770,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4771,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4772,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4773,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4774,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4775,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4776,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4777,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4778,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4779,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4780,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4781,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4782,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4783,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4784,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4785,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4786,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4787,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4788,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4789,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4790,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4791,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4792,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4794,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4795,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4796,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4797,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4797,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4798,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4799,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4800,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4896,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4897,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4898,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4899,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4902,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4902,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4903,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4903,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4906,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4907,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(186,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4997,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4998,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 984432 (ipc=196.9) sim_rate=41018 (inst/sec) elapsed = 0:0:00:24 / Fri May 15 01:27:18 2015
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5072,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5073,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5078,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5079,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5173,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5174,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5180,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5181,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5183,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5184,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5186,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5187,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5189,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5190,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5193,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5194,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5195,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5196,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5300,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5301,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5317,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5318,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5319,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5320,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5321,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5322,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5323,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5324,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5326,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5327,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5329,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5330,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5330,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5331,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5331,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5332,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5335,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5335,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5336,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5336,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5337,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5338,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(242,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5439,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5440,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5441,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5442,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5445,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5445,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5446,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5446,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5447,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5448,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5449,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5450,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5451,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5452,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5453,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5454,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5455,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5457,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5459,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5461,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5463,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5465,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5467,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5473,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1116358 (ipc=203.0) sim_rate=41346 (inst/sec) elapsed = 0:0:00:27 / Fri May 15 01:27:21 2015
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5512,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5519,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5622,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5642,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5711,0), 1 CTAs running
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(239,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5743,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5749,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5756,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5762,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5767,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5770,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5837,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5844,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5847,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5878,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5939,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5942,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5945,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5948,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5954,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5960,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5963,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5966,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5969,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5972,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5980,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5985,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5988,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5991,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5994,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5997,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1194381 (ipc=199.1) sim_rate=41185 (inst/sec) elapsed = 0:0:00:29 / Fri May 15 01:27:23 2015
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6101,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6108,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6111,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1202088 (ipc=150.3) sim_rate=40069 (inst/sec) elapsed = 0:0:00:30 / Fri May 15 01:27:24 2015
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 1208099 (ipc=127.2) sim_rate=38970 (inst/sec) elapsed = 0:0:00:31 / Fri May 15 01:27:25 2015
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 1213753 (ipc=110.3) sim_rate=37929 (inst/sec) elapsed = 0:0:00:32 / Fri May 15 01:27:26 2015
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 1221885 (ipc=94.0) sim_rate=37026 (inst/sec) elapsed = 0:0:00:33 / Fri May 15 01:27:27 2015
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 1227751 (ipc=84.7) sim_rate=36110 (inst/sec) elapsed = 0:0:00:34 / Fri May 15 01:27:28 2015
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 1235356 (ipc=74.9) sim_rate=35295 (inst/sec) elapsed = 0:0:00:35 / Fri May 15 01:27:29 2015
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 1241187 (ipc=69.0) sim_rate=34477 (inst/sec) elapsed = 0:0:00:36 / Fri May 15 01:27:30 2015
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 1248777 (ipc=62.4) sim_rate=33750 (inst/sec) elapsed = 0:0:00:37 / Fri May 15 01:27:31 2015
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 1256917 (ipc=57.1) sim_rate=33076 (inst/sec) elapsed = 0:0:00:38 / Fri May 15 01:27:32 2015
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 1264309 (ipc=52.7) sim_rate=32418 (inst/sec) elapsed = 0:0:00:39 / Fri May 15 01:27:33 2015
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 1271938 (ipc=48.9) sim_rate=31798 (inst/sec) elapsed = 0:0:00:40 / Fri May 15 01:27:34 2015
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 1279752 (ipc=45.7) sim_rate=31213 (inst/sec) elapsed = 0:0:00:41 / Fri May 15 01:27:35 2015
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 1287483 (ipc=42.9) sim_rate=30654 (inst/sec) elapsed = 0:0:00:42 / Fri May 15 01:27:36 2015
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 1295340 (ipc=40.5) sim_rate=30124 (inst/sec) elapsed = 0:0:00:43 / Fri May 15 01:27:37 2015
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 1300882 (ipc=38.8) sim_rate=29565 (inst/sec) elapsed = 0:0:00:44 / Fri May 15 01:27:38 2015
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 1308749 (ipc=36.9) sim_rate=29083 (inst/sec) elapsed = 0:0:00:45 / Fri May 15 01:27:39 2015
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 1316413 (ipc=35.1) sim_rate=28617 (inst/sec) elapsed = 0:0:00:46 / Fri May 15 01:27:40 2015
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 1324055 (ipc=33.5) sim_rate=28171 (inst/sec) elapsed = 0:0:00:47 / Fri May 15 01:27:41 2015
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 1332224 (ipc=32.1) sim_rate=27754 (inst/sec) elapsed = 0:0:00:48 / Fri May 15 01:27:42 2015
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 1337884 (ipc=31.1) sim_rate=27303 (inst/sec) elapsed = 0:0:00:49 / Fri May 15 01:27:43 2015
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 1345129 (ipc=29.9) sim_rate=26902 (inst/sec) elapsed = 0:0:00:50 / Fri May 15 01:27:44 2015
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 1353153 (ipc=28.8) sim_rate=26532 (inst/sec) elapsed = 0:0:00:51 / Fri May 15 01:27:45 2015
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 1360815 (ipc=27.8) sim_rate=26169 (inst/sec) elapsed = 0:0:00:52 / Fri May 15 01:27:46 2015
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 1368282 (ipc=26.8) sim_rate=25816 (inst/sec) elapsed = 0:0:00:53 / Fri May 15 01:27:47 2015
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 1375939 (ipc=26.0) sim_rate=25480 (inst/sec) elapsed = 0:0:00:54 / Fri May 15 01:27:48 2015
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 1383542 (ipc=25.2) sim_rate=25155 (inst/sec) elapsed = 0:0:00:55 / Fri May 15 01:27:49 2015
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 1389746 (ipc=24.6) sim_rate=24816 (inst/sec) elapsed = 0:0:00:56 / Fri May 15 01:27:50 2015
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 1398989 (ipc=23.7) sim_rate=24543 (inst/sec) elapsed = 0:0:00:57 / Fri May 15 01:27:51 2015
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 1406664 (ipc=23.1) sim_rate=24252 (inst/sec) elapsed = 0:0:00:58 / Fri May 15 01:27:52 2015
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 1414292 (ipc=22.4) sim_rate=23971 (inst/sec) elapsed = 0:0:00:59 / Fri May 15 01:27:53 2015
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 1421834 (ipc=21.9) sim_rate=23697 (inst/sec) elapsed = 0:0:01:00 / Fri May 15 01:27:54 2015
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 1429820 (ipc=21.3) sim_rate=23439 (inst/sec) elapsed = 0:0:01:01 / Fri May 15 01:27:55 2015
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 1435408 (ipc=21.0) sim_rate=23151 (inst/sec) elapsed = 0:0:01:02 / Fri May 15 01:27:56 2015
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 1442999 (ipc=20.5) sim_rate=22904 (inst/sec) elapsed = 0:0:01:03 / Fri May 15 01:27:57 2015
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 1450885 (ipc=20.0) sim_rate=22670 (inst/sec) elapsed = 0:0:01:04 / Fri May 15 01:27:58 2015
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 1458368 (ipc=19.6) sim_rate=22436 (inst/sec) elapsed = 0:0:01:05 / Fri May 15 01:27:59 2015
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 1466096 (ipc=19.2) sim_rate=22213 (inst/sec) elapsed = 0:0:01:06 / Fri May 15 01:28:00 2015
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 1473678 (ipc=18.8) sim_rate=21995 (inst/sec) elapsed = 0:0:01:07 / Fri May 15 01:28:01 2015
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 1481163 (ipc=18.4) sim_rate=21781 (inst/sec) elapsed = 0:0:01:08 / Fri May 15 01:28:02 2015
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 1489116 (ipc=18.0) sim_rate=21581 (inst/sec) elapsed = 0:0:01:09 / Fri May 15 01:28:03 2015
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 1496435 (ipc=17.7) sim_rate=21377 (inst/sec) elapsed = 0:0:01:10 / Fri May 15 01:28:04 2015
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 1506355 (ipc=17.3) sim_rate=21216 (inst/sec) elapsed = 0:0:01:11 / Fri May 15 01:28:05 2015
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 1513950 (ipc=17.0) sim_rate=21027 (inst/sec) elapsed = 0:0:01:12 / Fri May 15 01:28:06 2015
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 1521721 (ipc=16.7) sim_rate=20845 (inst/sec) elapsed = 0:0:01:13 / Fri May 15 01:28:07 2015
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 1529185 (ipc=16.4) sim_rate=20664 (inst/sec) elapsed = 0:0:01:14 / Fri May 15 01:28:08 2015
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 1537091 (ipc=16.2) sim_rate=20494 (inst/sec) elapsed = 0:0:01:15 / Fri May 15 01:28:09 2015
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 1544251 (ipc=15.9) sim_rate=20319 (inst/sec) elapsed = 0:0:01:16 / Fri May 15 01:28:10 2015
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 1550203 (ipc=15.7) sim_rate=20132 (inst/sec) elapsed = 0:0:01:17 / Fri May 15 01:28:11 2015
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 1557487 (ipc=15.5) sim_rate=19967 (inst/sec) elapsed = 0:0:01:18 / Fri May 15 01:28:12 2015
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 1565365 (ipc=15.3) sim_rate=19814 (inst/sec) elapsed = 0:0:01:19 / Fri May 15 01:28:13 2015
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 1573088 (ipc=15.1) sim_rate=19663 (inst/sec) elapsed = 0:0:01:20 / Fri May 15 01:28:14 2015
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 1580868 (ipc=14.8) sim_rate=19516 (inst/sec) elapsed = 0:0:01:21 / Fri May 15 01:28:15 2015
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 1588569 (ipc=14.6) sim_rate=19372 (inst/sec) elapsed = 0:0:01:22 / Fri May 15 01:28:16 2015
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 1596064 (ipc=14.4) sim_rate=19229 (inst/sec) elapsed = 0:0:01:23 / Fri May 15 01:28:17 2015
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 1603546 (ipc=14.3) sim_rate=19089 (inst/sec) elapsed = 0:0:01:24 / Fri May 15 01:28:18 2015
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 1611243 (ipc=14.1) sim_rate=18955 (inst/sec) elapsed = 0:0:01:25 / Fri May 15 01:28:19 2015
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 1618770 (ipc=13.9) sim_rate=18822 (inst/sec) elapsed = 0:0:01:26 / Fri May 15 01:28:20 2015
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 1626557 (ipc=13.7) sim_rate=18696 (inst/sec) elapsed = 0:0:01:27 / Fri May 15 01:28:21 2015
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 1632058 (ipc=13.6) sim_rate=18546 (inst/sec) elapsed = 0:0:01:28 / Fri May 15 01:28:22 2015
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 1640097 (ipc=13.4) sim_rate=18428 (inst/sec) elapsed = 0:0:01:29 / Fri May 15 01:28:23 2015
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 1647461 (ipc=13.3) sim_rate=18305 (inst/sec) elapsed = 0:0:01:30 / Fri May 15 01:28:24 2015
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 1655070 (ipc=13.1) sim_rate=18187 (inst/sec) elapsed = 0:0:01:31 / Fri May 15 01:28:25 2015
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 1663092 (ipc=13.0) sim_rate=18077 (inst/sec) elapsed = 0:0:01:32 / Fri May 15 01:28:26 2015
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 1668545 (ipc=12.9) sim_rate=17941 (inst/sec) elapsed = 0:0:01:33 / Fri May 15 01:28:27 2015
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 1676273 (ipc=12.7) sim_rate=17832 (inst/sec) elapsed = 0:0:01:34 / Fri May 15 01:28:28 2015
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 1684022 (ipc=12.6) sim_rate=17726 (inst/sec) elapsed = 0:0:01:35 / Fri May 15 01:28:29 2015
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 1690067 (ipc=12.5) sim_rate=17604 (inst/sec) elapsed = 0:0:01:36 / Fri May 15 01:28:30 2015
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 1697431 (ipc=12.4) sim_rate=17499 (inst/sec) elapsed = 0:0:01:37 / Fri May 15 01:28:31 2015
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 1705104 (ipc=12.3) sim_rate=17399 (inst/sec) elapsed = 0:0:01:38 / Fri May 15 01:28:32 2015
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 1712570 (ipc=12.1) sim_rate=17298 (inst/sec) elapsed = 0:0:01:39 / Fri May 15 01:28:33 2015
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 1718456 (ipc=12.1) sim_rate=17184 (inst/sec) elapsed = 0:0:01:40 / Fri May 15 01:28:34 2015
GPGPU-Sim uArch: cycles simulated: 144500  inst.: 1726154 (ipc=11.9) sim_rate=17090 (inst/sec) elapsed = 0:0:01:41 / Fri May 15 01:28:35 2015
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 1733844 (ipc=11.8) sim_rate=16998 (inst/sec) elapsed = 0:0:01:42 / Fri May 15 01:28:36 2015
GPGPU-Sim uArch: cycles simulated: 148500  inst.: 1741308 (ipc=11.7) sim_rate=16905 (inst/sec) elapsed = 0:0:01:43 / Fri May 15 01:28:37 2015
GPGPU-Sim uArch: cycles simulated: 150500  inst.: 1748984 (ipc=11.6) sim_rate=16817 (inst/sec) elapsed = 0:0:01:44 / Fri May 15 01:28:38 2015
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 1754685 (ipc=11.5) sim_rate=16711 (inst/sec) elapsed = 0:0:01:45 / Fri May 15 01:28:39 2015
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 1760651 (ipc=11.5) sim_rate=16609 (inst/sec) elapsed = 0:0:01:46 / Fri May 15 01:28:40 2015
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 1770371 (ipc=11.3) sim_rate=16545 (inst/sec) elapsed = 0:0:01:47 / Fri May 15 01:28:41 2015
GPGPU-Sim uArch: cycles simulated: 158000  inst.: 1777850 (ipc=11.3) sim_rate=16461 (inst/sec) elapsed = 0:0:01:48 / Fri May 15 01:28:42 2015
GPGPU-Sim uArch: cycles simulated: 160000  inst.: 1785594 (ipc=11.2) sim_rate=16381 (inst/sec) elapsed = 0:0:01:49 / Fri May 15 01:28:43 2015
GPGPU-Sim uArch: cycles simulated: 162000  inst.: 1793241 (ipc=11.1) sim_rate=16302 (inst/sec) elapsed = 0:0:01:50 / Fri May 15 01:28:44 2015
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 1800907 (ipc=11.0) sim_rate=16224 (inst/sec) elapsed = 0:0:01:51 / Fri May 15 01:28:45 2015
GPGPU-Sim uArch: cycles simulated: 166000  inst.: 1808558 (ipc=10.9) sim_rate=16147 (inst/sec) elapsed = 0:0:01:52 / Fri May 15 01:28:46 2015
GPGPU-Sim uArch: cycles simulated: 168000  inst.: 1816197 (ipc=10.8) sim_rate=16072 (inst/sec) elapsed = 0:0:01:53 / Fri May 15 01:28:47 2015
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 1823891 (ipc=10.7) sim_rate=15999 (inst/sec) elapsed = 0:0:01:54 / Fri May 15 01:28:48 2015
GPGPU-Sim uArch: cycles simulated: 172500  inst.: 1833331 (ipc=10.6) sim_rate=15942 (inst/sec) elapsed = 0:0:01:55 / Fri May 15 01:28:49 2015
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 1840712 (ipc=10.5) sim_rate=15868 (inst/sec) elapsed = 0:0:01:56 / Fri May 15 01:28:50 2015
GPGPU-Sim uArch: cycles simulated: 176500  inst.: 1848572 (ipc=10.5) sim_rate=15799 (inst/sec) elapsed = 0:0:01:57 / Fri May 15 01:28:51 2015
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 178500  inst.: 1855935 (ipc=10.4) sim_rate=15728 (inst/sec) elapsed = 0:0:01:58 / Fri May 15 01:28:52 2015
GPGPU-Sim uArch: cycles simulated: 180500  inst.: 1863927 (ipc=10.3) sim_rate=15663 (inst/sec) elapsed = 0:0:01:59 / Fri May 15 01:28:53 2015
GPGPU-Sim uArch: cycles simulated: 183000  inst.: 1873639 (ipc=10.2) sim_rate=15613 (inst/sec) elapsed = 0:0:02:00 / Fri May 15 01:28:54 2015
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 1880952 (ipc=10.2) sim_rate=15545 (inst/sec) elapsed = 0:0:02:01 / Fri May 15 01:28:55 2015
GPGPU-Sim uArch: cycles simulated: 187000  inst.: 1888745 (ipc=10.1) sim_rate=15481 (inst/sec) elapsed = 0:0:02:02 / Fri May 15 01:28:56 2015
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 1896393 (ipc=10.0) sim_rate=15417 (inst/sec) elapsed = 0:0:02:03 / Fri May 15 01:28:57 2015
GPGPU-Sim uArch: cycles simulated: 191500  inst.: 1906032 (ipc=10.0) sim_rate=15371 (inst/sec) elapsed = 0:0:02:04 / Fri May 15 01:28:58 2015
GPGPU-Sim uArch: cycles simulated: 193500  inst.: 1913644 (ipc= 9.9) sim_rate=15309 (inst/sec) elapsed = 0:0:02:05 / Fri May 15 01:28:59 2015
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 1921294 (ipc= 9.8) sim_rate=15248 (inst/sec) elapsed = 0:0:02:06 / Fri May 15 01:29:00 2015
GPGPU-Sim uArch: cycles simulated: 197500  inst.: 1929054 (ipc= 9.8) sim_rate=15189 (inst/sec) elapsed = 0:0:02:07 / Fri May 15 01:29:01 2015
GPGPU-Sim uArch: cycles simulated: 200000  inst.: 1938597 (ipc= 9.7) sim_rate=15145 (inst/sec) elapsed = 0:0:02:08 / Fri May 15 01:29:02 2015
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 1946012 (ipc= 9.6) sim_rate=15085 (inst/sec) elapsed = 0:0:02:09 / Fri May 15 01:29:03 2015
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 1953666 (ipc= 9.6) sim_rate=15028 (inst/sec) elapsed = 0:0:02:10 / Fri May 15 01:29:04 2015
GPGPU-Sim uArch: cycles simulated: 206000  inst.: 1961187 (ipc= 9.5) sim_rate=14970 (inst/sec) elapsed = 0:0:02:11 / Fri May 15 01:29:05 2015
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 1971037 (ipc= 9.5) sim_rate=14932 (inst/sec) elapsed = 0:0:02:12 / Fri May 15 01:29:06 2015
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 1978474 (ipc= 9.4) sim_rate=14875 (inst/sec) elapsed = 0:0:02:13 / Fri May 15 01:29:07 2015
GPGPU-Sim uArch: cycles simulated: 212500  inst.: 1985960 (ipc= 9.3) sim_rate=14820 (inst/sec) elapsed = 0:0:02:14 / Fri May 15 01:29:08 2015
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 1993973 (ipc= 9.3) sim_rate=14770 (inst/sec) elapsed = 0:0:02:15 / Fri May 15 01:29:09 2015
GPGPU-Sim uArch: cycles simulated: 216500  inst.: 2001521 (ipc= 9.2) sim_rate=14717 (inst/sec) elapsed = 0:0:02:16 / Fri May 15 01:29:10 2015
GPGPU-Sim uArch: cycles simulated: 219000  inst.: 2011042 (ipc= 9.2) sim_rate=14679 (inst/sec) elapsed = 0:0:02:17 / Fri May 15 01:29:11 2015
GPGPU-Sim uArch: cycles simulated: 221000  inst.: 2018998 (ipc= 9.1) sim_rate=14630 (inst/sec) elapsed = 0:0:02:18 / Fri May 15 01:29:12 2015
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 2026664 (ipc= 9.1) sim_rate=14580 (inst/sec) elapsed = 0:0:02:19 / Fri May 15 01:29:13 2015
GPGPU-Sim uArch: cycles simulated: 225000  inst.: 2034225 (ipc= 9.0) sim_rate=14530 (inst/sec) elapsed = 0:0:02:20 / Fri May 15 01:29:14 2015
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 227500  inst.: 2043954 (ipc= 9.0) sim_rate=14496 (inst/sec) elapsed = 0:0:02:21 / Fri May 15 01:29:15 2015
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 2051571 (ipc= 8.9) sim_rate=14447 (inst/sec) elapsed = 0:0:02:22 / Fri May 15 01:29:16 2015
GPGPU-Sim uArch: cycles simulated: 231500  inst.: 2059177 (ipc= 8.9) sim_rate=14399 (inst/sec) elapsed = 0:0:02:23 / Fri May 15 01:29:17 2015
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 2066873 (ipc= 8.9) sim_rate=14353 (inst/sec) elapsed = 0:0:02:24 / Fri May 15 01:29:18 2015
GPGPU-Sim uArch: cycles simulated: 236000  inst.: 2076195 (ipc= 8.8) sim_rate=14318 (inst/sec) elapsed = 0:0:02:25 / Fri May 15 01:29:19 2015
GPGPU-Sim uArch: cycles simulated: 238000  inst.: 2083900 (ipc= 8.8) sim_rate=14273 (inst/sec) elapsed = 0:0:02:26 / Fri May 15 01:29:20 2015
GPGPU-Sim uArch: cycles simulated: 240000  inst.: 2091749 (ipc= 8.7) sim_rate=14229 (inst/sec) elapsed = 0:0:02:27 / Fri May 15 01:29:21 2015
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 2099531 (ipc= 8.7) sim_rate=14186 (inst/sec) elapsed = 0:0:02:28 / Fri May 15 01:29:22 2015
GPGPU-Sim uArch: cycles simulated: 244500  inst.: 2109170 (ipc= 8.6) sim_rate=14155 (inst/sec) elapsed = 0:0:02:29 / Fri May 15 01:29:23 2015
GPGPU-Sim uArch: cycles simulated: 246500  inst.: 2116570 (ipc= 8.6) sim_rate=14110 (inst/sec) elapsed = 0:0:02:30 / Fri May 15 01:29:24 2015
GPGPU-Sim uArch: cycles simulated: 248500  inst.: 2124429 (ipc= 8.5) sim_rate=14069 (inst/sec) elapsed = 0:0:02:31 / Fri May 15 01:29:25 2015
GPGPU-Sim uArch: cycles simulated: 250500  inst.: 2131782 (ipc= 8.5) sim_rate=14024 (inst/sec) elapsed = 0:0:02:32 / Fri May 15 01:29:26 2015
GPGPU-Sim uArch: cycles simulated: 252500  inst.: 2139631 (ipc= 8.5) sim_rate=13984 (inst/sec) elapsed = 0:0:02:33 / Fri May 15 01:29:27 2015
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 255000  inst.: 2149023 (ipc= 8.4) sim_rate=13954 (inst/sec) elapsed = 0:0:02:34 / Fri May 15 01:29:28 2015
GPGPU-Sim uArch: cycles simulated: 257000  inst.: 2156635 (ipc= 8.4) sim_rate=13913 (inst/sec) elapsed = 0:0:02:35 / Fri May 15 01:29:29 2015
GPGPU-Sim uArch: cycles simulated: 259000  inst.: 2164478 (ipc= 8.4) sim_rate=13874 (inst/sec) elapsed = 0:0:02:36 / Fri May 15 01:29:30 2015
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 2172075 (ipc= 8.3) sim_rate=13834 (inst/sec) elapsed = 0:0:02:37 / Fri May 15 01:29:31 2015
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 2181689 (ipc= 8.3) sim_rate=13808 (inst/sec) elapsed = 0:0:02:38 / Fri May 15 01:29:32 2015
GPGPU-Sim uArch: cycles simulated: 265500  inst.: 2189312 (ipc= 8.2) sim_rate=13769 (inst/sec) elapsed = 0:0:02:39 / Fri May 15 01:29:33 2015
GPGPU-Sim uArch: cycles simulated: 267500  inst.: 2197214 (ipc= 8.2) sim_rate=13732 (inst/sec) elapsed = 0:0:02:40 / Fri May 15 01:29:34 2015
GPGPU-Sim uArch: cycles simulated: 269500  inst.: 2204340 (ipc= 8.2) sim_rate=13691 (inst/sec) elapsed = 0:0:02:41 / Fri May 15 01:29:35 2015
GPGPU-Sim uArch: cycles simulated: 272000  inst.: 2214052 (ipc= 8.1) sim_rate=13666 (inst/sec) elapsed = 0:0:02:42 / Fri May 15 01:29:36 2015
GPGPU-Sim uArch: cycles simulated: 274000  inst.: 2221724 (ipc= 8.1) sim_rate=13630 (inst/sec) elapsed = 0:0:02:43 / Fri May 15 01:29:37 2015
GPGPU-Sim uArch: cycles simulated: 276000  inst.: 2229338 (ipc= 8.1) sim_rate=13593 (inst/sec) elapsed = 0:0:02:44 / Fri May 15 01:29:38 2015
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 278000  inst.: 2237020 (ipc= 8.0) sim_rate=13557 (inst/sec) elapsed = 0:0:02:45 / Fri May 15 01:29:39 2015
GPGPU-Sim uArch: cycles simulated: 280500  inst.: 2246285 (ipc= 8.0) sim_rate=13531 (inst/sec) elapsed = 0:0:02:46 / Fri May 15 01:29:40 2015
GPGPU-Sim uArch: cycles simulated: 282500  inst.: 2253981 (ipc= 8.0) sim_rate=13496 (inst/sec) elapsed = 0:0:02:47 / Fri May 15 01:29:41 2015
GPGPU-Sim uArch: cycles simulated: 284500  inst.: 2261725 (ipc= 7.9) sim_rate=13462 (inst/sec) elapsed = 0:0:02:48 / Fri May 15 01:29:42 2015
GPGPU-Sim uArch: cycles simulated: 286500  inst.: 2269505 (ipc= 7.9) sim_rate=13429 (inst/sec) elapsed = 0:0:02:49 / Fri May 15 01:29:43 2015
GPGPU-Sim uArch: cycles simulated: 288500  inst.: 2277541 (ipc= 7.9) sim_rate=13397 (inst/sec) elapsed = 0:0:02:50 / Fri May 15 01:29:44 2015
GPGPU-Sim uArch: cycles simulated: 291000  inst.: 2287069 (ipc= 7.9) sim_rate=13374 (inst/sec) elapsed = 0:0:02:51 / Fri May 15 01:29:45 2015
GPGPU-Sim uArch: cycles simulated: 293000  inst.: 2294731 (ipc= 7.8) sim_rate=13341 (inst/sec) elapsed = 0:0:02:52 / Fri May 15 01:29:46 2015
GPGPU-Sim uArch: cycles simulated: 295000  inst.: 2302222 (ipc= 7.8) sim_rate=13307 (inst/sec) elapsed = 0:0:02:53 / Fri May 15 01:29:47 2015
GPGPU-Sim uArch: cycles simulated: 297000  inst.: 2309941 (ipc= 7.8) sim_rate=13275 (inst/sec) elapsed = 0:0:02:54 / Fri May 15 01:29:48 2015
GPGPU-Sim uArch: cycles simulated: 299000  inst.: 2317530 (ipc= 7.8) sim_rate=13243 (inst/sec) elapsed = 0:0:02:55 / Fri May 15 01:29:49 2015
GPGPU-Sim uArch: cycles simulated: 301000  inst.: 2325456 (ipc= 7.7) sim_rate=13212 (inst/sec) elapsed = 0:0:02:56 / Fri May 15 01:29:50 2015
GPGPU-Sim uArch: cycles simulated: 303000  inst.: 2332435 (ipc= 7.7) sim_rate=13177 (inst/sec) elapsed = 0:0:02:57 / Fri May 15 01:29:51 2015
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 305500  inst.: 2342321 (ipc= 7.7) sim_rate=13159 (inst/sec) elapsed = 0:0:02:58 / Fri May 15 01:29:52 2015
GPGPU-Sim uArch: cycles simulated: 307500  inst.: 2349973 (ipc= 7.6) sim_rate=13128 (inst/sec) elapsed = 0:0:02:59 / Fri May 15 01:29:53 2015
GPGPU-Sim uArch: cycles simulated: 309500  inst.: 2357671 (ipc= 7.6) sim_rate=13098 (inst/sec) elapsed = 0:0:03:00 / Fri May 15 01:29:54 2015
GPGPU-Sim uArch: cycles simulated: 311500  inst.: 2365368 (ipc= 7.6) sim_rate=13068 (inst/sec) elapsed = 0:0:03:01 / Fri May 15 01:29:55 2015
GPGPU-Sim uArch: cycles simulated: 314000  inst.: 2374935 (ipc= 7.6) sim_rate=13049 (inst/sec) elapsed = 0:0:03:02 / Fri May 15 01:29:56 2015
GPGPU-Sim uArch: cycles simulated: 316000  inst.: 2382607 (ipc= 7.5) sim_rate=13019 (inst/sec) elapsed = 0:0:03:03 / Fri May 15 01:29:57 2015
GPGPU-Sim uArch: cycles simulated: 318000  inst.: 2389880 (ipc= 7.5) sim_rate=12988 (inst/sec) elapsed = 0:0:03:04 / Fri May 15 01:29:58 2015
GPGPU-Sim uArch: cycles simulated: 320000  inst.: 2397786 (ipc= 7.5) sim_rate=12961 (inst/sec) elapsed = 0:0:03:05 / Fri May 15 01:29:59 2015
GPGPU-Sim uArch: cycles simulated: 322500  inst.: 2407348 (ipc= 7.5) sim_rate=12942 (inst/sec) elapsed = 0:0:03:06 / Fri May 15 01:30:00 2015
GPGPU-Sim uArch: cycles simulated: 324500  inst.: 2414904 (ipc= 7.4) sim_rate=12913 (inst/sec) elapsed = 0:0:03:07 / Fri May 15 01:30:01 2015
GPGPU-Sim uArch: cycles simulated: 326500  inst.: 2422745 (ipc= 7.4) sim_rate=12886 (inst/sec) elapsed = 0:0:03:08 / Fri May 15 01:30:02 2015
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 328500  inst.: 2430539 (ipc= 7.4) sim_rate=12859 (inst/sec) elapsed = 0:0:03:09 / Fri May 15 01:30:03 2015
GPGPU-Sim uArch: cycles simulated: 331000  inst.: 2439878 (ipc= 7.4) sim_rate=12841 (inst/sec) elapsed = 0:0:03:10 / Fri May 15 01:30:04 2015
GPGPU-Sim uArch: cycles simulated: 333000  inst.: 2447611 (ipc= 7.4) sim_rate=12814 (inst/sec) elapsed = 0:0:03:11 / Fri May 15 01:30:05 2015
GPGPU-Sim uArch: cycles simulated: 335000  inst.: 2455436 (ipc= 7.3) sim_rate=12788 (inst/sec) elapsed = 0:0:03:12 / Fri May 15 01:30:06 2015
GPGPU-Sim uArch: cycles simulated: 337000  inst.: 2463041 (ipc= 7.3) sim_rate=12761 (inst/sec) elapsed = 0:0:03:13 / Fri May 15 01:30:07 2015
GPGPU-Sim uArch: cycles simulated: 339000  inst.: 2470402 (ipc= 7.3) sim_rate=12734 (inst/sec) elapsed = 0:0:03:14 / Fri May 15 01:30:08 2015
GPGPU-Sim uArch: cycles simulated: 341500  inst.: 2480040 (ipc= 7.3) sim_rate=12718 (inst/sec) elapsed = 0:0:03:15 / Fri May 15 01:30:09 2015
GPGPU-Sim uArch: cycles simulated: 343500  inst.: 2487366 (ipc= 7.2) sim_rate=12690 (inst/sec) elapsed = 0:0:03:16 / Fri May 15 01:30:10 2015
GPGPU-Sim uArch: cycles simulated: 345500  inst.: 2495345 (ipc= 7.2) sim_rate=12666 (inst/sec) elapsed = 0:0:03:17 / Fri May 15 01:30:11 2015
GPGPU-Sim uArch: cycles simulated: 347500  inst.: 2503056 (ipc= 7.2) sim_rate=12641 (inst/sec) elapsed = 0:0:03:18 / Fri May 15 01:30:12 2015
GPGPU-Sim uArch: cycles simulated: 350000  inst.: 2512606 (ipc= 7.2) sim_rate=12626 (inst/sec) elapsed = 0:0:03:19 / Fri May 15 01:30:13 2015
GPGPU-Sim uArch: cycles simulated: 352000  inst.: 2520325 (ipc= 7.2) sim_rate=12601 (inst/sec) elapsed = 0:0:03:20 / Fri May 15 01:30:14 2015
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 354000  inst.: 2528043 (ipc= 7.1) sim_rate=12577 (inst/sec) elapsed = 0:0:03:21 / Fri May 15 01:30:15 2015
GPGPU-Sim uArch: cycles simulated: 356000  inst.: 2535434 (ipc= 7.1) sim_rate=12551 (inst/sec) elapsed = 0:0:03:22 / Fri May 15 01:30:16 2015
GPGPU-Sim uArch: cycles simulated: 358500  inst.: 2545086 (ipc= 7.1) sim_rate=12537 (inst/sec) elapsed = 0:0:03:23 / Fri May 15 01:30:17 2015
GPGPU-Sim uArch: cycles simulated: 360500  inst.: 2552731 (ipc= 7.1) sim_rate=12513 (inst/sec) elapsed = 0:0:03:24 / Fri May 15 01:30:18 2015
GPGPU-Sim uArch: cycles simulated: 362500  inst.: 2560471 (ipc= 7.1) sim_rate=12490 (inst/sec) elapsed = 0:0:03:25 / Fri May 15 01:30:19 2015
GPGPU-Sim uArch: cycles simulated: 364500  inst.: 2567883 (ipc= 7.0) sim_rate=12465 (inst/sec) elapsed = 0:0:03:26 / Fri May 15 01:30:20 2015
GPGPU-Sim uArch: cycles simulated: 367000  inst.: 2577489 (ipc= 7.0) sim_rate=12451 (inst/sec) elapsed = 0:0:03:27 / Fri May 15 01:30:21 2015
GPGPU-Sim uArch: cycles simulated: 369000  inst.: 2585174 (ipc= 7.0) sim_rate=12428 (inst/sec) elapsed = 0:0:03:28 / Fri May 15 01:30:22 2015
GPGPU-Sim uArch: cycles simulated: 371000  inst.: 2593159 (ipc= 7.0) sim_rate=12407 (inst/sec) elapsed = 0:0:03:29 / Fri May 15 01:30:23 2015
GPGPU-Sim uArch: cycles simulated: 373000  inst.: 2600338 (ipc= 7.0) sim_rate=12382 (inst/sec) elapsed = 0:0:03:30 / Fri May 15 01:30:24 2015
GPGPU-Sim uArch: cycles simulated: 375000  inst.: 2608077 (ipc= 7.0) sim_rate=12360 (inst/sec) elapsed = 0:0:03:31 / Fri May 15 01:30:25 2015
GPGPU-Sim uArch: cycles simulated: 377500  inst.: 2617755 (ipc= 6.9) sim_rate=12347 (inst/sec) elapsed = 0:0:03:32 / Fri May 15 01:30:26 2015
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 379500  inst.: 2625467 (ipc= 6.9) sim_rate=12326 (inst/sec) elapsed = 0:0:03:33 / Fri May 15 01:30:27 2015
GPGPU-Sim uArch: cycles simulated: 381500  inst.: 2632841 (ipc= 6.9) sim_rate=12302 (inst/sec) elapsed = 0:0:03:34 / Fri May 15 01:30:28 2015
GPGPU-Sim uArch: cycles simulated: 383500  inst.: 2640517 (ipc= 6.9) sim_rate=12281 (inst/sec) elapsed = 0:0:03:35 / Fri May 15 01:30:29 2015
GPGPU-Sim uArch: cycles simulated: 386000  inst.: 2650140 (ipc= 6.9) sim_rate=12269 (inst/sec) elapsed = 0:0:03:36 / Fri May 15 01:30:30 2015
GPGPU-Sim uArch: cycles simulated: 388000  inst.: 2658236 (ipc= 6.9) sim_rate=12249 (inst/sec) elapsed = 0:0:03:37 / Fri May 15 01:30:31 2015
GPGPU-Sim uArch: cycles simulated: 390000  inst.: 2665776 (ipc= 6.8) sim_rate=12228 (inst/sec) elapsed = 0:0:03:38 / Fri May 15 01:30:32 2015
GPGPU-Sim uArch: cycles simulated: 392000  inst.: 2673510 (ipc= 6.8) sim_rate=12207 (inst/sec) elapsed = 0:0:03:39 / Fri May 15 01:30:33 2015
GPGPU-Sim uArch: cycles simulated: 394000  inst.: 2681338 (ipc= 6.8) sim_rate=12187 (inst/sec) elapsed = 0:0:03:40 / Fri May 15 01:30:34 2015
GPGPU-Sim uArch: cycles simulated: 396500  inst.: 2690846 (ipc= 6.8) sim_rate=12175 (inst/sec) elapsed = 0:0:03:41 / Fri May 15 01:30:35 2015
GPGPU-Sim uArch: cycles simulated: 398500  inst.: 2698391 (ipc= 6.8) sim_rate=12154 (inst/sec) elapsed = 0:0:03:42 / Fri May 15 01:30:36 2015
GPGPU-Sim uArch: cycles simulated: 400500  inst.: 2706081 (ipc= 6.8) sim_rate=12134 (inst/sec) elapsed = 0:0:03:43 / Fri May 15 01:30:37 2015
GPGPU-Sim uArch: cycles simulated: 402500  inst.: 2713730 (ipc= 6.7) sim_rate=12114 (inst/sec) elapsed = 0:0:03:44 / Fri May 15 01:30:38 2015
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 404500  inst.: 2721111 (ipc= 6.7) sim_rate=12093 (inst/sec) elapsed = 0:0:03:45 / Fri May 15 01:30:39 2015
GPGPU-Sim uArch: cycles simulated: 406500  inst.: 2729124 (ipc= 6.7) sim_rate=12075 (inst/sec) elapsed = 0:0:03:46 / Fri May 15 01:30:40 2015
GPGPU-Sim uArch: cycles simulated: 408500  inst.: 2736839 (ipc= 6.7) sim_rate=12056 (inst/sec) elapsed = 0:0:03:47 / Fri May 15 01:30:41 2015
GPGPU-Sim uArch: cycles simulated: 410500  inst.: 2744569 (ipc= 6.7) sim_rate=12037 (inst/sec) elapsed = 0:0:03:48 / Fri May 15 01:30:42 2015
GPGPU-Sim uArch: cycles simulated: 413000  inst.: 2753953 (ipc= 6.7) sim_rate=12025 (inst/sec) elapsed = 0:0:03:49 / Fri May 15 01:30:43 2015
GPGPU-Sim uArch: cycles simulated: 415000  inst.: 2761763 (ipc= 6.7) sim_rate=12007 (inst/sec) elapsed = 0:0:03:50 / Fri May 15 01:30:44 2015
GPGPU-Sim uArch: cycles simulated: 417000  inst.: 2769198 (ipc= 6.6) sim_rate=11987 (inst/sec) elapsed = 0:0:03:51 / Fri May 15 01:30:45 2015
GPGPU-Sim uArch: cycles simulated: 419000  inst.: 2776979 (ipc= 6.6) sim_rate=11969 (inst/sec) elapsed = 0:0:03:52 / Fri May 15 01:30:46 2015
GPGPU-Sim uArch: cycles simulated: 421000  inst.: 2784446 (ipc= 6.6) sim_rate=11950 (inst/sec) elapsed = 0:0:03:53 / Fri May 15 01:30:47 2015
GPGPU-Sim uArch: cycles simulated: 423000  inst.: 2792204 (ipc= 6.6) sim_rate=11932 (inst/sec) elapsed = 0:0:03:54 / Fri May 15 01:30:48 2015
GPGPU-Sim uArch: cycles simulated: 425000  inst.: 2799985 (ipc= 6.6) sim_rate=11914 (inst/sec) elapsed = 0:0:03:55 / Fri May 15 01:30:49 2015
GPGPU-Sim uArch: cycles simulated: 427000  inst.: 2807707 (ipc= 6.6) sim_rate=11897 (inst/sec) elapsed = 0:0:03:56 / Fri May 15 01:30:50 2015
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 429000  inst.: 2815255 (ipc= 6.6) sim_rate=11878 (inst/sec) elapsed = 0:0:03:57 / Fri May 15 01:30:51 2015
GPGPU-Sim uArch: cycles simulated: 431000  inst.: 2822967 (ipc= 6.5) sim_rate=11861 (inst/sec) elapsed = 0:0:03:58 / Fri May 15 01:30:52 2015
GPGPU-Sim uArch: cycles simulated: 433000  inst.: 2830659 (ipc= 6.5) sim_rate=11843 (inst/sec) elapsed = 0:0:03:59 / Fri May 15 01:30:53 2015
GPGPU-Sim uArch: cycles simulated: 435000  inst.: 2838160 (ipc= 6.5) sim_rate=11825 (inst/sec) elapsed = 0:0:04:00 / Fri May 15 01:30:54 2015
GPGPU-Sim uArch: cycles simulated: 437500  inst.: 2848244 (ipc= 6.5) sim_rate=11818 (inst/sec) elapsed = 0:0:04:01 / Fri May 15 01:30:55 2015
GPGPU-Sim uArch: cycles simulated: 439500  inst.: 2855365 (ipc= 6.5) sim_rate=11799 (inst/sec) elapsed = 0:0:04:02 / Fri May 15 01:30:56 2015
GPGPU-Sim uArch: cycles simulated: 441500  inst.: 2863205 (ipc= 6.5) sim_rate=11782 (inst/sec) elapsed = 0:0:04:03 / Fri May 15 01:30:57 2015
GPGPU-Sim uArch: cycles simulated: 443500  inst.: 2870894 (ipc= 6.5) sim_rate=11765 (inst/sec) elapsed = 0:0:04:04 / Fri May 15 01:30:58 2015
GPGPU-Sim uArch: cycles simulated: 445500  inst.: 2878561 (ipc= 6.5) sim_rate=11749 (inst/sec) elapsed = 0:0:04:05 / Fri May 15 01:30:59 2015
GPGPU-Sim uArch: cycles simulated: 447500  inst.: 2885899 (ipc= 6.4) sim_rate=11731 (inst/sec) elapsed = 0:0:04:06 / Fri May 15 01:31:00 2015
GPGPU-Sim uArch: cycles simulated: 449500  inst.: 2893775 (ipc= 6.4) sim_rate=11715 (inst/sec) elapsed = 0:0:04:07 / Fri May 15 01:31:01 2015
GPGPU-Sim uArch: cycles simulated: 452000  inst.: 2903144 (ipc= 6.4) sim_rate=11706 (inst/sec) elapsed = 0:0:04:08 / Fri May 15 01:31:02 2015
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 454000  inst.: 2911230 (ipc= 6.4) sim_rate=11691 (inst/sec) elapsed = 0:0:04:09 / Fri May 15 01:31:03 2015
GPGPU-Sim uArch: cycles simulated: 456000  inst.: 2918231 (ipc= 6.4) sim_rate=11672 (inst/sec) elapsed = 0:0:04:10 / Fri May 15 01:31:04 2015
GPGPU-Sim uArch: cycles simulated: 458000  inst.: 2926435 (ipc= 6.4) sim_rate=11659 (inst/sec) elapsed = 0:0:04:11 / Fri May 15 01:31:05 2015
GPGPU-Sim uArch: cycles simulated: 460000  inst.: 2933987 (ipc= 6.4) sim_rate=11642 (inst/sec) elapsed = 0:0:04:12 / Fri May 15 01:31:06 2015
GPGPU-Sim uArch: cycles simulated: 462000  inst.: 2941630 (ipc= 6.4) sim_rate=11626 (inst/sec) elapsed = 0:0:04:13 / Fri May 15 01:31:07 2015
GPGPU-Sim uArch: cycles simulated: 464500  inst.: 2950941 (ipc= 6.4) sim_rate=11617 (inst/sec) elapsed = 0:0:04:14 / Fri May 15 01:31:08 2015
GPGPU-Sim uArch: cycles simulated: 466500  inst.: 2958770 (ipc= 6.3) sim_rate=11603 (inst/sec) elapsed = 0:0:04:15 / Fri May 15 01:31:09 2015
GPGPU-Sim uArch: cycles simulated: 468500  inst.: 2966467 (ipc= 6.3) sim_rate=11587 (inst/sec) elapsed = 0:0:04:16 / Fri May 15 01:31:10 2015
GPGPU-Sim uArch: cycles simulated: 470500  inst.: 2973931 (ipc= 6.3) sim_rate=11571 (inst/sec) elapsed = 0:0:04:17 / Fri May 15 01:31:11 2015
GPGPU-Sim uArch: cycles simulated: 472500  inst.: 2981619 (ipc= 6.3) sim_rate=11556 (inst/sec) elapsed = 0:0:04:18 / Fri May 15 01:31:12 2015
GPGPU-Sim uArch: cycles simulated: 475000  inst.: 2991477 (ipc= 6.3) sim_rate=11550 (inst/sec) elapsed = 0:0:04:19 / Fri May 15 01:31:13 2015
GPGPU-Sim uArch: cycles simulated: 477000  inst.: 2998761 (ipc= 6.3) sim_rate=11533 (inst/sec) elapsed = 0:0:04:20 / Fri May 15 01:31:14 2015
GPGPU-Sim uArch: cycles simulated: 479000  inst.: 3006779 (ipc= 6.3) sim_rate=11520 (inst/sec) elapsed = 0:0:04:21 / Fri May 15 01:31:15 2015
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 481000  inst.: 3014307 (ipc= 6.3) sim_rate=11504 (inst/sec) elapsed = 0:0:04:22 / Fri May 15 01:31:16 2015
GPGPU-Sim uArch: cycles simulated: 483500  inst.: 3023970 (ipc= 6.3) sim_rate=11497 (inst/sec) elapsed = 0:0:04:23 / Fri May 15 01:31:17 2015
GPGPU-Sim uArch: cycles simulated: 485500  inst.: 3031323 (ipc= 6.2) sim_rate=11482 (inst/sec) elapsed = 0:0:04:24 / Fri May 15 01:31:18 2015
GPGPU-Sim uArch: cycles simulated: 487500  inst.: 3039002 (ipc= 6.2) sim_rate=11467 (inst/sec) elapsed = 0:0:04:25 / Fri May 15 01:31:19 2015
GPGPU-Sim uArch: cycles simulated: 489500  inst.: 3046933 (ipc= 6.2) sim_rate=11454 (inst/sec) elapsed = 0:0:04:26 / Fri May 15 01:31:20 2015
GPGPU-Sim uArch: cycles simulated: 492000  inst.: 3056508 (ipc= 6.2) sim_rate=11447 (inst/sec) elapsed = 0:0:04:27 / Fri May 15 01:31:21 2015
GPGPU-Sim uArch: cycles simulated: 494000  inst.: 3063958 (ipc= 6.2) sim_rate=11432 (inst/sec) elapsed = 0:0:04:28 / Fri May 15 01:31:22 2015
GPGPU-Sim uArch: cycles simulated: 496000  inst.: 3071423 (ipc= 6.2) sim_rate=11417 (inst/sec) elapsed = 0:0:04:29 / Fri May 15 01:31:23 2015
GPGPU-Sim uArch: cycles simulated: 498000  inst.: 3079093 (ipc= 6.2) sim_rate=11404 (inst/sec) elapsed = 0:0:04:30 / Fri May 15 01:31:24 2015
GPGPU-Sim uArch: cycles simulated: 500000  inst.: 3087020 (ipc= 6.2) sim_rate=11391 (inst/sec) elapsed = 0:0:04:31 / Fri May 15 01:31:25 2015
GPGPU-Sim uArch: cycles simulated: 502500  inst.: 3096122 (ipc= 6.2) sim_rate=11382 (inst/sec) elapsed = 0:0:04:32 / Fri May 15 01:31:26 2015
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 504500  inst.: 3104000 (ipc= 6.2) sim_rate=11369 (inst/sec) elapsed = 0:0:04:33 / Fri May 15 01:31:27 2015
GPGPU-Sim uArch: cycles simulated: 506500  inst.: 3111604 (ipc= 6.1) sim_rate=11356 (inst/sec) elapsed = 0:0:04:34 / Fri May 15 01:31:28 2015
GPGPU-Sim uArch: cycles simulated: 508500  inst.: 3119379 (ipc= 6.1) sim_rate=11343 (inst/sec) elapsed = 0:0:04:35 / Fri May 15 01:31:29 2015
GPGPU-Sim uArch: cycles simulated: 510500  inst.: 3126872 (ipc= 6.1) sim_rate=11329 (inst/sec) elapsed = 0:0:04:36 / Fri May 15 01:31:30 2015
GPGPU-Sim uArch: cycles simulated: 513000  inst.: 3136384 (ipc= 6.1) sim_rate=11322 (inst/sec) elapsed = 0:0:04:37 / Fri May 15 01:31:31 2015
GPGPU-Sim uArch: cycles simulated: 515000  inst.: 3144021 (ipc= 6.1) sim_rate=11309 (inst/sec) elapsed = 0:0:04:38 / Fri May 15 01:31:32 2015
GPGPU-Sim uArch: cycles simulated: 517000  inst.: 3151572 (ipc= 6.1) sim_rate=11295 (inst/sec) elapsed = 0:0:04:39 / Fri May 15 01:31:33 2015
GPGPU-Sim uArch: cycles simulated: 519000  inst.: 3159377 (ipc= 6.1) sim_rate=11283 (inst/sec) elapsed = 0:0:04:40 / Fri May 15 01:31:34 2015
GPGPU-Sim uArch: cycles simulated: 521500  inst.: 3168784 (ipc= 6.1) sim_rate=11276 (inst/sec) elapsed = 0:0:04:41 / Fri May 15 01:31:35 2015
GPGPU-Sim uArch: cycles simulated: 523500  inst.: 3176687 (ipc= 6.1) sim_rate=11264 (inst/sec) elapsed = 0:0:04:42 / Fri May 15 01:31:36 2015
GPGPU-Sim uArch: cycles simulated: 525500  inst.: 3184146 (ipc= 6.1) sim_rate=11251 (inst/sec) elapsed = 0:0:04:43 / Fri May 15 01:31:37 2015
GPGPU-Sim uArch: cycles simulated: 528000  inst.: 3193615 (ipc= 6.0) sim_rate=11245 (inst/sec) elapsed = 0:0:04:44 / Fri May 15 01:31:38 2015
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 530000  inst.: 3201071 (ipc= 6.0) sim_rate=11231 (inst/sec) elapsed = 0:0:04:45 / Fri May 15 01:31:39 2015
GPGPU-Sim uArch: cycles simulated: 532000  inst.: 3208956 (ipc= 6.0) sim_rate=11220 (inst/sec) elapsed = 0:0:04:46 / Fri May 15 01:31:40 2015
GPGPU-Sim uArch: cycles simulated: 534000  inst.: 3216459 (ipc= 6.0) sim_rate=11207 (inst/sec) elapsed = 0:0:04:47 / Fri May 15 01:31:41 2015
GPGPU-Sim uArch: cycles simulated: 536500  inst.: 3225775 (ipc= 6.0) sim_rate=11200 (inst/sec) elapsed = 0:0:04:48 / Fri May 15 01:31:42 2015
GPGPU-Sim uArch: cycles simulated: 538500  inst.: 3233549 (ipc= 6.0) sim_rate=11188 (inst/sec) elapsed = 0:0:04:49 / Fri May 15 01:31:43 2015
GPGPU-Sim uArch: cycles simulated: 540500  inst.: 3241360 (ipc= 6.0) sim_rate=11177 (inst/sec) elapsed = 0:0:04:50 / Fri May 15 01:31:44 2015
GPGPU-Sim uArch: cycles simulated: 542500  inst.: 3249030 (ipc= 6.0) sim_rate=11165 (inst/sec) elapsed = 0:0:04:51 / Fri May 15 01:31:45 2015
GPGPU-Sim uArch: cycles simulated: 545000  inst.: 3258564 (ipc= 6.0) sim_rate=11159 (inst/sec) elapsed = 0:0:04:52 / Fri May 15 01:31:46 2015
GPGPU-Sim uArch: cycles simulated: 547000  inst.: 3265971 (ipc= 6.0) sim_rate=11146 (inst/sec) elapsed = 0:0:04:53 / Fri May 15 01:31:47 2015
GPGPU-Sim uArch: cycles simulated: 548500  inst.: 3272026 (ipc= 6.0) sim_rate=11129 (inst/sec) elapsed = 0:0:04:54 / Fri May 15 01:31:48 2015
GPGPU-Sim uArch: cycles simulated: 551000  inst.: 3281313 (ipc= 6.0) sim_rate=11123 (inst/sec) elapsed = 0:0:04:55 / Fri May 15 01:31:49 2015
GPGPU-Sim uArch: cycles simulated: 553000  inst.: 3289276 (ipc= 5.9) sim_rate=11112 (inst/sec) elapsed = 0:0:04:56 / Fri May 15 01:31:50 2015
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 555000  inst.: 3297060 (ipc= 5.9) sim_rate=11101 (inst/sec) elapsed = 0:0:04:57 / Fri May 15 01:31:51 2015
GPGPU-Sim uArch: cycles simulated: 557000  inst.: 3304183 (ipc= 5.9) sim_rate=11087 (inst/sec) elapsed = 0:0:04:58 / Fri May 15 01:31:52 2015
GPGPU-Sim uArch: cycles simulated: 559000  inst.: 3312178 (ipc= 5.9) sim_rate=11077 (inst/sec) elapsed = 0:0:04:59 / Fri May 15 01:31:53 2015
GPGPU-Sim uArch: cycles simulated: 561000  inst.: 3319733 (ipc= 5.9) sim_rate=11065 (inst/sec) elapsed = 0:0:05:00 / Fri May 15 01:31:54 2015
GPGPU-Sim uArch: cycles simulated: 563500  inst.: 3329170 (ipc= 5.9) sim_rate=11060 (inst/sec) elapsed = 0:0:05:01 / Fri May 15 01:31:55 2015
GPGPU-Sim uArch: cycles simulated: 565500  inst.: 3337106 (ipc= 5.9) sim_rate=11050 (inst/sec) elapsed = 0:0:05:02 / Fri May 15 01:31:56 2015
GPGPU-Sim uArch: cycles simulated: 567500  inst.: 3344665 (ipc= 5.9) sim_rate=11038 (inst/sec) elapsed = 0:0:05:03 / Fri May 15 01:31:57 2015
GPGPU-Sim uArch: cycles simulated: 569500  inst.: 3352535 (ipc= 5.9) sim_rate=11028 (inst/sec) elapsed = 0:0:05:04 / Fri May 15 01:31:58 2015
GPGPU-Sim uArch: cycles simulated: 571500  inst.: 3359837 (ipc= 5.9) sim_rate=11015 (inst/sec) elapsed = 0:0:05:05 / Fri May 15 01:31:59 2015
GPGPU-Sim uArch: cycles simulated: 574000  inst.: 3369550 (ipc= 5.9) sim_rate=11011 (inst/sec) elapsed = 0:0:05:06 / Fri May 15 01:32:00 2015
GPGPU-Sim uArch: cycles simulated: 576000  inst.: 3377300 (ipc= 5.9) sim_rate=11000 (inst/sec) elapsed = 0:0:05:07 / Fri May 15 01:32:01 2015
GPGPU-Sim uArch: cycles simulated: 578000  inst.: 3384841 (ipc= 5.9) sim_rate=10989 (inst/sec) elapsed = 0:0:05:08 / Fri May 15 01:32:02 2015
GPGPU-Sim uArch: cycles simulated: 580000  inst.: 3392549 (ipc= 5.8) sim_rate=10979 (inst/sec) elapsed = 0:0:05:09 / Fri May 15 01:32:03 2015
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 582500  inst.: 3402027 (ipc= 5.8) sim_rate=10974 (inst/sec) elapsed = 0:0:05:10 / Fri May 15 01:32:04 2015
GPGPU-Sim uArch: cycles simulated: 584500  inst.: 3409777 (ipc= 5.8) sim_rate=10963 (inst/sec) elapsed = 0:0:05:11 / Fri May 15 01:32:05 2015
GPGPU-Sim uArch: cycles simulated: 586500  inst.: 3417457 (ipc= 5.8) sim_rate=10953 (inst/sec) elapsed = 0:0:05:12 / Fri May 15 01:32:06 2015
GPGPU-Sim uArch: cycles simulated: 588500  inst.: 3424757 (ipc= 5.8) sim_rate=10941 (inst/sec) elapsed = 0:0:05:13 / Fri May 15 01:32:07 2015
GPGPU-Sim uArch: cycles simulated: 591000  inst.: 3434422 (ipc= 5.8) sim_rate=10937 (inst/sec) elapsed = 0:0:05:14 / Fri May 15 01:32:08 2015
GPGPU-Sim uArch: cycles simulated: 593000  inst.: 3442135 (ipc= 5.8) sim_rate=10927 (inst/sec) elapsed = 0:0:05:15 / Fri May 15 01:32:09 2015
GPGPU-Sim uArch: cycles simulated: 595000  inst.: 3449878 (ipc= 5.8) sim_rate=10917 (inst/sec) elapsed = 0:0:05:16 / Fri May 15 01:32:10 2015
GPGPU-Sim uArch: cycles simulated: 597000  inst.: 3457626 (ipc= 5.8) sim_rate=10907 (inst/sec) elapsed = 0:0:05:17 / Fri May 15 01:32:11 2015
GPGPU-Sim uArch: cycles simulated: 599500  inst.: 3467261 (ipc= 5.8) sim_rate=10903 (inst/sec) elapsed = 0:0:05:18 / Fri May 15 01:32:12 2015
GPGPU-Sim uArch: cycles simulated: 601500  inst.: 3474626 (ipc= 5.8) sim_rate=10892 (inst/sec) elapsed = 0:0:05:19 / Fri May 15 01:32:13 2015
GPGPU-Sim uArch: cycles simulated: 603500  inst.: 3482709 (ipc= 5.8) sim_rate=10883 (inst/sec) elapsed = 0:0:05:20 / Fri May 15 01:32:14 2015
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 605500  inst.: 3489938 (ipc= 5.8) sim_rate=10872 (inst/sec) elapsed = 0:0:05:21 / Fri May 15 01:32:15 2015
GPGPU-Sim uArch: cycles simulated: 607500  inst.: 3497780 (ipc= 5.8) sim_rate=10862 (inst/sec) elapsed = 0:0:05:22 / Fri May 15 01:32:16 2015
GPGPU-Sim uArch: cycles simulated: 609500  inst.: 3505057 (ipc= 5.8) sim_rate=10851 (inst/sec) elapsed = 0:0:05:23 / Fri May 15 01:32:17 2015
GPGPU-Sim uArch: cycles simulated: 612000  inst.: 3514643 (ipc= 5.7) sim_rate=10847 (inst/sec) elapsed = 0:0:05:24 / Fri May 15 01:32:18 2015
GPGPU-Sim uArch: cycles simulated: 614000  inst.: 3522669 (ipc= 5.7) sim_rate=10838 (inst/sec) elapsed = 0:0:05:25 / Fri May 15 01:32:19 2015
GPGPU-Sim uArch: cycles simulated: 616000  inst.: 3530416 (ipc= 5.7) sim_rate=10829 (inst/sec) elapsed = 0:0:05:26 / Fri May 15 01:32:20 2015
GPGPU-Sim uArch: cycles simulated: 618000  inst.: 3538142 (ipc= 5.7) sim_rate=10820 (inst/sec) elapsed = 0:0:05:27 / Fri May 15 01:32:21 2015
GPGPU-Sim uArch: cycles simulated: 620000  inst.: 3545658 (ipc= 5.7) sim_rate=10809 (inst/sec) elapsed = 0:0:05:28 / Fri May 15 01:32:22 2015
GPGPU-Sim uArch: cycles simulated: 622500  inst.: 3555303 (ipc= 5.7) sim_rate=10806 (inst/sec) elapsed = 0:0:05:29 / Fri May 15 01:32:23 2015
GPGPU-Sim uArch: cycles simulated: 624500  inst.: 3562707 (ipc= 5.7) sim_rate=10796 (inst/sec) elapsed = 0:0:05:30 / Fri May 15 01:32:24 2015
GPGPU-Sim uArch: cycles simulated: 626500  inst.: 3570536 (ipc= 5.7) sim_rate=10787 (inst/sec) elapsed = 0:0:05:31 / Fri May 15 01:32:25 2015
GPGPU-Sim uArch: cycles simulated: 628500  inst.: 3578301 (ipc= 5.7) sim_rate=10778 (inst/sec) elapsed = 0:0:05:32 / Fri May 15 01:32:26 2015
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 631000  inst.: 3588098 (ipc= 5.7) sim_rate=10775 (inst/sec) elapsed = 0:0:05:33 / Fri May 15 01:32:27 2015
GPGPU-Sim uArch: cycles simulated: 633000  inst.: 3595613 (ipc= 5.7) sim_rate=10765 (inst/sec) elapsed = 0:0:05:34 / Fri May 15 01:32:28 2015
GPGPU-Sim uArch: cycles simulated: 635000  inst.: 3602920 (ipc= 5.7) sim_rate=10754 (inst/sec) elapsed = 0:0:05:35 / Fri May 15 01:32:29 2015
GPGPU-Sim uArch: cycles simulated: 637000  inst.: 3610631 (ipc= 5.7) sim_rate=10745 (inst/sec) elapsed = 0:0:05:36 / Fri May 15 01:32:30 2015
GPGPU-Sim uArch: cycles simulated: 639500  inst.: 3620150 (ipc= 5.7) sim_rate=10742 (inst/sec) elapsed = 0:0:05:37 / Fri May 15 01:32:31 2015
GPGPU-Sim uArch: cycles simulated: 641500  inst.: 3627626 (ipc= 5.7) sim_rate=10732 (inst/sec) elapsed = 0:0:05:38 / Fri May 15 01:32:32 2015
GPGPU-Sim uArch: cycles simulated: 643500  inst.: 3635339 (ipc= 5.6) sim_rate=10723 (inst/sec) elapsed = 0:0:05:39 / Fri May 15 01:32:33 2015
GPGPU-Sim uArch: cycles simulated: 645500  inst.: 3643120 (ipc= 5.6) sim_rate=10715 (inst/sec) elapsed = 0:0:05:40 / Fri May 15 01:32:34 2015
GPGPU-Sim uArch: cycles simulated: 648000  inst.: 3652612 (ipc= 5.6) sim_rate=10711 (inst/sec) elapsed = 0:0:05:41 / Fri May 15 01:32:35 2015
GPGPU-Sim uArch: cycles simulated: 650000  inst.: 3660247 (ipc= 5.6) sim_rate=10702 (inst/sec) elapsed = 0:0:05:42 / Fri May 15 01:32:36 2015
GPGPU-Sim uArch: cycles simulated: 652000  inst.: 3667887 (ipc= 5.6) sim_rate=10693 (inst/sec) elapsed = 0:0:05:43 / Fri May 15 01:32:37 2015
GPGPU-Sim uArch: cycles simulated: 654000  inst.: 3675752 (ipc= 5.6) sim_rate=10685 (inst/sec) elapsed = 0:0:05:44 / Fri May 15 01:32:38 2015
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 656000  inst.: 3683100 (ipc= 5.6) sim_rate=10675 (inst/sec) elapsed = 0:0:05:45 / Fri May 15 01:32:39 2015
GPGPU-Sim uArch: cycles simulated: 658000  inst.: 3691141 (ipc= 5.6) sim_rate=10668 (inst/sec) elapsed = 0:0:05:46 / Fri May 15 01:32:40 2015
GPGPU-Sim uArch: cycles simulated: 660000  inst.: 3698938 (ipc= 5.6) sim_rate=10659 (inst/sec) elapsed = 0:0:05:47 / Fri May 15 01:32:41 2015
GPGPU-Sim uArch: cycles simulated: 662000  inst.: 3706207 (ipc= 5.6) sim_rate=10650 (inst/sec) elapsed = 0:0:05:48 / Fri May 15 01:32:42 2015
GPGPU-Sim uArch: cycles simulated: 664500  inst.: 3716009 (ipc= 5.6) sim_rate=10647 (inst/sec) elapsed = 0:0:05:49 / Fri May 15 01:32:43 2015
GPGPU-Sim uArch: cycles simulated: 666500  inst.: 3723520 (ipc= 5.6) sim_rate=10638 (inst/sec) elapsed = 0:0:05:50 / Fri May 15 01:32:44 2015
GPGPU-Sim uArch: cycles simulated: 668500  inst.: 3731342 (ipc= 5.6) sim_rate=10630 (inst/sec) elapsed = 0:0:05:51 / Fri May 15 01:32:45 2015
GPGPU-Sim uArch: cycles simulated: 670500  inst.: 3738873 (ipc= 5.6) sim_rate=10621 (inst/sec) elapsed = 0:0:05:52 / Fri May 15 01:32:46 2015
GPGPU-Sim uArch: cycles simulated: 673000  inst.: 3748441 (ipc= 5.6) sim_rate=10618 (inst/sec) elapsed = 0:0:05:53 / Fri May 15 01:32:47 2015
GPGPU-Sim uArch: cycles simulated: 675000  inst.: 3756133 (ipc= 5.6) sim_rate=10610 (inst/sec) elapsed = 0:0:05:54 / Fri May 15 01:32:48 2015
GPGPU-Sim uArch: cycles simulated: 677000  inst.: 3763620 (ipc= 5.6) sim_rate=10601 (inst/sec) elapsed = 0:0:05:55 / Fri May 15 01:32:49 2015
GPGPU-Sim uArch: cycles simulated: 679000  inst.: 3771324 (ipc= 5.6) sim_rate=10593 (inst/sec) elapsed = 0:0:05:56 / Fri May 15 01:32:50 2015
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 681000  inst.: 3779114 (ipc= 5.5) sim_rate=10585 (inst/sec) elapsed = 0:0:05:57 / Fri May 15 01:32:51 2015
GPGPU-Sim uArch: cycles simulated: 683000  inst.: 3786696 (ipc= 5.5) sim_rate=10577 (inst/sec) elapsed = 0:0:05:58 / Fri May 15 01:32:52 2015
GPGPU-Sim uArch: cycles simulated: 685500  inst.: 3796530 (ipc= 5.5) sim_rate=10575 (inst/sec) elapsed = 0:0:05:59 / Fri May 15 01:32:53 2015
GPGPU-Sim uArch: cycles simulated: 687500  inst.: 3804332 (ipc= 5.5) sim_rate=10567 (inst/sec) elapsed = 0:0:06:00 / Fri May 15 01:32:54 2015
GPGPU-Sim uArch: cycles simulated: 689500  inst.: 3811737 (ipc= 5.5) sim_rate=10558 (inst/sec) elapsed = 0:0:06:01 / Fri May 15 01:32:55 2015
GPGPU-Sim uArch: cycles simulated: 691500  inst.: 3819727 (ipc= 5.5) sim_rate=10551 (inst/sec) elapsed = 0:0:06:02 / Fri May 15 01:32:56 2015
GPGPU-Sim uArch: cycles simulated: 693500  inst.: 3827099 (ipc= 5.5) sim_rate=10542 (inst/sec) elapsed = 0:0:06:03 / Fri May 15 01:32:57 2015
GPGPU-Sim uArch: cycles simulated: 696000  inst.: 3836454 (ipc= 5.5) sim_rate=10539 (inst/sec) elapsed = 0:0:06:04 / Fri May 15 01:32:58 2015
GPGPU-Sim uArch: cycles simulated: 698000  inst.: 3844373 (ipc= 5.5) sim_rate=10532 (inst/sec) elapsed = 0:0:06:05 / Fri May 15 01:32:59 2015
GPGPU-Sim uArch: cycles simulated: 700000  inst.: 3851976 (ipc= 5.5) sim_rate=10524 (inst/sec) elapsed = 0:0:06:06 / Fri May 15 01:33:00 2015
GPGPU-Sim uArch: cycles simulated: 702000  inst.: 3859797 (ipc= 5.5) sim_rate=10517 (inst/sec) elapsed = 0:0:06:07 / Fri May 15 01:33:01 2015
GPGPU-Sim uArch: cycles simulated: 704000  inst.: 3867112 (ipc= 5.5) sim_rate=10508 (inst/sec) elapsed = 0:0:06:08 / Fri May 15 01:33:02 2015
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 706500  inst.: 3876862 (ipc= 5.5) sim_rate=10506 (inst/sec) elapsed = 0:0:06:09 / Fri May 15 01:33:03 2015
GPGPU-Sim uArch: cycles simulated: 708500  inst.: 3884290 (ipc= 5.5) sim_rate=10498 (inst/sec) elapsed = 0:0:06:10 / Fri May 15 01:33:04 2015
GPGPU-Sim uArch: cycles simulated: 710500  inst.: 3891694 (ipc= 5.5) sim_rate=10489 (inst/sec) elapsed = 0:0:06:11 / Fri May 15 01:33:05 2015
GPGPU-Sim uArch: cycles simulated: 712500  inst.: 3898919 (ipc= 5.5) sim_rate=10480 (inst/sec) elapsed = 0:0:06:12 / Fri May 15 01:33:06 2015
GPGPU-Sim uArch: cycles simulated: 715000  inst.: 3908465 (ipc= 5.5) sim_rate=10478 (inst/sec) elapsed = 0:0:06:13 / Fri May 15 01:33:07 2015
GPGPU-Sim uArch: cycles simulated: 717000  inst.: 3916098 (ipc= 5.5) sim_rate=10470 (inst/sec) elapsed = 0:0:06:14 / Fri May 15 01:33:08 2015
GPGPU-Sim uArch: cycles simulated: 719000  inst.: 3923260 (ipc= 5.5) sim_rate=10462 (inst/sec) elapsed = 0:0:06:15 / Fri May 15 01:33:09 2015
GPGPU-Sim uArch: cycles simulated: 721000  inst.: 3930942 (ipc= 5.5) sim_rate=10454 (inst/sec) elapsed = 0:0:06:16 / Fri May 15 01:33:10 2015
GPGPU-Sim uArch: cycles simulated: 723500  inst.: 3940242 (ipc= 5.4) sim_rate=10451 (inst/sec) elapsed = 0:0:06:17 / Fri May 15 01:33:11 2015
GPGPU-Sim uArch: cycles simulated: 725500  inst.: 3947647 (ipc= 5.4) sim_rate=10443 (inst/sec) elapsed = 0:0:06:18 / Fri May 15 01:33:12 2015
GPGPU-Sim uArch: cycles simulated: 727500  inst.: 3954864 (ipc= 5.4) sim_rate=10434 (inst/sec) elapsed = 0:0:06:19 / Fri May 15 01:33:13 2015
GPGPU-Sim uArch: cycles simulated: 729500  inst.: 3962558 (ipc= 5.4) sim_rate=10427 (inst/sec) elapsed = 0:0:06:20 / Fri May 15 01:33:14 2015
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 732000  inst.: 3971890 (ipc= 5.4) sim_rate=10424 (inst/sec) elapsed = 0:0:06:21 / Fri May 15 01:33:15 2015
GPGPU-Sim uArch: cycles simulated: 734000  inst.: 3979129 (ipc= 5.4) sim_rate=10416 (inst/sec) elapsed = 0:0:06:22 / Fri May 15 01:33:16 2015
GPGPU-Sim uArch: cycles simulated: 736000  inst.: 3986632 (ipc= 5.4) sim_rate=10408 (inst/sec) elapsed = 0:0:06:23 / Fri May 15 01:33:17 2015
GPGPU-Sim uArch: cycles simulated: 738000  inst.: 3994545 (ipc= 5.4) sim_rate=10402 (inst/sec) elapsed = 0:0:06:24 / Fri May 15 01:33:18 2015
GPGPU-Sim uArch: cycles simulated: 740000  inst.: 4001743 (ipc= 5.4) sim_rate=10394 (inst/sec) elapsed = 0:0:06:25 / Fri May 15 01:33:19 2015
GPGPU-Sim uArch: cycles simulated: 742500  inst.: 4010820 (ipc= 5.4) sim_rate=10390 (inst/sec) elapsed = 0:0:06:26 / Fri May 15 01:33:20 2015
GPGPU-Sim uArch: cycles simulated: 744500  inst.: 4018716 (ipc= 5.4) sim_rate=10384 (inst/sec) elapsed = 0:0:06:27 / Fri May 15 01:33:21 2015
GPGPU-Sim uArch: cycles simulated: 746500  inst.: 4026238 (ipc= 5.4) sim_rate=10376 (inst/sec) elapsed = 0:0:06:28 / Fri May 15 01:33:22 2015
GPGPU-Sim uArch: cycles simulated: 748500  inst.: 4033714 (ipc= 5.4) sim_rate=10369 (inst/sec) elapsed = 0:0:06:29 / Fri May 15 01:33:23 2015
GPGPU-Sim uArch: cycles simulated: 751000  inst.: 4042991 (ipc= 5.4) sim_rate=10366 (inst/sec) elapsed = 0:0:06:30 / Fri May 15 01:33:24 2015
GPGPU-Sim uArch: cycles simulated: 753000  inst.: 4050234 (ipc= 5.4) sim_rate=10358 (inst/sec) elapsed = 0:0:06:31 / Fri May 15 01:33:25 2015
GPGPU-Sim uArch: cycles simulated: 755000  inst.: 4058171 (ipc= 5.4) sim_rate=10352 (inst/sec) elapsed = 0:0:06:32 / Fri May 15 01:33:26 2015
GPGPU-Sim uArch: cycles simulated: 757000  inst.: 4065394 (ipc= 5.4) sim_rate=10344 (inst/sec) elapsed = 0:0:06:33 / Fri May 15 01:33:27 2015
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 759500  inst.: 4074737 (ipc= 5.4) sim_rate=10341 (inst/sec) elapsed = 0:0:06:34 / Fri May 15 01:33:28 2015
GPGPU-Sim uArch: cycles simulated: 761500  inst.: 4082203 (ipc= 5.4) sim_rate=10334 (inst/sec) elapsed = 0:0:06:35 / Fri May 15 01:33:29 2015
GPGPU-Sim uArch: cycles simulated: 763500  inst.: 4089670 (ipc= 5.4) sim_rate=10327 (inst/sec) elapsed = 0:0:06:36 / Fri May 15 01:33:30 2015
GPGPU-Sim uArch: cycles simulated: 765500  inst.: 4097613 (ipc= 5.4) sim_rate=10321 (inst/sec) elapsed = 0:0:06:37 / Fri May 15 01:33:31 2015
GPGPU-Sim uArch: cycles simulated: 767500  inst.: 4104903 (ipc= 5.3) sim_rate=10313 (inst/sec) elapsed = 0:0:06:38 / Fri May 15 01:33:32 2015
GPGPU-Sim uArch: cycles simulated: 770000  inst.: 4113862 (ipc= 5.3) sim_rate=10310 (inst/sec) elapsed = 0:0:06:39 / Fri May 15 01:33:33 2015
GPGPU-Sim uArch: cycles simulated: 772000  inst.: 4121505 (ipc= 5.3) sim_rate=10303 (inst/sec) elapsed = 0:0:06:40 / Fri May 15 01:33:34 2015
GPGPU-Sim uArch: cycles simulated: 774000  inst.: 4128875 (ipc= 5.3) sim_rate=10296 (inst/sec) elapsed = 0:0:06:41 / Fri May 15 01:33:35 2015
GPGPU-Sim uArch: cycles simulated: 776000  inst.: 4136303 (ipc= 5.3) sim_rate=10289 (inst/sec) elapsed = 0:0:06:42 / Fri May 15 01:33:36 2015
GPGPU-Sim uArch: cycles simulated: 778500  inst.: 4145563 (ipc= 5.3) sim_rate=10286 (inst/sec) elapsed = 0:0:06:43 / Fri May 15 01:33:37 2015
GPGPU-Sim uArch: cycles simulated: 780500  inst.: 4153236 (ipc= 5.3) sim_rate=10280 (inst/sec) elapsed = 0:0:06:44 / Fri May 15 01:33:38 2015
GPGPU-Sim uArch: cycles simulated: 782500  inst.: 4160528 (ipc= 5.3) sim_rate=10272 (inst/sec) elapsed = 0:0:06:45 / Fri May 15 01:33:39 2015
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 784500  inst.: 4168220 (ipc= 5.3) sim_rate=10266 (inst/sec) elapsed = 0:0:06:46 / Fri May 15 01:33:40 2015
GPGPU-Sim uArch: cycles simulated: 787000  inst.: 4177311 (ipc= 5.3) sim_rate=10263 (inst/sec) elapsed = 0:0:06:47 / Fri May 15 01:33:41 2015
GPGPU-Sim uArch: cycles simulated: 789000  inst.: 4184990 (ipc= 5.3) sim_rate=10257 (inst/sec) elapsed = 0:0:06:48 / Fri May 15 01:33:42 2015
GPGPU-Sim uArch: cycles simulated: 791000  inst.: 4192367 (ipc= 5.3) sim_rate=10250 (inst/sec) elapsed = 0:0:06:49 / Fri May 15 01:33:43 2015
GPGPU-Sim uArch: cycles simulated: 793000  inst.: 4199949 (ipc= 5.3) sim_rate=10243 (inst/sec) elapsed = 0:0:06:50 / Fri May 15 01:33:44 2015
GPGPU-Sim uArch: cycles simulated: 795500  inst.: 4209250 (ipc= 5.3) sim_rate=10241 (inst/sec) elapsed = 0:0:06:51 / Fri May 15 01:33:45 2015
GPGPU-Sim uArch: cycles simulated: 797500  inst.: 4216613 (ipc= 5.3) sim_rate=10234 (inst/sec) elapsed = 0:0:06:52 / Fri May 15 01:33:46 2015
GPGPU-Sim uArch: cycles simulated: 799500  inst.: 4223979 (ipc= 5.3) sim_rate=10227 (inst/sec) elapsed = 0:0:06:53 / Fri May 15 01:33:47 2015
GPGPU-Sim uArch: cycles simulated: 801500  inst.: 4231570 (ipc= 5.3) sim_rate=10221 (inst/sec) elapsed = 0:0:06:54 / Fri May 15 01:33:48 2015
GPGPU-Sim uArch: cycles simulated: 803500  inst.: 4239121 (ipc= 5.3) sim_rate=10214 (inst/sec) elapsed = 0:0:06:55 / Fri May 15 01:33:49 2015
GPGPU-Sim uArch: cycles simulated: 806000  inst.: 4248496 (ipc= 5.3) sim_rate=10212 (inst/sec) elapsed = 0:0:06:56 / Fri May 15 01:33:50 2015
GPGPU-Sim uArch: cycles simulated: 808000  inst.: 4255728 (ipc= 5.3) sim_rate=10205 (inst/sec) elapsed = 0:0:06:57 / Fri May 15 01:33:51 2015
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 810000  inst.: 4263399 (ipc= 5.3) sim_rate=10199 (inst/sec) elapsed = 0:0:06:58 / Fri May 15 01:33:52 2015
GPGPU-Sim uArch: cycles simulated: 812000  inst.: 4270813 (ipc= 5.3) sim_rate=10192 (inst/sec) elapsed = 0:0:06:59 / Fri May 15 01:33:53 2015
GPGPU-Sim uArch: cycles simulated: 814500  inst.: 4280063 (ipc= 5.3) sim_rate=10190 (inst/sec) elapsed = 0:0:07:00 / Fri May 15 01:33:54 2015
GPGPU-Sim uArch: cycles simulated: 816500  inst.: 4287524 (ipc= 5.3) sim_rate=10184 (inst/sec) elapsed = 0:0:07:01 / Fri May 15 01:33:55 2015
GPGPU-Sim uArch: cycles simulated: 818500  inst.: 4295098 (ipc= 5.2) sim_rate=10177 (inst/sec) elapsed = 0:0:07:02 / Fri May 15 01:33:56 2015
GPGPU-Sim uArch: cycles simulated: 820500  inst.: 4302658 (ipc= 5.2) sim_rate=10171 (inst/sec) elapsed = 0:0:07:03 / Fri May 15 01:33:57 2015
GPGPU-Sim uArch: cycles simulated: 822500  inst.: 4309877 (ipc= 5.2) sim_rate=10164 (inst/sec) elapsed = 0:0:07:04 / Fri May 15 01:33:58 2015
GPGPU-Sim uArch: cycles simulated: 824500  inst.: 4317649 (ipc= 5.2) sim_rate=10159 (inst/sec) elapsed = 0:0:07:05 / Fri May 15 01:33:59 2015
GPGPU-Sim uArch: cycles simulated: 827000  inst.: 4327013 (ipc= 5.2) sim_rate=10157 (inst/sec) elapsed = 0:0:07:06 / Fri May 15 01:34:00 2015
GPGPU-Sim uArch: cycles simulated: 829000  inst.: 4334471 (ipc= 5.2) sim_rate=10150 (inst/sec) elapsed = 0:0:07:07 / Fri May 15 01:34:01 2015
GPGPU-Sim uArch: cycles simulated: 831000  inst.: 4341914 (ipc= 5.2) sim_rate=10144 (inst/sec) elapsed = 0:0:07:08 / Fri May 15 01:34:02 2015
GPGPU-Sim uArch: cycles simulated: 833000  inst.: 4349454 (ipc= 5.2) sim_rate=10138 (inst/sec) elapsed = 0:0:07:09 / Fri May 15 01:34:03 2015
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 835500  inst.: 4358507 (ipc= 5.2) sim_rate=10136 (inst/sec) elapsed = 0:0:07:10 / Fri May 15 01:34:04 2015
GPGPU-Sim uArch: cycles simulated: 837500  inst.: 4366102 (ipc= 5.2) sim_rate=10130 (inst/sec) elapsed = 0:0:07:11 / Fri May 15 01:34:05 2015
GPGPU-Sim uArch: cycles simulated: 839500  inst.: 4373421 (ipc= 5.2) sim_rate=10123 (inst/sec) elapsed = 0:0:07:12 / Fri May 15 01:34:06 2015
GPGPU-Sim uArch: cycles simulated: 841500  inst.: 4380346 (ipc= 5.2) sim_rate=10116 (inst/sec) elapsed = 0:0:07:13 / Fri May 15 01:34:07 2015
GPGPU-Sim uArch: cycles simulated: 844000  inst.: 4389789 (ipc= 5.2) sim_rate=10114 (inst/sec) elapsed = 0:0:07:14 / Fri May 15 01:34:08 2015
GPGPU-Sim uArch: cycles simulated: 846000  inst.: 4396718 (ipc= 5.2) sim_rate=10107 (inst/sec) elapsed = 0:0:07:15 / Fri May 15 01:34:09 2015
GPGPU-Sim uArch: cycles simulated: 848000  inst.: 4404049 (ipc= 5.2) sim_rate=10101 (inst/sec) elapsed = 0:0:07:16 / Fri May 15 01:34:10 2015
GPGPU-Sim uArch: cycles simulated: 850000  inst.: 4411057 (ipc= 5.2) sim_rate=10093 (inst/sec) elapsed = 0:0:07:17 / Fri May 15 01:34:11 2015
GPGPU-Sim uArch: cycles simulated: 852500  inst.: 4419980 (ipc= 5.2) sim_rate=10091 (inst/sec) elapsed = 0:0:07:18 / Fri May 15 01:34:12 2015
GPGPU-Sim uArch: cycles simulated: 854500  inst.: 4427286 (ipc= 5.2) sim_rate=10084 (inst/sec) elapsed = 0:0:07:19 / Fri May 15 01:34:13 2015
GPGPU-Sim uArch: cycles simulated: 856500  inst.: 4434091 (ipc= 5.2) sim_rate=10077 (inst/sec) elapsed = 0:0:07:20 / Fri May 15 01:34:14 2015
GPGPU-Sim uArch: cycles simulated: 858500  inst.: 4441201 (ipc= 5.2) sim_rate=10070 (inst/sec) elapsed = 0:0:07:21 / Fri May 15 01:34:15 2015
GPGPU-Sim uArch: cycles simulated: 861000  inst.: 4449697 (ipc= 5.2) sim_rate=10067 (inst/sec) elapsed = 0:0:07:22 / Fri May 15 01:34:16 2015
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 863000  inst.: 4456675 (ipc= 5.2) sim_rate=10060 (inst/sec) elapsed = 0:0:07:23 / Fri May 15 01:34:17 2015
GPGPU-Sim uArch: cycles simulated: 865000  inst.: 4463752 (ipc= 5.2) sim_rate=10053 (inst/sec) elapsed = 0:0:07:24 / Fri May 15 01:34:18 2015
GPGPU-Sim uArch: cycles simulated: 867500  inst.: 4472341 (ipc= 5.2) sim_rate=10050 (inst/sec) elapsed = 0:0:07:25 / Fri May 15 01:34:19 2015
GPGPU-Sim uArch: cycles simulated: 869500  inst.: 4478950 (ipc= 5.2) sim_rate=10042 (inst/sec) elapsed = 0:0:07:26 / Fri May 15 01:34:20 2015
GPGPU-Sim uArch: cycles simulated: 871500  inst.: 4485447 (ipc= 5.1) sim_rate=10034 (inst/sec) elapsed = 0:0:07:27 / Fri May 15 01:34:21 2015
GPGPU-Sim uArch: cycles simulated: 873500  inst.: 4492110 (ipc= 5.1) sim_rate=10027 (inst/sec) elapsed = 0:0:07:28 / Fri May 15 01:34:22 2015
GPGPU-Sim uArch: cycles simulated: 876000  inst.: 4500520 (ipc= 5.1) sim_rate=10023 (inst/sec) elapsed = 0:0:07:29 / Fri May 15 01:34:23 2015
GPGPU-Sim uArch: cycles simulated: 878000  inst.: 4506884 (ipc= 5.1) sim_rate=10015 (inst/sec) elapsed = 0:0:07:30 / Fri May 15 01:34:24 2015
GPGPU-Sim uArch: cycles simulated: 880000  inst.: 4513670 (ipc= 5.1) sim_rate=10008 (inst/sec) elapsed = 0:0:07:31 / Fri May 15 01:34:25 2015
GPGPU-Sim uArch: cycles simulated: 882000  inst.: 4520202 (ipc= 5.1) sim_rate=10000 (inst/sec) elapsed = 0:0:07:32 / Fri May 15 01:34:26 2015
GPGPU-Sim uArch: cycles simulated: 884000  inst.: 4526762 (ipc= 5.1) sim_rate=9992 (inst/sec) elapsed = 0:0:07:33 / Fri May 15 01:34:27 2015
GPGPU-Sim uArch: cycles simulated: 886500  inst.: 4534902 (ipc= 5.1) sim_rate=9988 (inst/sec) elapsed = 0:0:07:34 / Fri May 15 01:34:28 2015
GPGPU-Sim uArch: cycles simulated: 888500  inst.: 4541270 (ipc= 5.1) sim_rate=9980 (inst/sec) elapsed = 0:0:07:35 / Fri May 15 01:34:29 2015
GPGPU-Sim uArch: cycles simulated: 890500  inst.: 4547960 (ipc= 5.1) sim_rate=9973 (inst/sec) elapsed = 0:0:07:36 / Fri May 15 01:34:30 2015
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 892500  inst.: 4554540 (ipc= 5.1) sim_rate=9966 (inst/sec) elapsed = 0:0:07:37 / Fri May 15 01:34:31 2015
GPGPU-Sim uArch: cycles simulated: 895000  inst.: 4562811 (ipc= 5.1) sim_rate=9962 (inst/sec) elapsed = 0:0:07:38 / Fri May 15 01:34:32 2015
GPGPU-Sim uArch: cycles simulated: 897000  inst.: 4568923 (ipc= 5.1) sim_rate=9954 (inst/sec) elapsed = 0:0:07:39 / Fri May 15 01:34:33 2015
GPGPU-Sim uArch: cycles simulated: 899000  inst.: 4575537 (ipc= 5.1) sim_rate=9946 (inst/sec) elapsed = 0:0:07:40 / Fri May 15 01:34:34 2015
GPGPU-Sim uArch: cycles simulated: 901500  inst.: 4583372 (ipc= 5.1) sim_rate=9942 (inst/sec) elapsed = 0:0:07:41 / Fri May 15 01:34:35 2015
GPGPU-Sim uArch: cycles simulated: 903500  inst.: 4589673 (ipc= 5.1) sim_rate=9934 (inst/sec) elapsed = 0:0:07:42 / Fri May 15 01:34:36 2015
GPGPU-Sim uArch: cycles simulated: 905500  inst.: 4596152 (ipc= 5.1) sim_rate=9926 (inst/sec) elapsed = 0:0:07:43 / Fri May 15 01:34:37 2015
GPGPU-Sim uArch: cycles simulated: 908000  inst.: 4603781 (ipc= 5.1) sim_rate=9921 (inst/sec) elapsed = 0:0:07:44 / Fri May 15 01:34:38 2015
GPGPU-Sim uArch: cycles simulated: 910000  inst.: 4609962 (ipc= 5.1) sim_rate=9913 (inst/sec) elapsed = 0:0:07:45 / Fri May 15 01:34:39 2015
GPGPU-Sim uArch: cycles simulated: 912000  inst.: 4615969 (ipc= 5.1) sim_rate=9905 (inst/sec) elapsed = 0:0:07:46 / Fri May 15 01:34:40 2015
GPGPU-Sim uArch: cycles simulated: 914000  inst.: 4622354 (ipc= 5.1) sim_rate=9897 (inst/sec) elapsed = 0:0:07:47 / Fri May 15 01:34:41 2015
GPGPU-Sim uArch: cycles simulated: 916500  inst.: 4630075 (ipc= 5.1) sim_rate=9893 (inst/sec) elapsed = 0:0:07:48 / Fri May 15 01:34:42 2015
GPGPU-Sim uArch: cycles simulated: 918500  inst.: 4636596 (ipc= 5.0) sim_rate=9886 (inst/sec) elapsed = 0:0:07:49 / Fri May 15 01:34:43 2015
GPGPU-Sim uArch: cycles simulated: 920500  inst.: 4642705 (ipc= 5.0) sim_rate=9878 (inst/sec) elapsed = 0:0:07:50 / Fri May 15 01:34:44 2015
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 922500  inst.: 4648921 (ipc= 5.0) sim_rate=9870 (inst/sec) elapsed = 0:0:07:51 / Fri May 15 01:34:45 2015
GPGPU-Sim uArch: cycles simulated: 925000  inst.: 4656441 (ipc= 5.0) sim_rate=9865 (inst/sec) elapsed = 0:0:07:52 / Fri May 15 01:34:46 2015
GPGPU-Sim uArch: cycles simulated: 927000  inst.: 4662511 (ipc= 5.0) sim_rate=9857 (inst/sec) elapsed = 0:0:07:53 / Fri May 15 01:34:47 2015
GPGPU-Sim uArch: cycles simulated: 929000  inst.: 4668698 (ipc= 5.0) sim_rate=9849 (inst/sec) elapsed = 0:0:07:54 / Fri May 15 01:34:48 2015
GPGPU-Sim uArch: cycles simulated: 930500  inst.: 4673182 (ipc= 5.0) sim_rate=9838 (inst/sec) elapsed = 0:0:07:55 / Fri May 15 01:34:49 2015
GPGPU-Sim uArch: cycles simulated: 932500  inst.: 4679380 (ipc= 5.0) sim_rate=9830 (inst/sec) elapsed = 0:0:07:56 / Fri May 15 01:34:50 2015
GPGPU-Sim uArch: cycles simulated: 935000  inst.: 4686623 (ipc= 5.0) sim_rate=9825 (inst/sec) elapsed = 0:0:07:57 / Fri May 15 01:34:51 2015
GPGPU-Sim uArch: cycles simulated: 937000  inst.: 4692876 (ipc= 5.0) sim_rate=9817 (inst/sec) elapsed = 0:0:07:58 / Fri May 15 01:34:52 2015
GPGPU-Sim uArch: cycles simulated: 939000  inst.: 4698800 (ipc= 5.0) sim_rate=9809 (inst/sec) elapsed = 0:0:07:59 / Fri May 15 01:34:53 2015
GPGPU-Sim uArch: cycles simulated: 941000  inst.: 4704862 (ipc= 5.0) sim_rate=9801 (inst/sec) elapsed = 0:0:08:00 / Fri May 15 01:34:54 2015
GPGPU-Sim uArch: cycles simulated: 943500  inst.: 4712277 (ipc= 5.0) sim_rate=9796 (inst/sec) elapsed = 0:0:08:01 / Fri May 15 01:34:55 2015
GPGPU-Sim uArch: cycles simulated: 945500  inst.: 4718240 (ipc= 5.0) sim_rate=9788 (inst/sec) elapsed = 0:0:08:02 / Fri May 15 01:34:56 2015
GPGPU-Sim uArch: cycles simulated: 947500  inst.: 4724481 (ipc= 5.0) sim_rate=9781 (inst/sec) elapsed = 0:0:08:03 / Fri May 15 01:34:57 2015
GPGPU-Sim uArch: cycles simulated: 949500  inst.: 4730523 (ipc= 5.0) sim_rate=9773 (inst/sec) elapsed = 0:0:08:04 / Fri May 15 01:34:58 2015
GPGPU-Sim uArch: cycles simulated: 952000  inst.: 4737877 (ipc= 5.0) sim_rate=9768 (inst/sec) elapsed = 0:0:08:05 / Fri May 15 01:34:59 2015
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 954000  inst.: 4744104 (ipc= 5.0) sim_rate=9761 (inst/sec) elapsed = 0:0:08:06 / Fri May 15 01:35:00 2015
GPGPU-Sim uArch: cycles simulated: 956000  inst.: 4750169 (ipc= 5.0) sim_rate=9753 (inst/sec) elapsed = 0:0:08:07 / Fri May 15 01:35:01 2015
GPGPU-Sim uArch: cycles simulated: 958000  inst.: 4755944 (ipc= 5.0) sim_rate=9745 (inst/sec) elapsed = 0:0:08:08 / Fri May 15 01:35:02 2015
GPGPU-Sim uArch: cycles simulated: 960000  inst.: 4762155 (ipc= 5.0) sim_rate=9738 (inst/sec) elapsed = 0:0:08:09 / Fri May 15 01:35:03 2015
GPGPU-Sim uArch: cycles simulated: 962500  inst.: 4769093 (ipc= 5.0) sim_rate=9732 (inst/sec) elapsed = 0:0:08:10 / Fri May 15 01:35:04 2015
GPGPU-Sim uArch: cycles simulated: 964500  inst.: 4775391 (ipc= 5.0) sim_rate=9725 (inst/sec) elapsed = 0:0:08:11 / Fri May 15 01:35:05 2015
GPGPU-Sim uArch: cycles simulated: 966500  inst.: 4781247 (ipc= 4.9) sim_rate=9717 (inst/sec) elapsed = 0:0:08:12 / Fri May 15 01:35:06 2015
GPGPU-Sim uArch: cycles simulated: 968500  inst.: 4786865 (ipc= 4.9) sim_rate=9709 (inst/sec) elapsed = 0:0:08:13 / Fri May 15 01:35:07 2015
GPGPU-Sim uArch: cycles simulated: 971000  inst.: 4794211 (ipc= 4.9) sim_rate=9704 (inst/sec) elapsed = 0:0:08:14 / Fri May 15 01:35:08 2015
GPGPU-Sim uArch: cycles simulated: 973000  inst.: 4800020 (ipc= 4.9) sim_rate=9697 (inst/sec) elapsed = 0:0:08:15 / Fri May 15 01:35:09 2015
GPGPU-Sim uArch: cycles simulated: 975000  inst.: 4806070 (ipc= 4.9) sim_rate=9689 (inst/sec) elapsed = 0:0:08:16 / Fri May 15 01:35:10 2015
GPGPU-Sim uArch: cycles simulated: 977500  inst.: 4813222 (ipc= 4.9) sim_rate=9684 (inst/sec) elapsed = 0:0:08:17 / Fri May 15 01:35:11 2015
GPGPU-Sim uArch: cycles simulated: 979500  inst.: 4819051 (ipc= 4.9) sim_rate=9676 (inst/sec) elapsed = 0:0:08:18 / Fri May 15 01:35:12 2015
GPGPU-Sim uArch: cycles simulated: 981500  inst.: 4824706 (ipc= 4.9) sim_rate=9668 (inst/sec) elapsed = 0:0:08:19 / Fri May 15 01:35:13 2015
GPGPU-Sim uArch: cycles simulated: 983500  inst.: 4830753 (ipc= 4.9) sim_rate=9661 (inst/sec) elapsed = 0:0:08:20 / Fri May 15 01:35:14 2015
GPGPU-Sim uArch: cycles simulated: 985500  inst.: 4836769 (ipc= 4.9) sim_rate=9654 (inst/sec) elapsed = 0:0:08:21 / Fri May 15 01:35:15 2015
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 988000  inst.: 4844143 (ipc= 4.9) sim_rate=9649 (inst/sec) elapsed = 0:0:08:22 / Fri May 15 01:35:16 2015
GPGPU-Sim uArch: cycles simulated: 990000  inst.: 4849694 (ipc= 4.9) sim_rate=9641 (inst/sec) elapsed = 0:0:08:23 / Fri May 15 01:35:17 2015
GPGPU-Sim uArch: cycles simulated: 992000  inst.: 4854992 (ipc= 4.9) sim_rate=9632 (inst/sec) elapsed = 0:0:08:24 / Fri May 15 01:35:18 2015
GPGPU-Sim uArch: cycles simulated: 994000  inst.: 4860406 (ipc= 4.9) sim_rate=9624 (inst/sec) elapsed = 0:0:08:25 / Fri May 15 01:35:19 2015
GPGPU-Sim uArch: cycles simulated: 996500  inst.: 4867096 (ipc= 4.9) sim_rate=9618 (inst/sec) elapsed = 0:0:08:26 / Fri May 15 01:35:20 2015
GPGPU-Sim uArch: cycles simulated: 998500  inst.: 4872591 (ipc= 4.9) sim_rate=9610 (inst/sec) elapsed = 0:0:08:27 / Fri May 15 01:35:21 2015
GPGPU-Sim uArch: cycles simulated: 1000500  inst.: 4877630 (ipc= 4.9) sim_rate=9601 (inst/sec) elapsed = 0:0:08:28 / Fri May 15 01:35:22 2015
GPGPU-Sim uArch: cycles simulated: 1002500  inst.: 4882955 (ipc= 4.9) sim_rate=9593 (inst/sec) elapsed = 0:0:08:29 / Fri May 15 01:35:23 2015
GPGPU-Sim uArch: cycles simulated: 1005000  inst.: 4889241 (ipc= 4.9) sim_rate=9586 (inst/sec) elapsed = 0:0:08:30 / Fri May 15 01:35:24 2015
GPGPU-Sim uArch: cycles simulated: 1007000  inst.: 4894408 (ipc= 4.9) sim_rate=9578 (inst/sec) elapsed = 0:0:08:31 / Fri May 15 01:35:25 2015
GPGPU-Sim uArch: cycles simulated: 1009000  inst.: 4899623 (ipc= 4.9) sim_rate=9569 (inst/sec) elapsed = 0:0:08:32 / Fri May 15 01:35:26 2015
GPGPU-Sim uArch: cycles simulated: 1011000  inst.: 4904542 (ipc= 4.9) sim_rate=9560 (inst/sec) elapsed = 0:0:08:33 / Fri May 15 01:35:27 2015
GPGPU-Sim uArch: cycles simulated: 1013500  inst.: 4910748 (ipc= 4.8) sim_rate=9553 (inst/sec) elapsed = 0:0:08:34 / Fri May 15 01:35:28 2015
GPGPU-Sim uArch: cycles simulated: 1015500  inst.: 4915631 (ipc= 4.8) sim_rate=9544 (inst/sec) elapsed = 0:0:08:35 / Fri May 15 01:35:29 2015
GPGPU-Sim uArch: cycles simulated: 1017500  inst.: 4920708 (ipc= 4.8) sim_rate=9536 (inst/sec) elapsed = 0:0:08:36 / Fri May 15 01:35:30 2015
GPGPU-Sim uArch: cycles simulated: 1019500  inst.: 4925775 (ipc= 4.8) sim_rate=9527 (inst/sec) elapsed = 0:0:08:37 / Fri May 15 01:35:31 2015
GPGPU-Sim uArch: cycles simulated: 1022000  inst.: 4931701 (ipc= 4.8) sim_rate=9520 (inst/sec) elapsed = 0:0:08:38 / Fri May 15 01:35:32 2015
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1024000  inst.: 4936389 (ipc= 4.8) sim_rate=9511 (inst/sec) elapsed = 0:0:08:39 / Fri May 15 01:35:33 2015
GPGPU-Sim uArch: cycles simulated: 1026000  inst.: 4941201 (ipc= 4.8) sim_rate=9502 (inst/sec) elapsed = 0:0:08:40 / Fri May 15 01:35:34 2015
GPGPU-Sim uArch: cycles simulated: 1028500  inst.: 4947040 (ipc= 4.8) sim_rate=9495 (inst/sec) elapsed = 0:0:08:41 / Fri May 15 01:35:35 2015
GPGPU-Sim uArch: cycles simulated: 1030500  inst.: 4952005 (ipc= 4.8) sim_rate=9486 (inst/sec) elapsed = 0:0:08:42 / Fri May 15 01:35:36 2015
GPGPU-Sim uArch: cycles simulated: 1032500  inst.: 4956353 (ipc= 4.8) sim_rate=9476 (inst/sec) elapsed = 0:0:08:43 / Fri May 15 01:35:37 2015
GPGPU-Sim uArch: cycles simulated: 1035000  inst.: 4962114 (ipc= 4.8) sim_rate=9469 (inst/sec) elapsed = 0:0:08:44 / Fri May 15 01:35:38 2015
GPGPU-Sim uArch: cycles simulated: 1037000  inst.: 4966885 (ipc= 4.8) sim_rate=9460 (inst/sec) elapsed = 0:0:08:45 / Fri May 15 01:35:39 2015
GPGPU-Sim uArch: cycles simulated: 1039000  inst.: 4971365 (ipc= 4.8) sim_rate=9451 (inst/sec) elapsed = 0:0:08:46 / Fri May 15 01:35:40 2015
GPGPU-Sim uArch: cycles simulated: 1041000  inst.: 4975727 (ipc= 4.8) sim_rate=9441 (inst/sec) elapsed = 0:0:08:47 / Fri May 15 01:35:41 2015
GPGPU-Sim uArch: cycles simulated: 1043500  inst.: 4981327 (ipc= 4.8) sim_rate=9434 (inst/sec) elapsed = 0:0:08:48 / Fri May 15 01:35:42 2015
GPGPU-Sim uArch: cycles simulated: 1045500  inst.: 4985994 (ipc= 4.8) sim_rate=9425 (inst/sec) elapsed = 0:0:08:49 / Fri May 15 01:35:43 2015
GPGPU-Sim uArch: cycles simulated: 1047500  inst.: 4990474 (ipc= 4.8) sim_rate=9415 (inst/sec) elapsed = 0:0:08:50 / Fri May 15 01:35:44 2015
GPGPU-Sim uArch: cycles simulated: 1050000  inst.: 4996132 (ipc= 4.8) sim_rate=9408 (inst/sec) elapsed = 0:0:08:51 / Fri May 15 01:35:45 2015
GPGPU-Sim uArch: cycles simulated: 1052000  inst.: 5000490 (ipc= 4.8) sim_rate=9399 (inst/sec) elapsed = 0:0:08:52 / Fri May 15 01:35:46 2015
GPGPU-Sim uArch: cycles simulated: 1054000  inst.: 5004967 (ipc= 4.7) sim_rate=9390 (inst/sec) elapsed = 0:0:08:53 / Fri May 15 01:35:47 2015
GPGPU-Sim uArch: cycles simulated: 1056500  inst.: 5010105 (ipc= 4.7) sim_rate=9382 (inst/sec) elapsed = 0:0:08:54 / Fri May 15 01:35:48 2015
GPGPU-Sim uArch: cycles simulated: 1058500  inst.: 5014468 (ipc= 4.7) sim_rate=9372 (inst/sec) elapsed = 0:0:08:55 / Fri May 15 01:35:49 2015
GPGPU-Sim uArch: cycles simulated: 1060500  inst.: 5018463 (ipc= 4.7) sim_rate=9362 (inst/sec) elapsed = 0:0:08:56 / Fri May 15 01:35:50 2015
GPGPU-Sim uArch: cycles simulated: 1062500  inst.: 5022204 (ipc= 4.7) sim_rate=9352 (inst/sec) elapsed = 0:0:08:57 / Fri May 15 01:35:51 2015
GPGPU-Sim uArch: cycles simulated: 1064500  inst.: 5025736 (ipc= 4.7) sim_rate=9341 (inst/sec) elapsed = 0:0:08:58 / Fri May 15 01:35:52 2015
GPGPU-Sim uArch: cycles simulated: 1067000  inst.: 5030017 (ipc= 4.7) sim_rate=9332 (inst/sec) elapsed = 0:0:08:59 / Fri May 15 01:35:53 2015
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 1069000  inst.: 5033306 (ipc= 4.7) sim_rate=9320 (inst/sec) elapsed = 0:0:09:00 / Fri May 15 01:35:54 2015
GPGPU-Sim uArch: cycles simulated: 1071000  inst.: 5036778 (ipc= 4.7) sim_rate=9310 (inst/sec) elapsed = 0:0:09:01 / Fri May 15 01:35:55 2015
GPGPU-Sim uArch: cycles simulated: 1073500  inst.: 5041493 (ipc= 4.7) sim_rate=9301 (inst/sec) elapsed = 0:0:09:02 / Fri May 15 01:35:56 2015
GPGPU-Sim uArch: cycles simulated: 1075500  inst.: 5044692 (ipc= 4.7) sim_rate=9290 (inst/sec) elapsed = 0:0:09:03 / Fri May 15 01:35:57 2015
GPGPU-Sim uArch: cycles simulated: 1077500  inst.: 5047750 (ipc= 4.7) sim_rate=9278 (inst/sec) elapsed = 0:0:09:04 / Fri May 15 01:35:58 2015
GPGPU-Sim uArch: cycles simulated: 1080000  inst.: 5051810 (ipc= 4.7) sim_rate=9269 (inst/sec) elapsed = 0:0:09:05 / Fri May 15 01:35:59 2015
GPGPU-Sim uArch: cycles simulated: 1082000  inst.: 5054944 (ipc= 4.7) sim_rate=9258 (inst/sec) elapsed = 0:0:09:06 / Fri May 15 01:36:00 2015
GPGPU-Sim uArch: cycles simulated: 1084000  inst.: 5057934 (ipc= 4.7) sim_rate=9246 (inst/sec) elapsed = 0:0:09:07 / Fri May 15 01:36:01 2015
GPGPU-Sim uArch: cycles simulated: 1086500  inst.: 5061872 (ipc= 4.7) sim_rate=9236 (inst/sec) elapsed = 0:0:09:08 / Fri May 15 01:36:02 2015
GPGPU-Sim uArch: cycles simulated: 1088500  inst.: 5064760 (ipc= 4.7) sim_rate=9225 (inst/sec) elapsed = 0:0:09:09 / Fri May 15 01:36:03 2015
GPGPU-Sim uArch: cycles simulated: 1090500  inst.: 5068044 (ipc= 4.6) sim_rate=9214 (inst/sec) elapsed = 0:0:09:10 / Fri May 15 01:36:04 2015
GPGPU-Sim uArch: cycles simulated: 1093000  inst.: 5071627 (ipc= 4.6) sim_rate=9204 (inst/sec) elapsed = 0:0:09:11 / Fri May 15 01:36:05 2015
GPGPU-Sim uArch: cycles simulated: 1095000  inst.: 5074899 (ipc= 4.6) sim_rate=9193 (inst/sec) elapsed = 0:0:09:12 / Fri May 15 01:36:06 2015
GPGPU-Sim uArch: cycles simulated: 1097000  inst.: 5078016 (ipc= 4.6) sim_rate=9182 (inst/sec) elapsed = 0:0:09:13 / Fri May 15 01:36:07 2015
GPGPU-Sim uArch: cycles simulated: 1099500  inst.: 5081954 (ipc= 4.6) sim_rate=9173 (inst/sec) elapsed = 0:0:09:14 / Fri May 15 01:36:08 2015
GPGPU-Sim uArch: cycles simulated: 1101500  inst.: 5084841 (ipc= 4.6) sim_rate=9161 (inst/sec) elapsed = 0:0:09:15 / Fri May 15 01:36:09 2015
GPGPU-Sim uArch: cycles simulated: 1104000  inst.: 5088464 (ipc= 4.6) sim_rate=9151 (inst/sec) elapsed = 0:0:09:16 / Fri May 15 01:36:10 2015
GPGPU-Sim uArch: cycles simulated: 1106000  inst.: 5091336 (ipc= 4.6) sim_rate=9140 (inst/sec) elapsed = 0:0:09:17 / Fri May 15 01:36:11 2015
GPGPU-Sim uArch: cycles simulated: 1108000  inst.: 5093761 (ipc= 4.6) sim_rate=9128 (inst/sec) elapsed = 0:0:09:18 / Fri May 15 01:36:12 2015
GPGPU-Sim uArch: cycles simulated: 1110500  inst.: 5097145 (ipc= 4.6) sim_rate=9118 (inst/sec) elapsed = 0:0:09:19 / Fri May 15 01:36:13 2015
GPGPU-Sim uArch: cycles simulated: 1112500  inst.: 5099817 (ipc= 4.6) sim_rate=9106 (inst/sec) elapsed = 0:0:09:20 / Fri May 15 01:36:14 2015
GPGPU-Sim uArch: cycles simulated: 1114500  inst.: 5102235 (ipc= 4.6) sim_rate=9094 (inst/sec) elapsed = 0:0:09:21 / Fri May 15 01:36:15 2015
GPGPU-Sim uArch: cycles simulated: 1117000  inst.: 5105513 (ipc= 4.6) sim_rate=9084 (inst/sec) elapsed = 0:0:09:22 / Fri May 15 01:36:16 2015
GPGPU-Sim uArch: cycles simulated: 1119000  inst.: 5107982 (ipc= 4.6) sim_rate=9072 (inst/sec) elapsed = 0:0:09:23 / Fri May 15 01:36:17 2015
GPGPU-Sim uArch: cycles simulated: 1121500  inst.: 5111236 (ipc= 4.6) sim_rate=9062 (inst/sec) elapsed = 0:0:09:24 / Fri May 15 01:36:18 2015
GPGPU-Sim uArch: cycles simulated: 1123500  inst.: 5113802 (ipc= 4.6) sim_rate=9050 (inst/sec) elapsed = 0:0:09:25 / Fri May 15 01:36:19 2015
GPGPU-Sim uArch: cycles simulated: 1125500  inst.: 5116515 (ipc= 4.5) sim_rate=9039 (inst/sec) elapsed = 0:0:09:26 / Fri May 15 01:36:20 2015
GPGPU-Sim uArch: cycles simulated: 1128000  inst.: 5119332 (ipc= 4.5) sim_rate=9028 (inst/sec) elapsed = 0:0:09:27 / Fri May 15 01:36:21 2015
GPGPU-Sim uArch: cycles simulated: 1130000  inst.: 5121702 (ipc= 4.5) sim_rate=9017 (inst/sec) elapsed = 0:0:09:28 / Fri May 15 01:36:22 2015
GPGPU-Sim uArch: cycles simulated: 1132000  inst.: 5124124 (ipc= 4.5) sim_rate=9005 (inst/sec) elapsed = 0:0:09:29 / Fri May 15 01:36:23 2015
GPGPU-Sim uArch: cycles simulated: 1134500  inst.: 5127101 (ipc= 4.5) sim_rate=8994 (inst/sec) elapsed = 0:0:09:30 / Fri May 15 01:36:24 2015
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 1136500  inst.: 5129467 (ipc= 4.5) sim_rate=8983 (inst/sec) elapsed = 0:0:09:31 / Fri May 15 01:36:25 2015
GPGPU-Sim uArch: cycles simulated: 1138500  inst.: 5131811 (ipc= 4.5) sim_rate=8971 (inst/sec) elapsed = 0:0:09:32 / Fri May 15 01:36:26 2015
GPGPU-Sim uArch: cycles simulated: 1141000  inst.: 5134775 (ipc= 4.5) sim_rate=8961 (inst/sec) elapsed = 0:0:09:33 / Fri May 15 01:36:27 2015
GPGPU-Sim uArch: cycles simulated: 1143000  inst.: 5136853 (ipc= 4.5) sim_rate=8949 (inst/sec) elapsed = 0:0:09:34 / Fri May 15 01:36:28 2015
GPGPU-Sim uArch: cycles simulated: 1145500  inst.: 5139753 (ipc= 4.5) sim_rate=8938 (inst/sec) elapsed = 0:0:09:35 / Fri May 15 01:36:29 2015
GPGPU-Sim uArch: cycles simulated: 1147500  inst.: 5141949 (ipc= 4.5) sim_rate=8926 (inst/sec) elapsed = 0:0:09:36 / Fri May 15 01:36:30 2015
GPGPU-Sim uArch: cycles simulated: 1149500  inst.: 5144104 (ipc= 4.5) sim_rate=8915 (inst/sec) elapsed = 0:0:09:37 / Fri May 15 01:36:31 2015
GPGPU-Sim uArch: cycles simulated: 1152000  inst.: 5147047 (ipc= 4.5) sim_rate=8904 (inst/sec) elapsed = 0:0:09:38 / Fri May 15 01:36:32 2015
GPGPU-Sim uArch: cycles simulated: 1154000  inst.: 5149247 (ipc= 4.5) sim_rate=8893 (inst/sec) elapsed = 0:0:09:39 / Fri May 15 01:36:33 2015
GPGPU-Sim uArch: cycles simulated: 1156000  inst.: 5151271 (ipc= 4.5) sim_rate=8881 (inst/sec) elapsed = 0:0:09:40 / Fri May 15 01:36:34 2015
GPGPU-Sim uArch: cycles simulated: 1158500  inst.: 5153830 (ipc= 4.4) sim_rate=8870 (inst/sec) elapsed = 0:0:09:41 / Fri May 15 01:36:35 2015
GPGPU-Sim uArch: cycles simulated: 1160500  inst.: 5155625 (ipc= 4.4) sim_rate=8858 (inst/sec) elapsed = 0:0:09:42 / Fri May 15 01:36:36 2015
GPGPU-Sim uArch: cycles simulated: 1162500  inst.: 5157598 (ipc= 4.4) sim_rate=8846 (inst/sec) elapsed = 0:0:09:43 / Fri May 15 01:36:37 2015
GPGPU-Sim uArch: cycles simulated: 1165000  inst.: 5159900 (ipc= 4.4) sim_rate=8835 (inst/sec) elapsed = 0:0:09:44 / Fri May 15 01:36:38 2015
GPGPU-Sim uArch: cycles simulated: 1167000  inst.: 5161668 (ipc= 4.4) sim_rate=8823 (inst/sec) elapsed = 0:0:09:45 / Fri May 15 01:36:39 2015
GPGPU-Sim uArch: cycles simulated: 1169500  inst.: 5163908 (ipc= 4.4) sim_rate=8812 (inst/sec) elapsed = 0:0:09:46 / Fri May 15 01:36:40 2015
GPGPU-Sim uArch: cycles simulated: 1171500  inst.: 5165742 (ipc= 4.4) sim_rate=8800 (inst/sec) elapsed = 0:0:09:47 / Fri May 15 01:36:41 2015
GPGPU-Sim uArch: cycles simulated: 1173500  inst.: 5167488 (ipc= 4.4) sim_rate=8788 (inst/sec) elapsed = 0:0:09:48 / Fri May 15 01:36:42 2015
GPGPU-Sim uArch: cycles simulated: 1176000  inst.: 5169597 (ipc= 4.4) sim_rate=8776 (inst/sec) elapsed = 0:0:09:49 / Fri May 15 01:36:43 2015
GPGPU-Sim uArch: cycles simulated: 1178000  inst.: 5171187 (ipc= 4.4) sim_rate=8764 (inst/sec) elapsed = 0:0:09:50 / Fri May 15 01:36:44 2015
GPGPU-Sim uArch: cycles simulated: 1180500  inst.: 5173295 (ipc= 4.4) sim_rate=8753 (inst/sec) elapsed = 0:0:09:51 / Fri May 15 01:36:45 2015
GPGPU-Sim uArch: cycles simulated: 1182500  inst.: 5175062 (ipc= 4.4) sim_rate=8741 (inst/sec) elapsed = 0:0:09:52 / Fri May 15 01:36:46 2015
GPGPU-Sim uArch: cycles simulated: 1184500  inst.: 5176669 (ipc= 4.4) sim_rate=8729 (inst/sec) elapsed = 0:0:09:53 / Fri May 15 01:36:47 2015
GPGPU-Sim uArch: cycles simulated: 1187000  inst.: 5178714 (ipc= 4.4) sim_rate=8718 (inst/sec) elapsed = 0:0:09:54 / Fri May 15 01:36:48 2015
GPGPU-Sim uArch: cycles simulated: 1189000  inst.: 5180274 (ipc= 4.4) sim_rate=8706 (inst/sec) elapsed = 0:0:09:55 / Fri May 15 01:36:49 2015
GPGPU-Sim uArch: cycles simulated: 1191000  inst.: 5181789 (ipc= 4.4) sim_rate=8694 (inst/sec) elapsed = 0:0:09:56 / Fri May 15 01:36:50 2015
GPGPU-Sim uArch: cycles simulated: 1193500  inst.: 5183720 (ipc= 4.3) sim_rate=8682 (inst/sec) elapsed = 0:0:09:57 / Fri May 15 01:36:51 2015
GPGPU-Sim uArch: cycles simulated: 1195500  inst.: 5185303 (ipc= 4.3) sim_rate=8671 (inst/sec) elapsed = 0:0:09:58 / Fri May 15 01:36:52 2015
GPGPU-Sim uArch: cycles simulated: 1197500  inst.: 5186726 (ipc= 4.3) sim_rate=8658 (inst/sec) elapsed = 0:0:09:59 / Fri May 15 01:36:53 2015
GPGPU-Sim uArch: cycles simulated: 1200000  inst.: 5188574 (ipc= 4.3) sim_rate=8647 (inst/sec) elapsed = 0:0:10:00 / Fri May 15 01:36:54 2015
GPGPU-Sim uArch: cycles simulated: 1202000  inst.: 5190042 (ipc= 4.3) sim_rate=8635 (inst/sec) elapsed = 0:0:10:01 / Fri May 15 01:36:55 2015
GPGPU-Sim uArch: cycles simulated: 1204500  inst.: 5191912 (ipc= 4.3) sim_rate=8624 (inst/sec) elapsed = 0:0:10:02 / Fri May 15 01:36:56 2015
GPGPU-Sim uArch: cycles simulated: 1206500  inst.: 5193372 (ipc= 4.3) sim_rate=8612 (inst/sec) elapsed = 0:0:10:03 / Fri May 15 01:36:57 2015
GPGPU-Sim uArch: cycles simulated: 1208500  inst.: 5194833 (ipc= 4.3) sim_rate=8600 (inst/sec) elapsed = 0:0:10:04 / Fri May 15 01:36:58 2015
GPGPU-Sim uArch: cycles simulated: 1211000  inst.: 5196832 (ipc= 4.3) sim_rate=8589 (inst/sec) elapsed = 0:0:10:05 / Fri May 15 01:36:59 2015
GPGPU-Sim uArch: cycles simulated: 1213000  inst.: 5198297 (ipc= 4.3) sim_rate=8578 (inst/sec) elapsed = 0:0:10:06 / Fri May 15 01:37:00 2015
GPGPU-Sim uArch: cycles simulated: 1215500  inst.: 5199786 (ipc= 4.3) sim_rate=8566 (inst/sec) elapsed = 0:0:10:07 / Fri May 15 01:37:01 2015
GPGPU-Sim uArch: cycles simulated: 1217500  inst.: 5200952 (ipc= 4.3) sim_rate=8554 (inst/sec) elapsed = 0:0:10:08 / Fri May 15 01:37:02 2015
GPGPU-Sim uArch: cycles simulated: 1219500  inst.: 5201925 (ipc= 4.3) sim_rate=8541 (inst/sec) elapsed = 0:0:10:09 / Fri May 15 01:37:03 2015
GPGPU-Sim uArch: cycles simulated: 1222000  inst.: 5202894 (ipc= 4.3) sim_rate=8529 (inst/sec) elapsed = 0:0:10:10 / Fri May 15 01:37:04 2015
GPGPU-Sim uArch: cycles simulated: 1224000  inst.: 5203686 (ipc= 4.3) sim_rate=8516 (inst/sec) elapsed = 0:0:10:11 / Fri May 15 01:37:05 2015
GPGPU-Sim uArch: cycles simulated: 1226000  inst.: 5204498 (ipc= 4.2) sim_rate=8504 (inst/sec) elapsed = 0:0:10:12 / Fri May 15 01:37:06 2015
GPGPU-Sim uArch: cycles simulated: 1228500  inst.: 5205409 (ipc= 4.2) sim_rate=8491 (inst/sec) elapsed = 0:0:10:13 / Fri May 15 01:37:07 2015
GPGPU-Sim uArch: cycles simulated: 1230500  inst.: 5206136 (ipc= 4.2) sim_rate=8479 (inst/sec) elapsed = 0:0:10:14 / Fri May 15 01:37:08 2015
GPGPU-Sim uArch: cycles simulated: 1232500  inst.: 5206786 (ipc= 4.2) sim_rate=8466 (inst/sec) elapsed = 0:0:10:15 / Fri May 15 01:37:09 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1234723,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' finished on shader 1.
kernel_name = _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 1234724
gpu_sim_insn = 5210456
gpu_ipc =       4.2199
gpu_tot_sim_cycle = 1234724
gpu_tot_sim_insn = 5210456
gpu_tot_ipc =       4.2199
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1010
gpu_stall_icnt2sh    = 399
gpu_total_sim_rate=8472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 254591
	L1I_total_cache_misses = 807
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 15, Miss = 15, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 262
	L1D_total_cache_misses = 262
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9554
	L1C_total_cache_misses = 135
	L1C_total_cache_miss_rate = 0.0141
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9419
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 253784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 807
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 
distro:
474, 270, 270, 474, 270, 270, 474, 270, 270, 
gpgpu_n_tot_thrd_icount = 14181952
gpgpu_n_tot_w_icount = 443186
gpgpu_n_stall_shd_mem = 75007
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 123
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 842382
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 100483
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 75007
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1	W0_Idle:43718	W0_Scoreboard:830807	W1:33712	W2:18313	W3:27272	W4:37544	W5:37433	W6:26672	W7:14021	W8:8819	W9:40299	W10:6147	W11:7205	W12:10051	W13:11265	W14:14310	W15:15910	W16:16545	W17:13601	W18:11656	W19:10144	W20:5919	W21:3097	W22:2843	W23:1751	W24:1088	W25:352	W26:883	W27:60	W28:420	W29:320	W30:260	W31:4540	W32:60734
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48 {8:6,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 760 {8:95,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 816 {136:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 12920 {136:95,}
maxmrqlatency = 30 
maxdqlatency = 0 
maxmflatency = 363 
averagemflatency = 202 
max_icnt2mem_latency = 85 
max_icnt2sh_latency = 1234723 
mrq_lat_table:36 	0 	7 	8 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	207 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	257 	72 	39 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7 	14 	0 	0 	0 	0 	0 	0 	132 	123 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       309         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1732         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2422      2453         0         0         0      1157         0         0         0      1449         0         0         0      1738         0         0 
dram[3]:       826      3229         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1485      3957         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2154      5282         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000 10.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[3]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 57/15 = 3.800000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         2         0         0         0         2         0         0         0         2         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 26
min_bank_accesses = 0!
chip skew: 10/2 = 5.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 31
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0      1454    none      none      none         272    none      none      none         264    none      none      none         269    none      none  
dram[3]:          0      1310    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0      1178    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0      1232    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       363         0         0         0       277         0         0         0       268         0         0         0       269         0         0
dram[3]:          0       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0       276         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       282         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629835 n_nop=1629824 n_act=3 n_pre=2 n_req=3 n_rd=6 n_write=0 bw_util=7.363e-06
n_activity=144 dram_eff=0.08333
bk0: 6a 1629763i bk1: 0a 1629833i bk2: 0a 1629835i bk3: 0a 1629835i bk4: 0a 1629835i bk5: 0a 1629835i bk6: 0a 1629835i bk7: 0a 1629835i bk8: 0a 1629835i bk9: 0a 1629835i bk10: 0a 1629835i bk11: 0a 1629835i bk12: 0a 1629835i bk13: 0a 1629835i bk14: 0a 1629835i bk15: 0a 1629835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629835 n_nop=1629830 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=4.908e-06
n_activity=55 dram_eff=0.1455
bk0: 4a 1629815i bk1: 0a 1629835i bk2: 0a 1629835i bk3: 0a 1629835i bk4: 0a 1629835i bk5: 0a 1629835i bk6: 0a 1629835i bk7: 0a 1629835i bk8: 0a 1629835i bk9: 0a 1629835i bk10: 0a 1629835i bk11: 0a 1629835i bk12: 0a 1629835i bk13: 0a 1629835i bk14: 0a 1629835i bk15: 0a 1629835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629835 n_nop=1629802 n_act=5 n_pre=0 n_req=18 n_rd=20 n_write=8 bw_util=3.436e-05
n_activity=272 dram_eff=0.2059
bk0: 4a 1629815i bk1: 4a 1629766i bk2: 0a 1629836i bk3: 0a 1629836i bk4: 0a 1629836i bk5: 4a 1629813i bk6: 0a 1629834i bk7: 0a 1629834i bk8: 0a 1629835i bk9: 4a 1629813i bk10: 0a 1629833i bk11: 0a 1629834i bk12: 0a 1629836i bk13: 4a 1629813i bk14: 0a 1629834i bk15: 0a 1629834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=9.8783e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629835 n_nop=1629817 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=1.963e-05
n_activity=157 dram_eff=0.2038
bk0: 4a 1629815i bk1: 4a 1629777i bk2: 0a 1629834i bk3: 0a 1629835i bk4: 0a 1629835i bk5: 0a 1629835i bk6: 0a 1629835i bk7: 0a 1629835i bk8: 0a 1629835i bk9: 0a 1629835i bk10: 0a 1629835i bk11: 0a 1629835i bk12: 0a 1629835i bk13: 0a 1629835i bk14: 0a 1629835i bk15: 0a 1629835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=3.0678e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629835 n_nop=1629817 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=1.963e-05
n_activity=164 dram_eff=0.1951
bk0: 4a 1629815i bk1: 4a 1629777i bk2: 0a 1629834i bk3: 0a 1629835i bk4: 0a 1629835i bk5: 0a 1629835i bk6: 0a 1629835i bk7: 0a 1629835i bk8: 0a 1629835i bk9: 0a 1629835i bk10: 0a 1629835i bk11: 0a 1629835i bk12: 0a 1629835i bk13: 0a 1629835i bk14: 0a 1629835i bk15: 0a 1629835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=3.00644e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629835 n_nop=1629820 n_act=2 n_pre=0 n_req=10 n_rd=6 n_write=7 bw_util=1.595e-05
n_activity=138 dram_eff=0.1884
bk0: 2a 1629819i bk1: 4a 1629767i bk2: 0a 1629835i bk3: 0a 1629835i bk4: 0a 1629835i bk5: 0a 1629835i bk6: 0a 1629835i bk7: 0a 1629835i bk8: 0a 1629835i bk9: 0a 1629835i bk10: 0a 1629835i bk11: 0a 1629835i bk12: 0a 1629835i bk13: 0a 1629835i bk14: 0a 1629835i bk15: 0a 1629835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=4.41762e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31, Miss = 3, Miss_rate = 0.097, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 70, Miss = 8, Miss_rate = 0.114, Pending_hits = 6, Reservation_fails = 115
L2_cache_bank[6]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[7]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 192
L2_cache_bank[8]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 190
L2_cache_bank[9]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 110
L2_cache_bank[10]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 98
L2_cache_bank[11]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 5, Reservation_fails = 114
L2_total_cache_accesses = 372
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0699
L2_total_cache_pending_hits = 44
L2_total_cache_reservation_fails = 1248
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 531
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 608
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=806
icnt_total_pkts_simt_to_mem=628
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.8159
	minimum = 6
	maximum = 58
Network latency average = 11.6062
	minimum = 6
	maximum = 58
Slowest packet = 257
Flit latency average = 10.7678
	minimum = 6
	maximum = 57
Slowest flit = 711
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 2.23172e-05
	minimum = 0 (at node 16)
	maximum = 5.66928e-05 (at node 20)
Accepted packet rate average = 2.23172e-05
	minimum = 0 (at node 16)
	maximum = 5.66928e-05 (at node 20)
Injected flit rate average = 4.30146e-05
	minimum = 0 (at node 16)
	maximum = 0.000121485 (at node 21)
Accepted flit rate average= 4.30146e-05
	minimum = 0 (at node 16)
	maximum = 0.000108526 (at node 20)
Injected packet length average = 1.92742
Accepted packet length average = 1.92742
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.8159 (1 samples)
	minimum = 6 (1 samples)
	maximum = 58 (1 samples)
Network latency average = 11.6062 (1 samples)
	minimum = 6 (1 samples)
	maximum = 58 (1 samples)
Flit latency average = 10.7678 (1 samples)
	minimum = 6 (1 samples)
	maximum = 57 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 2.23172e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 5.66928e-05 (1 samples)
Accepted packet rate average = 2.23172e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 5.66928e-05 (1 samples)
Injected flit rate average = 4.30146e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.000121485 (1 samples)
Accepted flit rate average = 4.30146e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.000108526 (1 samples)
Injected packet size average = 1.92742 (1 samples)
Accepted packet size average = 1.92742 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 15 sec (615 sec)
gpgpu_simulation_rate = 8472 (inst/sec)
gpgpu_simulation_rate = 2007 (cycle/sec)
256 96

GPGPU-Sim PTX: cudaLaunch for 0x0x403b20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' to stream 0, gridDim= (256,1,1) blockDim = (96,1,1) 
kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1234724)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1234724)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1234724)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1234724)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1234724)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1234724)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1234724)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1234724)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1234724)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1234724)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1234724)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1234724)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1234724)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1234724)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1234724)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1234724)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1234724)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1234724)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1234724)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1234724)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1234724)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1234724)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1234724)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1234724)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1234724)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1234724)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1234724)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1234724)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1234724)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1234724)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1234724)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1234724)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1234724)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1234724)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1234724)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1234724)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1234724)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1234724)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1234724)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1234724)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1234724)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1234724)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1234724)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1234724)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1234724)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(4,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(10,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 1235224  inst.: 5403858 (ipc=386.8) sim_rate=8744 (inst/sec) elapsed = 0:0:10:18 / Fri May 15 01:37:12 2015
GPGPU-Sim uArch: Shader 1 finished CTA #1 (607,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(608,1234724)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (610,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(611,1234724)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (613,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(614,1234724)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (616,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(617,1234724)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (619,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(620,1234724)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (624,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(625,1234724)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (625,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(626,1234724)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (659,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(660,1234724)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (662,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(663,1234724)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(45,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (665,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(666,1234724)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (668,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(669,1234724)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (671,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(672,1234724)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (674,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(675,1234724)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (677,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(678,1234724)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (680,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(681,1234724)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (683,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(684,1234724)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (686,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(687,1234724)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (689,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(690,1234724)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (692,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(693,1234724)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (695,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(696,1234724)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (698,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(699,1234724)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (701,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(702,1234724)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (704,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(705,1234724)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (707,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(708,1234724)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (710,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(711,1234724)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (713,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(714,1234724)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (716,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(717,1234724)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (719,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(720,1234724)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (722,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(723,1234724)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (725,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(726,1234724)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (728,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(729,1234724)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (731,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(732,1234724)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (739,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(740,1234724)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (741,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(742,1234724)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (743,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(744,1234724)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (745,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(746,1234724)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (748,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(749,1234724)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (751,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(752,1234724)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (754,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(755,1234724)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (757,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(758,1234724)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (760,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(761,1234724)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (763,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(764,1234724)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (766,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(767,1234724)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (775,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(776,1234724)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(52,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1235724  inst.: 5551855 (ipc=341.4) sim_rate=8940 (inst/sec) elapsed = 0:0:10:21 / Fri May 15 01:37:15 2015
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1183,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1184,1234724)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1188,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1189,1234724)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1196,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1197,1234724)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1200,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1201,1234724)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(77,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1247,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1248,1234724)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1250,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1251,1234724)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1253,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1254,1234724)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1307,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1308,1234724)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1309,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1310,1234724)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1315,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1316,1234724)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1318,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1318,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1319,1234724)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1319,1234724)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1325,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1326,1234724)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1326,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1327,1234724)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1329,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1330,1234724)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1332,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1333,1234724)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1335,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1335,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1336,1234724)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1336,1234724)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1338,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1339,1234724)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1340,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1341,1234724)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1341,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1342,1234724)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1343,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1344,1234724)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1344,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1345,1234724)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1345,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1346,1234724)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1346,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1347,1234724)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1348,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1349,1234724)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1349,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1350,1234724)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1351,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1352,1234724)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1353,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1354,1234724)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1354,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1355,1234724)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1358,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1359,1234724)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1360,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1361,1234724)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1363,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1364,1234724)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1366,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1367,1234724)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1370,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1371,1234724)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1372,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1373,1234724)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1375,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1376,1234724)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1378,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1379,1234724)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1381,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1382,1234724)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1384,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1385,1234724)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1387,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1388,1234724)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1390,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1391,1234724)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1394,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1395,1234724)
GPGPU-Sim uArch: cycles simulated: 1236224  inst.: 5695584 (ipc=323.4) sim_rate=9142 (inst/sec) elapsed = 0:0:10:23 / Fri May 15 01:37:17 2015
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(130,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1599,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1600,1234724)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1765,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1766,1234724)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1769,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1770,1234724)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1776,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1777,1234724)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1780,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1781,1234724)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(126,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1882,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1883,1234724)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1885,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1886,1234724)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1888,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1889,1234724)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1943,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1944,1234724)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1946,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1947,1234724)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1949,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1950,1234724)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1952,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1953,1234724)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1956,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1957,1234724)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1959,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1960,1234724)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1989,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1990,1234724)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1992,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1993,1234724)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1995,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1996,1234724)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1998,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1999,1234724)
GPGPU-Sim uArch: cycles simulated: 1236724  inst.: 5839232 (ipc=314.4) sim_rate=9342 (inst/sec) elapsed = 0:0:10:25 / Fri May 15 01:37:19 2015
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2001,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2002,1234724)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2004,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2005,1234724)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2007,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2008,1234724)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2010,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2011,1234724)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2013,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2014,1234724)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2016,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2017,1234724)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2019,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2020,1234724)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2022,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2023,1234724)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2025,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2026,1234724)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2028,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2029,1234724)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2031,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2032,1234724)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2034,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2035,1234724)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2037,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2038,1234724)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2041,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2042,1234724)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2044,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2045,1234724)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2047,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2048,1234724)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2050,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2051,1234724)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2053,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2054,1234724)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2054,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2055,1234724)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2055,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2056,1234724)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2057,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2058,1234724)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2058,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2059,1234724)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2059,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2060,1234724)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2061,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2062,1234724)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2063,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2064,1234724)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2064,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2065,1234724)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(132,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2328,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2329,1234724)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2337,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2338,1234724)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2349,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2350,1234724)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2376,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2377,1234724)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2380,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2381,1234724)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(177,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 1237224  inst.: 6017371 (ipc=322.8) sim_rate=9581 (inst/sec) elapsed = 0:0:10:28 / Fri May 15 01:37:22 2015
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2523,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2524,1234724)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2527,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2528,1234724)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2530,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2531,1234724)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2572,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2573,1234724)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2578,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2579,1234724)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2582,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2583,1234724)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2585,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2586,1234724)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2589,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2590,1234724)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2591,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2592,1234724)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2652,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2653,1234724)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2655,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2656,1234724)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2658,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2659,1234724)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2661,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2662,1234724)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2664,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2665,1234724)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2667,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2668,1234724)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2670,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2671,1234724)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2673,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2674,1234724)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2676,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2677,1234724)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2679,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2680,1234724)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2682,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2683,1234724)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2685,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2686,1234724)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2688,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2689,1234724)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2691,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2692,1234724)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2694,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2695,1234724)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2697,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2698,1234724)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2700,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2701,1234724)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2704,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2705,1234724)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2707,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2708,1234724)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2710,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2711,1234724)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2713,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2714,1234724)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2716,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2717,1234724)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2718,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2719,1234724)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2721,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2722,1234724)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2724,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2725,1234724)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2727,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2728,1234724)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2730,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2731,1234724)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2733,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2734,1234724)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2736,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2737,1234724)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2740,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2741,1234724)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(216,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2936,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2937,1234724)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2940,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2941,1234724)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2965,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2966,1234724)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2969,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2970,1234724)
GPGPU-Sim uArch: cycles simulated: 1237724  inst.: 6172553 (ipc=320.7) sim_rate=9797 (inst/sec) elapsed = 0:0:10:30 / Fri May 15 01:37:24 2015
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(223,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3106,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3107,1234724)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3158,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3159,1234724)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3167,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3168,1234724)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3173,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3174,1234724)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3209,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3210,1234724)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3214,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3215,1234724)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3218,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3219,1234724)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3223,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3224,1234724)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3224,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3225,1234724)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3229,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3230,1234724)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3315,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3316,1234724)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3318,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3319,1234724)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3321,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3322,1234724)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3324,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3325,1234724)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3327,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3328,1234724)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3330,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3331,1234724)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3333,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3334,1234724)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3336,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3337,1234724)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3339,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3340,1234724)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3342,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3343,1234724)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3345,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3346,1234724)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3348,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3349,1234724)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3351,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3352,1234724)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3354,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3355,1234724)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3357,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3358,1234724)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3360,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3361,1234724)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3363,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3364,1234724)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3367,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3368,1234724)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3370,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3371,1234724)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3373,1234724), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3374,1234724)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3376,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3377,1234724)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3379,1234724), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3380,1234724)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3381,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3384,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3387,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3390,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3393,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3396,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3399,1234724), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3402,1234724), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(234,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 1238224  inst.: 6313396 (ipc=315.1) sim_rate=9973 (inst/sec) elapsed = 0:0:10:33 / Fri May 15 01:37:27 2015
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3525,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3531,1234724), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3560,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3569,1234724), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3753,1234724), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3802,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3812,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3819,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3843,1234724), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3850,1234724), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3853,1234724), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3859,1234724), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3862,1234724), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3867,1234724), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3889,1234724), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3893,1234724), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3902,1234724), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3905,1234724), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3908,1234724), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3911,1234724), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3914,1234724), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3917,1234724), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3920,1234724), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3923,1234724), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3978,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3981,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3984,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3987,1234724), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3990,1234724), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3993,1234724), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3996,1234724), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3999,1234724), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1238724  inst.: 6390574 (ipc=295.0) sim_rate=10079 (inst/sec) elapsed = 0:0:10:34 / Fri May 15 01:37:28 2015
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4002,1234724), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4005,1234724), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4008,1234724), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4011,1234724), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 1239724  inst.: 6391327 (ipc=236.2) sim_rate=10065 (inst/sec) elapsed = 0:0:10:35 / Fri May 15 01:37:29 2015
GPGPU-Sim uArch: cycles simulated: 1242224  inst.: 6393227 (ipc=157.7) sim_rate=10052 (inst/sec) elapsed = 0:0:10:36 / Fri May 15 01:37:30 2015
GPGPU-Sim uArch: cycles simulated: 1244224  inst.: 6394725 (ipc=124.7) sim_rate=10038 (inst/sec) elapsed = 0:0:10:37 / Fri May 15 01:37:31 2015
GPGPU-Sim uArch: cycles simulated: 1246724  inst.: 6396617 (ipc=98.8) sim_rate=10026 (inst/sec) elapsed = 0:0:10:38 / Fri May 15 01:37:32 2015
GPGPU-Sim uArch: cycles simulated: 1248724  inst.: 6398288 (ipc=84.8) sim_rate=10012 (inst/sec) elapsed = 0:0:10:39 / Fri May 15 01:37:33 2015
GPGPU-Sim uArch: cycles simulated: 1251224  inst.: 6400258 (ipc=72.1) sim_rate=10000 (inst/sec) elapsed = 0:0:10:40 / Fri May 15 01:37:34 2015
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1253724  inst.: 6402275 (ipc=62.7) sim_rate=9987 (inst/sec) elapsed = 0:0:10:41 / Fri May 15 01:37:35 2015
GPGPU-Sim uArch: cycles simulated: 1255724  inst.: 6403755 (ipc=56.8) sim_rate=9974 (inst/sec) elapsed = 0:0:10:42 / Fri May 15 01:37:36 2015
GPGPU-Sim uArch: cycles simulated: 1258224  inst.: 6405720 (ipc=50.9) sim_rate=9962 (inst/sec) elapsed = 0:0:10:43 / Fri May 15 01:37:37 2015
GPGPU-Sim uArch: cycles simulated: 1260224  inst.: 6407167 (ipc=46.9) sim_rate=9949 (inst/sec) elapsed = 0:0:10:44 / Fri May 15 01:37:38 2015
GPGPU-Sim uArch: cycles simulated: 1262724  inst.: 6409177 (ipc=42.8) sim_rate=9936 (inst/sec) elapsed = 0:0:10:45 / Fri May 15 01:37:39 2015
GPGPU-Sim uArch: cycles simulated: 1264724  inst.: 6410816 (ipc=40.0) sim_rate=9923 (inst/sec) elapsed = 0:0:10:46 / Fri May 15 01:37:40 2015
GPGPU-Sim uArch: cycles simulated: 1267224  inst.: 6412813 (ipc=37.0) sim_rate=9911 (inst/sec) elapsed = 0:0:10:47 / Fri May 15 01:37:41 2015
GPGPU-Sim uArch: cycles simulated: 1269224  inst.: 6414541 (ipc=34.9) sim_rate=9898 (inst/sec) elapsed = 0:0:10:48 / Fri May 15 01:37:42 2015
GPGPU-Sim uArch: cycles simulated: 1271724  inst.: 6416173 (ipc=32.6) sim_rate=9886 (inst/sec) elapsed = 0:0:10:49 / Fri May 15 01:37:43 2015
GPGPU-Sim uArch: cycles simulated: 1273724  inst.: 6417934 (ipc=31.0) sim_rate=9873 (inst/sec) elapsed = 0:0:10:50 / Fri May 15 01:37:44 2015
GPGPU-Sim uArch: cycles simulated: 1276224  inst.: 6419852 (ipc=29.1) sim_rate=9861 (inst/sec) elapsed = 0:0:10:51 / Fri May 15 01:37:45 2015
GPGPU-Sim uArch: cycles simulated: 1278224  inst.: 6421419 (ipc=27.8) sim_rate=9848 (inst/sec) elapsed = 0:0:10:52 / Fri May 15 01:37:46 2015
GPGPU-Sim uArch: cycles simulated: 1280724  inst.: 6423266 (ipc=26.4) sim_rate=9836 (inst/sec) elapsed = 0:0:10:53 / Fri May 15 01:37:47 2015
GPGPU-Sim uArch: cycles simulated: 1283224  inst.: 6425324 (ipc=25.0) sim_rate=9824 (inst/sec) elapsed = 0:0:10:54 / Fri May 15 01:37:48 2015
GPGPU-Sim uArch: cycles simulated: 1285224  inst.: 6426837 (ipc=24.1) sim_rate=9811 (inst/sec) elapsed = 0:0:10:55 / Fri May 15 01:37:49 2015
GPGPU-Sim uArch: cycles simulated: 1287724  inst.: 6428824 (ipc=23.0) sim_rate=9800 (inst/sec) elapsed = 0:0:10:56 / Fri May 15 01:37:50 2015
GPGPU-Sim uArch: cycles simulated: 1289724  inst.: 6430434 (ipc=22.2) sim_rate=9787 (inst/sec) elapsed = 0:0:10:57 / Fri May 15 01:37:51 2015
GPGPU-Sim uArch: cycles simulated: 1291724  inst.: 6431994 (ipc=21.4) sim_rate=9775 (inst/sec) elapsed = 0:0:10:58 / Fri May 15 01:37:52 2015
GPGPU-Sim uArch: cycles simulated: 1294224  inst.: 6433890 (ipc=20.6) sim_rate=9763 (inst/sec) elapsed = 0:0:10:59 / Fri May 15 01:37:53 2015
GPGPU-Sim uArch: cycles simulated: 1296224  inst.: 6435520 (ipc=19.9) sim_rate=9750 (inst/sec) elapsed = 0:0:11:00 / Fri May 15 01:37:54 2015
GPGPU-Sim uArch: cycles simulated: 1298724  inst.: 6437511 (ipc=19.2) sim_rate=9739 (inst/sec) elapsed = 0:0:11:01 / Fri May 15 01:37:55 2015
GPGPU-Sim uArch: cycles simulated: 1300724  inst.: 6439008 (ipc=18.6) sim_rate=9726 (inst/sec) elapsed = 0:0:11:02 / Fri May 15 01:37:56 2015
GPGPU-Sim uArch: cycles simulated: 1303224  inst.: 6440942 (ipc=18.0) sim_rate=9714 (inst/sec) elapsed = 0:0:11:03 / Fri May 15 01:37:57 2015
GPGPU-Sim uArch: cycles simulated: 1305224  inst.: 6442490 (ipc=17.5) sim_rate=9702 (inst/sec) elapsed = 0:0:11:04 / Fri May 15 01:37:58 2015
GPGPU-Sim uArch: cycles simulated: 1307724  inst.: 6444399 (ipc=16.9) sim_rate=9690 (inst/sec) elapsed = 0:0:11:05 / Fri May 15 01:37:59 2015
GPGPU-Sim uArch: cycles simulated: 1309724  inst.: 6446092 (ipc=16.5) sim_rate=9678 (inst/sec) elapsed = 0:0:11:06 / Fri May 15 01:38:00 2015
GPGPU-Sim uArch: cycles simulated: 1312224  inst.: 6448074 (ipc=16.0) sim_rate=9667 (inst/sec) elapsed = 0:0:11:07 / Fri May 15 01:38:01 2015
GPGPU-Sim uArch: cycles simulated: 1314724  inst.: 6449908 (ipc=15.5) sim_rate=9655 (inst/sec) elapsed = 0:0:11:08 / Fri May 15 01:38:02 2015
GPGPU-Sim uArch: cycles simulated: 1316724  inst.: 6451632 (ipc=15.1) sim_rate=9643 (inst/sec) elapsed = 0:0:11:09 / Fri May 15 01:38:03 2015
GPGPU-Sim uArch: cycles simulated: 1319224  inst.: 6453545 (ipc=14.7) sim_rate=9632 (inst/sec) elapsed = 0:0:11:10 / Fri May 15 01:38:04 2015
GPGPU-Sim uArch: cycles simulated: 1321224  inst.: 6455003 (ipc=14.4) sim_rate=9619 (inst/sec) elapsed = 0:0:11:11 / Fri May 15 01:38:05 2015
GPGPU-Sim uArch: cycles simulated: 1323724  inst.: 6457087 (ipc=14.0) sim_rate=9608 (inst/sec) elapsed = 0:0:11:12 / Fri May 15 01:38:06 2015
GPGPU-Sim uArch: cycles simulated: 1325724  inst.: 6458572 (ipc=13.7) sim_rate=9596 (inst/sec) elapsed = 0:0:11:13 / Fri May 15 01:38:07 2015
GPGPU-Sim uArch: cycles simulated: 1328224  inst.: 6460530 (ipc=13.4) sim_rate=9585 (inst/sec) elapsed = 0:0:11:14 / Fri May 15 01:38:08 2015
GPGPU-Sim uArch: cycles simulated: 1330224  inst.: 6462098 (ipc=13.1) sim_rate=9573 (inst/sec) elapsed = 0:0:11:15 / Fri May 15 01:38:09 2015
GPGPU-Sim uArch: cycles simulated: 1332724  inst.: 6464120 (ipc=12.8) sim_rate=9562 (inst/sec) elapsed = 0:0:11:16 / Fri May 15 01:38:10 2015
GPGPU-Sim uArch: cycles simulated: 1334724  inst.: 6465610 (ipc=12.6) sim_rate=9550 (inst/sec) elapsed = 0:0:11:17 / Fri May 15 01:38:11 2015
GPGPU-Sim uArch: cycles simulated: 1337224  inst.: 6467637 (ipc=12.3) sim_rate=9539 (inst/sec) elapsed = 0:0:11:18 / Fri May 15 01:38:12 2015
GPGPU-Sim uArch: cycles simulated: 1339224  inst.: 6469153 (ipc=12.0) sim_rate=9527 (inst/sec) elapsed = 0:0:11:19 / Fri May 15 01:38:13 2015
GPGPU-Sim uArch: cycles simulated: 1341224  inst.: 6470695 (ipc=11.8) sim_rate=9515 (inst/sec) elapsed = 0:0:11:20 / Fri May 15 01:38:14 2015
GPGPU-Sim uArch: cycles simulated: 1343724  inst.: 6472598 (ipc=11.6) sim_rate=9504 (inst/sec) elapsed = 0:0:11:21 / Fri May 15 01:38:15 2015
GPGPU-Sim uArch: cycles simulated: 1346224  inst.: 6474674 (ipc=11.3) sim_rate=9493 (inst/sec) elapsed = 0:0:11:22 / Fri May 15 01:38:16 2015
GPGPU-Sim uArch: cycles simulated: 1348224  inst.: 6476204 (ipc=11.2) sim_rate=9481 (inst/sec) elapsed = 0:0:11:23 / Fri May 15 01:38:17 2015
GPGPU-Sim uArch: cycles simulated: 1350724  inst.: 6478091 (ipc=10.9) sim_rate=9470 (inst/sec) elapsed = 0:0:11:24 / Fri May 15 01:38:18 2015
GPGPU-Sim uArch: cycles simulated: 1352724  inst.: 6479721 (ipc=10.8) sim_rate=9459 (inst/sec) elapsed = 0:0:11:25 / Fri May 15 01:38:19 2015
GPGPU-Sim uArch: cycles simulated: 1355224  inst.: 6481678 (ipc=10.5) sim_rate=9448 (inst/sec) elapsed = 0:0:11:26 / Fri May 15 01:38:20 2015
GPGPU-Sim uArch: cycles simulated: 1357724  inst.: 6483600 (ipc=10.4) sim_rate=9437 (inst/sec) elapsed = 0:0:11:27 / Fri May 15 01:38:21 2015
GPGPU-Sim uArch: cycles simulated: 1359724  inst.: 6485168 (ipc=10.2) sim_rate=9426 (inst/sec) elapsed = 0:0:11:28 / Fri May 15 01:38:22 2015
GPGPU-Sim uArch: cycles simulated: 1362224  inst.: 6487155 (ipc=10.0) sim_rate=9415 (inst/sec) elapsed = 0:0:11:29 / Fri May 15 01:38:23 2015
GPGPU-Sim uArch: cycles simulated: 1364224  inst.: 6488699 (ipc= 9.9) sim_rate=9403 (inst/sec) elapsed = 0:0:11:30 / Fri May 15 01:38:24 2015
GPGPU-Sim uArch: cycles simulated: 1366724  inst.: 6490655 (ipc= 9.7) sim_rate=9393 (inst/sec) elapsed = 0:0:11:31 / Fri May 15 01:38:25 2015
GPGPU-Sim uArch: cycles simulated: 1369224  inst.: 6492536 (ipc= 9.5) sim_rate=9382 (inst/sec) elapsed = 0:0:11:32 / Fri May 15 01:38:26 2015
GPGPU-Sim uArch: cycles simulated: 1371224  inst.: 6494138 (ipc= 9.4) sim_rate=9371 (inst/sec) elapsed = 0:0:11:33 / Fri May 15 01:38:27 2015
GPGPU-Sim uArch: cycles simulated: 1373724  inst.: 6496148 (ipc= 9.2) sim_rate=9360 (inst/sec) elapsed = 0:0:11:34 / Fri May 15 01:38:28 2015
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1375724  inst.: 6497674 (ipc= 9.1) sim_rate=9349 (inst/sec) elapsed = 0:0:11:35 / Fri May 15 01:38:29 2015
GPGPU-Sim uArch: cycles simulated: 1378224  inst.: 6499604 (ipc= 9.0) sim_rate=9338 (inst/sec) elapsed = 0:0:11:36 / Fri May 15 01:38:30 2015
GPGPU-Sim uArch: cycles simulated: 1380224  inst.: 6501220 (ipc= 8.9) sim_rate=9327 (inst/sec) elapsed = 0:0:11:37 / Fri May 15 01:38:31 2015
GPGPU-Sim uArch: cycles simulated: 1382724  inst.: 6503136 (ipc= 8.7) sim_rate=9316 (inst/sec) elapsed = 0:0:11:38 / Fri May 15 01:38:32 2015
GPGPU-Sim uArch: cycles simulated: 1384724  inst.: 6504725 (ipc= 8.6) sim_rate=9305 (inst/sec) elapsed = 0:0:11:39 / Fri May 15 01:38:33 2015
GPGPU-Sim uArch: cycles simulated: 1387224  inst.: 6506595 (ipc= 8.5) sim_rate=9295 (inst/sec) elapsed = 0:0:11:40 / Fri May 15 01:38:34 2015
GPGPU-Sim uArch: cycles simulated: 1389224  inst.: 6508194 (ipc= 8.4) sim_rate=9284 (inst/sec) elapsed = 0:0:11:41 / Fri May 15 01:38:35 2015
GPGPU-Sim uArch: cycles simulated: 1391724  inst.: 6510183 (ipc= 8.3) sim_rate=9273 (inst/sec) elapsed = 0:0:11:42 / Fri May 15 01:38:36 2015
GPGPU-Sim uArch: cycles simulated: 1394224  inst.: 6512105 (ipc= 8.2) sim_rate=9263 (inst/sec) elapsed = 0:0:11:43 / Fri May 15 01:38:37 2015
GPGPU-Sim uArch: cycles simulated: 1396224  inst.: 6513724 (ipc= 8.1) sim_rate=9252 (inst/sec) elapsed = 0:0:11:44 / Fri May 15 01:38:38 2015
GPGPU-Sim uArch: cycles simulated: 1398724  inst.: 6515706 (ipc= 8.0) sim_rate=9242 (inst/sec) elapsed = 0:0:11:45 / Fri May 15 01:38:39 2015
GPGPU-Sim uArch: cycles simulated: 1400724  inst.: 6517199 (ipc= 7.9) sim_rate=9231 (inst/sec) elapsed = 0:0:11:46 / Fri May 15 01:38:40 2015
GPGPU-Sim uArch: cycles simulated: 1403224  inst.: 6519188 (ipc= 7.8) sim_rate=9220 (inst/sec) elapsed = 0:0:11:47 / Fri May 15 01:38:41 2015
GPGPU-Sim uArch: cycles simulated: 1405224  inst.: 6520692 (ipc= 7.7) sim_rate=9210 (inst/sec) elapsed = 0:0:11:48 / Fri May 15 01:38:42 2015
GPGPU-Sim uArch: cycles simulated: 1407724  inst.: 6522593 (ipc= 7.6) sim_rate=9199 (inst/sec) elapsed = 0:0:11:49 / Fri May 15 01:38:43 2015
GPGPU-Sim uArch: cycles simulated: 1410224  inst.: 6524673 (ipc= 7.5) sim_rate=9189 (inst/sec) elapsed = 0:0:11:50 / Fri May 15 01:38:44 2015
GPGPU-Sim uArch: cycles simulated: 1412224  inst.: 6526115 (ipc= 7.4) sim_rate=9178 (inst/sec) elapsed = 0:0:11:51 / Fri May 15 01:38:45 2015
GPGPU-Sim uArch: cycles simulated: 1414724  inst.: 6528122 (ipc= 7.3) sim_rate=9168 (inst/sec) elapsed = 0:0:11:52 / Fri May 15 01:38:46 2015
GPGPU-Sim uArch: cycles simulated: 1416724  inst.: 6529684 (ipc= 7.2) sim_rate=9158 (inst/sec) elapsed = 0:0:11:53 / Fri May 15 01:38:47 2015
GPGPU-Sim uArch: cycles simulated: 1419224  inst.: 6531676 (ipc= 7.2) sim_rate=9148 (inst/sec) elapsed = 0:0:11:54 / Fri May 15 01:38:48 2015
GPGPU-Sim uArch: cycles simulated: 1421724  inst.: 6533545 (ipc= 7.1) sim_rate=9137 (inst/sec) elapsed = 0:0:11:55 / Fri May 15 01:38:49 2015
GPGPU-Sim uArch: cycles simulated: 1423724  inst.: 6535220 (ipc= 7.0) sim_rate=9127 (inst/sec) elapsed = 0:0:11:56 / Fri May 15 01:38:50 2015
GPGPU-Sim uArch: cycles simulated: 1425724  inst.: 6536786 (ipc= 6.9) sim_rate=9116 (inst/sec) elapsed = 0:0:11:57 / Fri May 15 01:38:51 2015
GPGPU-Sim uArch: cycles simulated: 1428224  inst.: 6538713 (ipc= 6.9) sim_rate=9106 (inst/sec) elapsed = 0:0:11:58 / Fri May 15 01:38:52 2015
GPGPU-Sim uArch: cycles simulated: 1430724  inst.: 6540658 (ipc= 6.8) sim_rate=9096 (inst/sec) elapsed = 0:0:11:59 / Fri May 15 01:38:53 2015
GPGPU-Sim uArch: cycles simulated: 1432724  inst.: 6542227 (ipc= 6.7) sim_rate=9086 (inst/sec) elapsed = 0:0:12:00 / Fri May 15 01:38:54 2015
GPGPU-Sim uArch: cycles simulated: 1435224  inst.: 6544187 (ipc= 6.7) sim_rate=9076 (inst/sec) elapsed = 0:0:12:01 / Fri May 15 01:38:55 2015
GPGPU-Sim uArch: cycles simulated: 1437224  inst.: 6545788 (ipc= 6.6) sim_rate=9066 (inst/sec) elapsed = 0:0:12:02 / Fri May 15 01:38:56 2015
GPGPU-Sim uArch: cycles simulated: 1439724  inst.: 6547620 (ipc= 6.5) sim_rate=9056 (inst/sec) elapsed = 0:0:12:03 / Fri May 15 01:38:57 2015
GPGPU-Sim uArch: cycles simulated: 1441724  inst.: 6549269 (ipc= 6.5) sim_rate=9045 (inst/sec) elapsed = 0:0:12:04 / Fri May 15 01:38:58 2015
GPGPU-Sim uArch: cycles simulated: 1444224  inst.: 6551259 (ipc= 6.4) sim_rate=9036 (inst/sec) elapsed = 0:0:12:05 / Fri May 15 01:38:59 2015
GPGPU-Sim uArch: cycles simulated: 1446724  inst.: 6553211 (ipc= 6.3) sim_rate=9026 (inst/sec) elapsed = 0:0:12:06 / Fri May 15 01:39:00 2015
GPGPU-Sim uArch: cycles simulated: 1448724  inst.: 6554688 (ipc= 6.3) sim_rate=9016 (inst/sec) elapsed = 0:0:12:07 / Fri May 15 01:39:01 2015
GPGPU-Sim uArch: cycles simulated: 1451224  inst.: 6556745 (ipc= 6.2) sim_rate=9006 (inst/sec) elapsed = 0:0:12:08 / Fri May 15 01:39:02 2015
GPGPU-Sim uArch: cycles simulated: 1453224  inst.: 6558234 (ipc= 6.2) sim_rate=8996 (inst/sec) elapsed = 0:0:12:09 / Fri May 15 01:39:03 2015
GPGPU-Sim uArch: cycles simulated: 1455724  inst.: 6560185 (ipc= 6.1) sim_rate=8986 (inst/sec) elapsed = 0:0:12:10 / Fri May 15 01:39:04 2015
GPGPU-Sim uArch: cycles simulated: 1457724  inst.: 6561617 (ipc= 6.1) sim_rate=8976 (inst/sec) elapsed = 0:0:12:11 / Fri May 15 01:39:05 2015
GPGPU-Sim uArch: cycles simulated: 1460224  inst.: 6563663 (ipc= 6.0) sim_rate=8966 (inst/sec) elapsed = 0:0:12:12 / Fri May 15 01:39:06 2015
GPGPU-Sim uArch: cycles simulated: 1462224  inst.: 6565382 (ipc= 6.0) sim_rate=8956 (inst/sec) elapsed = 0:0:12:13 / Fri May 15 01:39:07 2015
GPGPU-Sim uArch: cycles simulated: 1464724  inst.: 6567334 (ipc= 5.9) sim_rate=8947 (inst/sec) elapsed = 0:0:12:14 / Fri May 15 01:39:08 2015
GPGPU-Sim uArch: cycles simulated: 1466724  inst.: 6568632 (ipc= 5.9) sim_rate=8936 (inst/sec) elapsed = 0:0:12:15 / Fri May 15 01:39:09 2015
GPGPU-Sim uArch: cycles simulated: 1469224  inst.: 6570790 (ipc= 5.8) sim_rate=8927 (inst/sec) elapsed = 0:0:12:16 / Fri May 15 01:39:10 2015
GPGPU-Sim uArch: cycles simulated: 1471224  inst.: 6572353 (ipc= 5.8) sim_rate=8917 (inst/sec) elapsed = 0:0:12:17 / Fri May 15 01:39:11 2015
GPGPU-Sim uArch: cycles simulated: 1473724  inst.: 6574166 (ipc= 5.7) sim_rate=8908 (inst/sec) elapsed = 0:0:12:18 / Fri May 15 01:39:12 2015
GPGPU-Sim uArch: cycles simulated: 1475724  inst.: 6575813 (ipc= 5.7) sim_rate=8898 (inst/sec) elapsed = 0:0:12:19 / Fri May 15 01:39:13 2015
GPGPU-Sim uArch: cycles simulated: 1478224  inst.: 6577882 (ipc= 5.6) sim_rate=8889 (inst/sec) elapsed = 0:0:12:20 / Fri May 15 01:39:14 2015
GPGPU-Sim uArch: cycles simulated: 1480224  inst.: 6579380 (ipc= 5.6) sim_rate=8879 (inst/sec) elapsed = 0:0:12:21 / Fri May 15 01:39:15 2015
GPGPU-Sim uArch: cycles simulated: 1482724  inst.: 6581217 (ipc= 5.5) sim_rate=8869 (inst/sec) elapsed = 0:0:12:22 / Fri May 15 01:39:16 2015
GPGPU-Sim uArch: cycles simulated: 1484724  inst.: 6582792 (ipc= 5.5) sim_rate=8859 (inst/sec) elapsed = 0:0:12:23 / Fri May 15 01:39:17 2015
GPGPU-Sim uArch: cycles simulated: 1487224  inst.: 6584869 (ipc= 5.4) sim_rate=8850 (inst/sec) elapsed = 0:0:12:24 / Fri May 15 01:39:18 2015
GPGPU-Sim uArch: cycles simulated: 1489224  inst.: 6586349 (ipc= 5.4) sim_rate=8840 (inst/sec) elapsed = 0:0:12:25 / Fri May 15 01:39:19 2015
GPGPU-Sim uArch: cycles simulated: 1491724  inst.: 6588456 (ipc= 5.4) sim_rate=8831 (inst/sec) elapsed = 0:0:12:26 / Fri May 15 01:39:20 2015
GPGPU-Sim uArch: cycles simulated: 1494224  inst.: 6590356 (ipc= 5.3) sim_rate=8822 (inst/sec) elapsed = 0:0:12:27 / Fri May 15 01:39:21 2015
GPGPU-Sim uArch: cycles simulated: 1496224  inst.: 6591948 (ipc= 5.3) sim_rate=8812 (inst/sec) elapsed = 0:0:12:28 / Fri May 15 01:39:22 2015
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1498724  inst.: 6593886 (ipc= 5.2) sim_rate=8803 (inst/sec) elapsed = 0:0:12:29 / Fri May 15 01:39:23 2015
GPGPU-Sim uArch: cycles simulated: 1500724  inst.: 6595453 (ipc= 5.2) sim_rate=8793 (inst/sec) elapsed = 0:0:12:30 / Fri May 15 01:39:24 2015
GPGPU-Sim uArch: cycles simulated: 1503224  inst.: 6597336 (ipc= 5.2) sim_rate=8784 (inst/sec) elapsed = 0:0:12:31 / Fri May 15 01:39:25 2015
GPGPU-Sim uArch: cycles simulated: 1505224  inst.: 6598950 (ipc= 5.1) sim_rate=8775 (inst/sec) elapsed = 0:0:12:32 / Fri May 15 01:39:26 2015
GPGPU-Sim uArch: cycles simulated: 1507724  inst.: 6600920 (ipc= 5.1) sim_rate=8766 (inst/sec) elapsed = 0:0:12:33 / Fri May 15 01:39:27 2015
GPGPU-Sim uArch: cycles simulated: 1510224  inst.: 6602997 (ipc= 5.1) sim_rate=8757 (inst/sec) elapsed = 0:0:12:34 / Fri May 15 01:39:28 2015
GPGPU-Sim uArch: cycles simulated: 1512224  inst.: 6604335 (ipc= 5.0) sim_rate=8747 (inst/sec) elapsed = 0:0:12:35 / Fri May 15 01:39:29 2015
GPGPU-Sim uArch: cycles simulated: 1514724  inst.: 6606441 (ipc= 5.0) sim_rate=8738 (inst/sec) elapsed = 0:0:12:36 / Fri May 15 01:39:30 2015
GPGPU-Sim uArch: cycles simulated: 1516724  inst.: 6607917 (ipc= 5.0) sim_rate=8729 (inst/sec) elapsed = 0:0:12:37 / Fri May 15 01:39:31 2015
GPGPU-Sim uArch: cycles simulated: 1519224  inst.: 6609929 (ipc= 4.9) sim_rate=8720 (inst/sec) elapsed = 0:0:12:38 / Fri May 15 01:39:32 2015
GPGPU-Sim uArch: cycles simulated: 1521224  inst.: 6611435 (ipc= 4.9) sim_rate=8710 (inst/sec) elapsed = 0:0:12:39 / Fri May 15 01:39:33 2015
GPGPU-Sim uArch: cycles simulated: 1523724  inst.: 6613309 (ipc= 4.9) sim_rate=8701 (inst/sec) elapsed = 0:0:12:40 / Fri May 15 01:39:34 2015
GPGPU-Sim uArch: cycles simulated: 1526224  inst.: 6615363 (ipc= 4.8) sim_rate=8692 (inst/sec) elapsed = 0:0:12:41 / Fri May 15 01:39:35 2015
GPGPU-Sim uArch: cycles simulated: 1528224  inst.: 6616894 (ipc= 4.8) sim_rate=8683 (inst/sec) elapsed = 0:0:12:42 / Fri May 15 01:39:36 2015
GPGPU-Sim uArch: cycles simulated: 1530724  inst.: 6618913 (ipc= 4.8) sim_rate=8674 (inst/sec) elapsed = 0:0:12:43 / Fri May 15 01:39:37 2015
GPGPU-Sim uArch: cycles simulated: 1532724  inst.: 6620571 (ipc= 4.7) sim_rate=8665 (inst/sec) elapsed = 0:0:12:44 / Fri May 15 01:39:38 2015
GPGPU-Sim uArch: cycles simulated: 1535224  inst.: 6622503 (ipc= 4.7) sim_rate=8656 (inst/sec) elapsed = 0:0:12:45 / Fri May 15 01:39:39 2015
GPGPU-Sim uArch: cycles simulated: 1537224  inst.: 6624059 (ipc= 4.7) sim_rate=8647 (inst/sec) elapsed = 0:0:12:46 / Fri May 15 01:39:40 2015
GPGPU-Sim uArch: cycles simulated: 1539724  inst.: 6626019 (ipc= 4.6) sim_rate=8638 (inst/sec) elapsed = 0:0:12:47 / Fri May 15 01:39:41 2015
GPGPU-Sim uArch: cycles simulated: 1541724  inst.: 6627542 (ipc= 4.6) sim_rate=8629 (inst/sec) elapsed = 0:0:12:48 / Fri May 15 01:39:42 2015
GPGPU-Sim uArch: cycles simulated: 1544224  inst.: 6629562 (ipc= 4.6) sim_rate=8621 (inst/sec) elapsed = 0:0:12:49 / Fri May 15 01:39:43 2015
GPGPU-Sim uArch: cycles simulated: 1546224  inst.: 6631015 (ipc= 4.6) sim_rate=8611 (inst/sec) elapsed = 0:0:12:50 / Fri May 15 01:39:44 2015
GPGPU-Sim uArch: cycles simulated: 1548724  inst.: 6632971 (ipc= 4.5) sim_rate=8603 (inst/sec) elapsed = 0:0:12:51 / Fri May 15 01:39:45 2015
GPGPU-Sim uArch: cycles simulated: 1551224  inst.: 6635079 (ipc= 4.5) sim_rate=8594 (inst/sec) elapsed = 0:0:12:52 / Fri May 15 01:39:46 2015
GPGPU-Sim uArch: cycles simulated: 1553224  inst.: 6636474 (ipc= 4.5) sim_rate=8585 (inst/sec) elapsed = 0:0:12:53 / Fri May 15 01:39:47 2015
GPGPU-Sim uArch: cycles simulated: 1555724  inst.: 6638558 (ipc= 4.4) sim_rate=8576 (inst/sec) elapsed = 0:0:12:54 / Fri May 15 01:39:48 2015
GPGPU-Sim uArch: cycles simulated: 1557724  inst.: 6640024 (ipc= 4.4) sim_rate=8567 (inst/sec) elapsed = 0:0:12:55 / Fri May 15 01:39:49 2015
GPGPU-Sim uArch: cycles simulated: 1560224  inst.: 6642169 (ipc= 4.4) sim_rate=8559 (inst/sec) elapsed = 0:0:12:56 / Fri May 15 01:39:50 2015
GPGPU-Sim uArch: cycles simulated: 1562224  inst.: 6643618 (ipc= 4.4) sim_rate=8550 (inst/sec) elapsed = 0:0:12:57 / Fri May 15 01:39:51 2015
GPGPU-Sim uArch: cycles simulated: 1564724  inst.: 6645567 (ipc= 4.3) sim_rate=8541 (inst/sec) elapsed = 0:0:12:58 / Fri May 15 01:39:52 2015
GPGPU-Sim uArch: cycles simulated: 1566724  inst.: 6647158 (ipc= 4.3) sim_rate=8532 (inst/sec) elapsed = 0:0:12:59 / Fri May 15 01:39:53 2015
GPGPU-Sim uArch: cycles simulated: 1569224  inst.: 6649047 (ipc= 4.3) sim_rate=8524 (inst/sec) elapsed = 0:0:13:00 / Fri May 15 01:39:54 2015
GPGPU-Sim uArch: cycles simulated: 1571724  inst.: 6650982 (ipc= 4.3) sim_rate=8515 (inst/sec) elapsed = 0:0:13:01 / Fri May 15 01:39:55 2015
GPGPU-Sim uArch: cycles simulated: 1573724  inst.: 6652393 (ipc= 4.3) sim_rate=8506 (inst/sec) elapsed = 0:0:13:02 / Fri May 15 01:39:56 2015
GPGPU-Sim uArch: cycles simulated: 1576224  inst.: 6654480 (ipc= 4.2) sim_rate=8498 (inst/sec) elapsed = 0:0:13:03 / Fri May 15 01:39:57 2015
GPGPU-Sim uArch: cycles simulated: 1578224  inst.: 6656129 (ipc= 4.2) sim_rate=8489 (inst/sec) elapsed = 0:0:13:04 / Fri May 15 01:39:58 2015
GPGPU-Sim uArch: cycles simulated: 1580724  inst.: 6658005 (ipc= 4.2) sim_rate=8481 (inst/sec) elapsed = 0:0:13:05 / Fri May 15 01:39:59 2015
GPGPU-Sim uArch: cycles simulated: 1583224  inst.: 6660015 (ipc= 4.2) sim_rate=8473 (inst/sec) elapsed = 0:0:13:06 / Fri May 15 01:40:00 2015
GPGPU-Sim uArch: cycles simulated: 1585224  inst.: 6661502 (ipc= 4.1) sim_rate=8464 (inst/sec) elapsed = 0:0:13:07 / Fri May 15 01:40:01 2015
GPGPU-Sim uArch: cycles simulated: 1587724  inst.: 6663511 (ipc= 4.1) sim_rate=8456 (inst/sec) elapsed = 0:0:13:08 / Fri May 15 01:40:02 2015
GPGPU-Sim uArch: cycles simulated: 1589724  inst.: 6665196 (ipc= 4.1) sim_rate=8447 (inst/sec) elapsed = 0:0:13:09 / Fri May 15 01:40:03 2015
GPGPU-Sim uArch: cycles simulated: 1592224  inst.: 6666943 (ipc= 4.1) sim_rate=8439 (inst/sec) elapsed = 0:0:13:10 / Fri May 15 01:40:04 2015
GPGPU-Sim uArch: cycles simulated: 1594724  inst.: 6669178 (ipc= 4.1) sim_rate=8431 (inst/sec) elapsed = 0:0:13:11 / Fri May 15 01:40:05 2015
GPGPU-Sim uArch: cycles simulated: 1596724  inst.: 6670590 (ipc= 4.0) sim_rate=8422 (inst/sec) elapsed = 0:0:13:12 / Fri May 15 01:40:06 2015
GPGPU-Sim uArch: cycles simulated: 1599224  inst.: 6672662 (ipc= 4.0) sim_rate=8414 (inst/sec) elapsed = 0:0:13:13 / Fri May 15 01:40:07 2015
GPGPU-Sim uArch: cycles simulated: 1601224  inst.: 6674183 (ipc= 4.0) sim_rate=8405 (inst/sec) elapsed = 0:0:13:14 / Fri May 15 01:40:08 2015
GPGPU-Sim uArch: cycles simulated: 1603724  inst.: 6676244 (ipc= 4.0) sim_rate=8397 (inst/sec) elapsed = 0:0:13:15 / Fri May 15 01:40:09 2015
GPGPU-Sim uArch: cycles simulated: 1605724  inst.: 6677707 (ipc= 4.0) sim_rate=8389 (inst/sec) elapsed = 0:0:13:16 / Fri May 15 01:40:10 2015
GPGPU-Sim uArch: cycles simulated: 1608224  inst.: 6679699 (ipc= 3.9) sim_rate=8381 (inst/sec) elapsed = 0:0:13:17 / Fri May 15 01:40:11 2015
GPGPU-Sim uArch: cycles simulated: 1610724  inst.: 6681619 (ipc= 3.9) sim_rate=8372 (inst/sec) elapsed = 0:0:13:18 / Fri May 15 01:40:12 2015
GPGPU-Sim uArch: cycles simulated: 1612724  inst.: 6683192 (ipc= 3.9) sim_rate=8364 (inst/sec) elapsed = 0:0:13:19 / Fri May 15 01:40:13 2015
GPGPU-Sim uArch: cycles simulated: 1615224  inst.: 6685131 (ipc= 3.9) sim_rate=8356 (inst/sec) elapsed = 0:0:13:20 / Fri May 15 01:40:14 2015
GPGPU-Sim uArch: cycles simulated: 1617224  inst.: 6686710 (ipc= 3.9) sim_rate=8347 (inst/sec) elapsed = 0:0:13:21 / Fri May 15 01:40:15 2015
GPGPU-Sim uArch: cycles simulated: 1619724  inst.: 6688575 (ipc= 3.8) sim_rate=8339 (inst/sec) elapsed = 0:0:13:22 / Fri May 15 01:40:16 2015
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1622224  inst.: 6690723 (ipc= 3.8) sim_rate=8332 (inst/sec) elapsed = 0:0:13:23 / Fri May 15 01:40:17 2015
GPGPU-Sim uArch: cycles simulated: 1624224  inst.: 6692339 (ipc= 3.8) sim_rate=8323 (inst/sec) elapsed = 0:0:13:24 / Fri May 15 01:40:18 2015
GPGPU-Sim uArch: cycles simulated: 1626724  inst.: 6694266 (ipc= 3.8) sim_rate=8315 (inst/sec) elapsed = 0:0:13:25 / Fri May 15 01:40:19 2015
GPGPU-Sim uArch: cycles simulated: 1628724  inst.: 6695781 (ipc= 3.8) sim_rate=8307 (inst/sec) elapsed = 0:0:13:26 / Fri May 15 01:40:20 2015
GPGPU-Sim uArch: cycles simulated: 1631224  inst.: 6697681 (ipc= 3.8) sim_rate=8299 (inst/sec) elapsed = 0:0:13:27 / Fri May 15 01:40:21 2015
GPGPU-Sim uArch: cycles simulated: 1633724  inst.: 6699702 (ipc= 3.7) sim_rate=8291 (inst/sec) elapsed = 0:0:13:28 / Fri May 15 01:40:22 2015
GPGPU-Sim uArch: cycles simulated: 1635724  inst.: 6701259 (ipc= 3.7) sim_rate=8283 (inst/sec) elapsed = 0:0:13:29 / Fri May 15 01:40:23 2015
GPGPU-Sim uArch: cycles simulated: 1638224  inst.: 6703160 (ipc= 3.7) sim_rate=8275 (inst/sec) elapsed = 0:0:13:30 / Fri May 15 01:40:24 2015
GPGPU-Sim uArch: cycles simulated: 1640224  inst.: 6704712 (ipc= 3.7) sim_rate=8267 (inst/sec) elapsed = 0:0:13:31 / Fri May 15 01:40:25 2015
GPGPU-Sim uArch: cycles simulated: 1642724  inst.: 6706723 (ipc= 3.7) sim_rate=8259 (inst/sec) elapsed = 0:0:13:32 / Fri May 15 01:40:26 2015
GPGPU-Sim uArch: cycles simulated: 1645224  inst.: 6708566 (ipc= 3.6) sim_rate=8251 (inst/sec) elapsed = 0:0:13:33 / Fri May 15 01:40:27 2015
GPGPU-Sim uArch: cycles simulated: 1647224  inst.: 6710292 (ipc= 3.6) sim_rate=8243 (inst/sec) elapsed = 0:0:13:34 / Fri May 15 01:40:28 2015
GPGPU-Sim uArch: cycles simulated: 1649724  inst.: 6712219 (ipc= 3.6) sim_rate=8235 (inst/sec) elapsed = 0:0:13:35 / Fri May 15 01:40:29 2015
GPGPU-Sim uArch: cycles simulated: 1651724  inst.: 6713731 (ipc= 3.6) sim_rate=8227 (inst/sec) elapsed = 0:0:13:36 / Fri May 15 01:40:30 2015
GPGPU-Sim uArch: cycles simulated: 1654224  inst.: 6715784 (ipc= 3.6) sim_rate=8220 (inst/sec) elapsed = 0:0:13:37 / Fri May 15 01:40:31 2015
GPGPU-Sim uArch: cycles simulated: 1656724  inst.: 6717714 (ipc= 3.6) sim_rate=8212 (inst/sec) elapsed = 0:0:13:38 / Fri May 15 01:40:32 2015
GPGPU-Sim uArch: cycles simulated: 1658724  inst.: 6719216 (ipc= 3.6) sim_rate=8204 (inst/sec) elapsed = 0:0:13:39 / Fri May 15 01:40:33 2015
GPGPU-Sim uArch: cycles simulated: 1661224  inst.: 6721265 (ipc= 3.5) sim_rate=8196 (inst/sec) elapsed = 0:0:13:40 / Fri May 15 01:40:34 2015
GPGPU-Sim uArch: cycles simulated: 1663224  inst.: 6722781 (ipc= 3.5) sim_rate=8188 (inst/sec) elapsed = 0:0:13:41 / Fri May 15 01:40:35 2015
GPGPU-Sim uArch: cycles simulated: 1665724  inst.: 6724739 (ipc= 3.5) sim_rate=8180 (inst/sec) elapsed = 0:0:13:42 / Fri May 15 01:40:36 2015
GPGPU-Sim uArch: cycles simulated: 1667724  inst.: 6726334 (ipc= 3.5) sim_rate=8172 (inst/sec) elapsed = 0:0:13:43 / Fri May 15 01:40:37 2015
GPGPU-Sim uArch: cycles simulated: 1670224  inst.: 6728218 (ipc= 3.5) sim_rate=8165 (inst/sec) elapsed = 0:0:13:44 / Fri May 15 01:40:38 2015
GPGPU-Sim uArch: cycles simulated: 1672724  inst.: 6730231 (ipc= 3.5) sim_rate=8157 (inst/sec) elapsed = 0:0:13:45 / Fri May 15 01:40:39 2015
GPGPU-Sim uArch: cycles simulated: 1674724  inst.: 6731846 (ipc= 3.5) sim_rate=8149 (inst/sec) elapsed = 0:0:13:46 / Fri May 15 01:40:40 2015
GPGPU-Sim uArch: cycles simulated: 1677224  inst.: 6733759 (ipc= 3.4) sim_rate=8142 (inst/sec) elapsed = 0:0:13:47 / Fri May 15 01:40:41 2015
GPGPU-Sim uArch: cycles simulated: 1679224  inst.: 6735328 (ipc= 3.4) sim_rate=8134 (inst/sec) elapsed = 0:0:13:48 / Fri May 15 01:40:42 2015
GPGPU-Sim uArch: cycles simulated: 1681724  inst.: 6737246 (ipc= 3.4) sim_rate=8126 (inst/sec) elapsed = 0:0:13:49 / Fri May 15 01:40:43 2015
GPGPU-Sim uArch: cycles simulated: 1683724  inst.: 6738904 (ipc= 3.4) sim_rate=8119 (inst/sec) elapsed = 0:0:13:50 / Fri May 15 01:40:44 2015
GPGPU-Sim uArch: cycles simulated: 1686224  inst.: 6740787 (ipc= 3.4) sim_rate=8111 (inst/sec) elapsed = 0:0:13:51 / Fri May 15 01:40:45 2015
GPGPU-Sim uArch: cycles simulated: 1688724  inst.: 6742747 (ipc= 3.4) sim_rate=8104 (inst/sec) elapsed = 0:0:13:52 / Fri May 15 01:40:46 2015
GPGPU-Sim uArch: cycles simulated: 1690724  inst.: 6744406 (ipc= 3.4) sim_rate=8096 (inst/sec) elapsed = 0:0:13:53 / Fri May 15 01:40:47 2015
GPGPU-Sim uArch: cycles simulated: 1693224  inst.: 6746303 (ipc= 3.3) sim_rate=8089 (inst/sec) elapsed = 0:0:13:54 / Fri May 15 01:40:48 2015
GPGPU-Sim uArch: cycles simulated: 1695224  inst.: 6747839 (ipc= 3.3) sim_rate=8081 (inst/sec) elapsed = 0:0:13:55 / Fri May 15 01:40:49 2015
GPGPU-Sim uArch: cycles simulated: 1697724  inst.: 6749806 (ipc= 3.3) sim_rate=8073 (inst/sec) elapsed = 0:0:13:56 / Fri May 15 01:40:50 2015
GPGPU-Sim uArch: cycles simulated: 1699724  inst.: 6751453 (ipc= 3.3) sim_rate=8066 (inst/sec) elapsed = 0:0:13:57 / Fri May 15 01:40:51 2015
GPGPU-Sim uArch: cycles simulated: 1702224  inst.: 6753345 (ipc= 3.3) sim_rate=8058 (inst/sec) elapsed = 0:0:13:58 / Fri May 15 01:40:52 2015
GPGPU-Sim uArch: cycles simulated: 1704224  inst.: 6755069 (ipc= 3.3) sim_rate=8051 (inst/sec) elapsed = 0:0:13:59 / Fri May 15 01:40:53 2015
GPGPU-Sim uArch: cycles simulated: 1706724  inst.: 6757094 (ipc= 3.3) sim_rate=8044 (inst/sec) elapsed = 0:0:14:00 / Fri May 15 01:40:54 2015
GPGPU-Sim uArch: cycles simulated: 1709224  inst.: 6758947 (ipc= 3.3) sim_rate=8036 (inst/sec) elapsed = 0:0:14:01 / Fri May 15 01:40:55 2015
GPGPU-Sim uArch: cycles simulated: 1711224  inst.: 6760507 (ipc= 3.3) sim_rate=8029 (inst/sec) elapsed = 0:0:14:02 / Fri May 15 01:40:56 2015
GPGPU-Sim uArch: cycles simulated: 1713724  inst.: 6762502 (ipc= 3.2) sim_rate=8021 (inst/sec) elapsed = 0:0:14:03 / Fri May 15 01:40:57 2015
GPGPU-Sim uArch: cycles simulated: 1715724  inst.: 6764117 (ipc= 3.2) sim_rate=8014 (inst/sec) elapsed = 0:0:14:04 / Fri May 15 01:40:58 2015
GPGPU-Sim uArch: cycles simulated: 1718224  inst.: 6766105 (ipc= 3.2) sim_rate=8007 (inst/sec) elapsed = 0:0:14:05 / Fri May 15 01:40:59 2015
GPGPU-Sim uArch: cycles simulated: 1720224  inst.: 6767559 (ipc= 3.2) sim_rate=7999 (inst/sec) elapsed = 0:0:14:06 / Fri May 15 01:41:00 2015
GPGPU-Sim uArch: cycles simulated: 1722724  inst.: 6769599 (ipc= 3.2) sim_rate=7992 (inst/sec) elapsed = 0:0:14:07 / Fri May 15 01:41:01 2015
GPGPU-Sim uArch: cycles simulated: 1725224  inst.: 6771457 (ipc= 3.2) sim_rate=7985 (inst/sec) elapsed = 0:0:14:08 / Fri May 15 01:41:02 2015
GPGPU-Sim uArch: cycles simulated: 1727224  inst.: 6773074 (ipc= 3.2) sim_rate=7977 (inst/sec) elapsed = 0:0:14:09 / Fri May 15 01:41:03 2015
GPGPU-Sim uArch: cycles simulated: 1729724  inst.: 6775151 (ipc= 3.2) sim_rate=7970 (inst/sec) elapsed = 0:0:14:10 / Fri May 15 01:41:04 2015
GPGPU-Sim uArch: cycles simulated: 1731724  inst.: 6776702 (ipc= 3.2) sim_rate=7963 (inst/sec) elapsed = 0:0:14:11 / Fri May 15 01:41:05 2015
GPGPU-Sim uArch: cycles simulated: 1734224  inst.: 6778457 (ipc= 3.1) sim_rate=7955 (inst/sec) elapsed = 0:0:14:12 / Fri May 15 01:41:06 2015
GPGPU-Sim uArch: cycles simulated: 1736724  inst.: 6780583 (ipc= 3.1) sim_rate=7949 (inst/sec) elapsed = 0:0:14:13 / Fri May 15 01:41:07 2015
GPGPU-Sim uArch: cycles simulated: 1738724  inst.: 6782231 (ipc= 3.1) sim_rate=7941 (inst/sec) elapsed = 0:0:14:14 / Fri May 15 01:41:08 2015
GPGPU-Sim uArch: cycles simulated: 1741224  inst.: 6784101 (ipc= 3.1) sim_rate=7934 (inst/sec) elapsed = 0:0:14:15 / Fri May 15 01:41:09 2015
GPGPU-Sim uArch: cycles simulated: 1743224  inst.: 6785624 (ipc= 3.1) sim_rate=7927 (inst/sec) elapsed = 0:0:14:16 / Fri May 15 01:41:10 2015
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1745724  inst.: 6787676 (ipc= 3.1) sim_rate=7920 (inst/sec) elapsed = 0:0:14:17 / Fri May 15 01:41:11 2015
GPGPU-Sim uArch: cycles simulated: 1748224  inst.: 6789595 (ipc= 3.1) sim_rate=7913 (inst/sec) elapsed = 0:0:14:18 / Fri May 15 01:41:12 2015
GPGPU-Sim uArch: cycles simulated: 1750224  inst.: 6791116 (ipc= 3.1) sim_rate=7905 (inst/sec) elapsed = 0:0:14:19 / Fri May 15 01:41:13 2015
GPGPU-Sim uArch: cycles simulated: 1752724  inst.: 6793135 (ipc= 3.1) sim_rate=7898 (inst/sec) elapsed = 0:0:14:20 / Fri May 15 01:41:14 2015
GPGPU-Sim uArch: cycles simulated: 1754724  inst.: 6794663 (ipc= 3.0) sim_rate=7891 (inst/sec) elapsed = 0:0:14:21 / Fri May 15 01:41:15 2015
GPGPU-Sim uArch: cycles simulated: 1757224  inst.: 6796615 (ipc= 3.0) sim_rate=7884 (inst/sec) elapsed = 0:0:14:22 / Fri May 15 01:41:16 2015
GPGPU-Sim uArch: cycles simulated: 1759724  inst.: 6798659 (ipc= 3.0) sim_rate=7877 (inst/sec) elapsed = 0:0:14:23 / Fri May 15 01:41:17 2015
GPGPU-Sim uArch: cycles simulated: 1761724  inst.: 6799994 (ipc= 3.0) sim_rate=7870 (inst/sec) elapsed = 0:0:14:24 / Fri May 15 01:41:18 2015
GPGPU-Sim uArch: cycles simulated: 1764224  inst.: 6802104 (ipc= 3.0) sim_rate=7863 (inst/sec) elapsed = 0:0:14:25 / Fri May 15 01:41:19 2015
GPGPU-Sim uArch: cycles simulated: 1766224  inst.: 6803646 (ipc= 3.0) sim_rate=7856 (inst/sec) elapsed = 0:0:14:26 / Fri May 15 01:41:20 2015
GPGPU-Sim uArch: cycles simulated: 1768724  inst.: 6805625 (ipc= 3.0) sim_rate=7849 (inst/sec) elapsed = 0:0:14:27 / Fri May 15 01:41:21 2015
GPGPU-Sim uArch: cycles simulated: 1771224  inst.: 6807643 (ipc= 3.0) sim_rate=7842 (inst/sec) elapsed = 0:0:14:28 / Fri May 15 01:41:22 2015
GPGPU-Sim uArch: cycles simulated: 1773224  inst.: 6809087 (ipc= 3.0) sim_rate=7835 (inst/sec) elapsed = 0:0:14:29 / Fri May 15 01:41:23 2015
GPGPU-Sim uArch: cycles simulated: 1775724  inst.: 6811202 (ipc= 3.0) sim_rate=7828 (inst/sec) elapsed = 0:0:14:30 / Fri May 15 01:41:24 2015
GPGPU-Sim uArch: cycles simulated: 1777724  inst.: 6812513 (ipc= 3.0) sim_rate=7821 (inst/sec) elapsed = 0:0:14:31 / Fri May 15 01:41:25 2015
GPGPU-Sim uArch: cycles simulated: 1780224  inst.: 6814687 (ipc= 2.9) sim_rate=7815 (inst/sec) elapsed = 0:0:14:32 / Fri May 15 01:41:26 2015
GPGPU-Sim uArch: cycles simulated: 1782224  inst.: 6816138 (ipc= 2.9) sim_rate=7807 (inst/sec) elapsed = 0:0:14:33 / Fri May 15 01:41:27 2015
GPGPU-Sim uArch: cycles simulated: 1784724  inst.: 6818231 (ipc= 2.9) sim_rate=7801 (inst/sec) elapsed = 0:0:14:34 / Fri May 15 01:41:28 2015
GPGPU-Sim uArch: cycles simulated: 1787224  inst.: 6820120 (ipc= 2.9) sim_rate=7794 (inst/sec) elapsed = 0:0:14:35 / Fri May 15 01:41:29 2015
GPGPU-Sim uArch: cycles simulated: 1789224  inst.: 6821733 (ipc= 2.9) sim_rate=7787 (inst/sec) elapsed = 0:0:14:36 / Fri May 15 01:41:30 2015
GPGPU-Sim uArch: cycles simulated: 1791724  inst.: 6823655 (ipc= 2.9) sim_rate=7780 (inst/sec) elapsed = 0:0:14:37 / Fri May 15 01:41:31 2015
GPGPU-Sim uArch: cycles simulated: 1793724  inst.: 6825224 (ipc= 2.9) sim_rate=7773 (inst/sec) elapsed = 0:0:14:38 / Fri May 15 01:41:32 2015
GPGPU-Sim uArch: cycles simulated: 1796224  inst.: 6827265 (ipc= 2.9) sim_rate=7767 (inst/sec) elapsed = 0:0:14:39 / Fri May 15 01:41:33 2015
GPGPU-Sim uArch: cycles simulated: 1798724  inst.: 6829153 (ipc= 2.9) sim_rate=7760 (inst/sec) elapsed = 0:0:14:40 / Fri May 15 01:41:34 2015
GPGPU-Sim uArch: cycles simulated: 1800724  inst.: 6830627 (ipc= 2.9) sim_rate=7753 (inst/sec) elapsed = 0:0:14:41 / Fri May 15 01:41:35 2015
GPGPU-Sim uArch: cycles simulated: 1803224  inst.: 6832644 (ipc= 2.9) sim_rate=7746 (inst/sec) elapsed = 0:0:14:42 / Fri May 15 01:41:36 2015
GPGPU-Sim uArch: cycles simulated: 1805224  inst.: 6834290 (ipc= 2.8) sim_rate=7739 (inst/sec) elapsed = 0:0:14:43 / Fri May 15 01:41:37 2015
GPGPU-Sim uArch: cycles simulated: 1807724  inst.: 6836018 (ipc= 2.8) sim_rate=7733 (inst/sec) elapsed = 0:0:14:44 / Fri May 15 01:41:38 2015
GPGPU-Sim uArch: cycles simulated: 1810224  inst.: 6838142 (ipc= 2.8) sim_rate=7726 (inst/sec) elapsed = 0:0:14:45 / Fri May 15 01:41:39 2015
GPGPU-Sim uArch: cycles simulated: 1812224  inst.: 6839750 (ipc= 2.8) sim_rate=7719 (inst/sec) elapsed = 0:0:14:46 / Fri May 15 01:41:40 2015
GPGPU-Sim uArch: cycles simulated: 1814724  inst.: 6841552 (ipc= 2.8) sim_rate=7713 (inst/sec) elapsed = 0:0:14:47 / Fri May 15 01:41:41 2015
GPGPU-Sim uArch: cycles simulated: 1816724  inst.: 6843177 (ipc= 2.8) sim_rate=7706 (inst/sec) elapsed = 0:0:14:48 / Fri May 15 01:41:42 2015
GPGPU-Sim uArch: cycles simulated: 1819224  inst.: 6845198 (ipc= 2.8) sim_rate=7699 (inst/sec) elapsed = 0:0:14:49 / Fri May 15 01:41:43 2015
GPGPU-Sim uArch: cycles simulated: 1821724  inst.: 6847181 (ipc= 2.8) sim_rate=7693 (inst/sec) elapsed = 0:0:14:50 / Fri May 15 01:41:44 2015
GPGPU-Sim uArch: cycles simulated: 1823724  inst.: 6848714 (ipc= 2.8) sim_rate=7686 (inst/sec) elapsed = 0:0:14:51 / Fri May 15 01:41:45 2015
GPGPU-Sim uArch: cycles simulated: 1826224  inst.: 6850704 (ipc= 2.8) sim_rate=7680 (inst/sec) elapsed = 0:0:14:52 / Fri May 15 01:41:46 2015
GPGPU-Sim uArch: cycles simulated: 1828224  inst.: 6852292 (ipc= 2.8) sim_rate=7673 (inst/sec) elapsed = 0:0:14:53 / Fri May 15 01:41:47 2015
GPGPU-Sim uArch: cycles simulated: 1830724  inst.: 6854210 (ipc= 2.8) sim_rate=7666 (inst/sec) elapsed = 0:0:14:54 / Fri May 15 01:41:48 2015
GPGPU-Sim uArch: cycles simulated: 1832724  inst.: 6855779 (ipc= 2.8) sim_rate=7660 (inst/sec) elapsed = 0:0:14:55 / Fri May 15 01:41:49 2015
GPGPU-Sim uArch: cycles simulated: 1835224  inst.: 6857719 (ipc= 2.7) sim_rate=7653 (inst/sec) elapsed = 0:0:14:56 / Fri May 15 01:41:50 2015
GPGPU-Sim uArch: cycles simulated: 1837224  inst.: 6859308 (ipc= 2.7) sim_rate=7646 (inst/sec) elapsed = 0:0:14:57 / Fri May 15 01:41:51 2015
GPGPU-Sim uArch: cycles simulated: 1839724  inst.: 6861278 (ipc= 2.7) sim_rate=7640 (inst/sec) elapsed = 0:0:14:58 / Fri May 15 01:41:52 2015
GPGPU-Sim uArch: cycles simulated: 1842224  inst.: 6863250 (ipc= 2.7) sim_rate=7634 (inst/sec) elapsed = 0:0:14:59 / Fri May 15 01:41:53 2015
GPGPU-Sim uArch: cycles simulated: 1844224  inst.: 6864705 (ipc= 2.7) sim_rate=7627 (inst/sec) elapsed = 0:0:15:00 / Fri May 15 01:41:54 2015
GPGPU-Sim uArch: cycles simulated: 1846724  inst.: 6866790 (ipc= 2.7) sim_rate=7621 (inst/sec) elapsed = 0:0:15:01 / Fri May 15 01:41:55 2015
GPGPU-Sim uArch: cycles simulated: 1848724  inst.: 6868365 (ipc= 2.7) sim_rate=7614 (inst/sec) elapsed = 0:0:15:02 / Fri May 15 01:41:56 2015
GPGPU-Sim uArch: cycles simulated: 1851224  inst.: 6870322 (ipc= 2.7) sim_rate=7608 (inst/sec) elapsed = 0:0:15:03 / Fri May 15 01:41:57 2015
GPGPU-Sim uArch: cycles simulated: 1853724  inst.: 6872334 (ipc= 2.7) sim_rate=7602 (inst/sec) elapsed = 0:0:15:04 / Fri May 15 01:41:58 2015
GPGPU-Sim uArch: cycles simulated: 1855724  inst.: 6873771 (ipc= 2.7) sim_rate=7595 (inst/sec) elapsed = 0:0:15:05 / Fri May 15 01:41:59 2015
GPGPU-Sim uArch: cycles simulated: 1858224  inst.: 6875810 (ipc= 2.7) sim_rate=7589 (inst/sec) elapsed = 0:0:15:06 / Fri May 15 01:42:00 2015
GPGPU-Sim uArch: cycles simulated: 1860224  inst.: 6877481 (ipc= 2.7) sim_rate=7582 (inst/sec) elapsed = 0:0:15:07 / Fri May 15 01:42:01 2015
GPGPU-Sim uArch: cycles simulated: 1862724  inst.: 6879369 (ipc= 2.7) sim_rate=7576 (inst/sec) elapsed = 0:0:15:08 / Fri May 15 01:42:02 2015
GPGPU-Sim uArch: cycles simulated: 1865224  inst.: 6881284 (ipc= 2.7) sim_rate=7570 (inst/sec) elapsed = 0:0:15:09 / Fri May 15 01:42:03 2015
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1867224  inst.: 6882783 (ipc= 2.6) sim_rate=7563 (inst/sec) elapsed = 0:0:15:10 / Fri May 15 01:42:04 2015
GPGPU-Sim uArch: cycles simulated: 1869724  inst.: 6884770 (ipc= 2.6) sim_rate=7557 (inst/sec) elapsed = 0:0:15:11 / Fri May 15 01:42:05 2015
GPGPU-Sim uArch: cycles simulated: 1871724  inst.: 6886447 (ipc= 2.6) sim_rate=7550 (inst/sec) elapsed = 0:0:15:12 / Fri May 15 01:42:06 2015
GPGPU-Sim uArch: cycles simulated: 1874224  inst.: 6888286 (ipc= 2.6) sim_rate=7544 (inst/sec) elapsed = 0:0:15:13 / Fri May 15 01:42:07 2015
GPGPU-Sim uArch: cycles simulated: 1876224  inst.: 6889896 (ipc= 2.6) sim_rate=7538 (inst/sec) elapsed = 0:0:15:14 / Fri May 15 01:42:08 2015
GPGPU-Sim uArch: cycles simulated: 1878724  inst.: 6891883 (ipc= 2.6) sim_rate=7532 (inst/sec) elapsed = 0:0:15:15 / Fri May 15 01:42:09 2015
GPGPU-Sim uArch: cycles simulated: 1881224  inst.: 6893805 (ipc= 2.6) sim_rate=7525 (inst/sec) elapsed = 0:0:15:16 / Fri May 15 01:42:10 2015
GPGPU-Sim uArch: cycles simulated: 1883224  inst.: 6895371 (ipc= 2.6) sim_rate=7519 (inst/sec) elapsed = 0:0:15:17 / Fri May 15 01:42:11 2015
GPGPU-Sim uArch: cycles simulated: 1885724  inst.: 6897421 (ipc= 2.6) sim_rate=7513 (inst/sec) elapsed = 0:0:15:18 / Fri May 15 01:42:12 2015
GPGPU-Sim uArch: cycles simulated: 1887724  inst.: 6898926 (ipc= 2.6) sim_rate=7506 (inst/sec) elapsed = 0:0:15:19 / Fri May 15 01:42:13 2015
GPGPU-Sim uArch: cycles simulated: 1890224  inst.: 6900768 (ipc= 2.6) sim_rate=7500 (inst/sec) elapsed = 0:0:15:20 / Fri May 15 01:42:14 2015
GPGPU-Sim uArch: cycles simulated: 1892724  inst.: 6902830 (ipc= 2.6) sim_rate=7494 (inst/sec) elapsed = 0:0:15:21 / Fri May 15 01:42:15 2015
GPGPU-Sim uArch: cycles simulated: 1894724  inst.: 6904296 (ipc= 2.6) sim_rate=7488 (inst/sec) elapsed = 0:0:15:22 / Fri May 15 01:42:16 2015
GPGPU-Sim uArch: cycles simulated: 1897224  inst.: 6906237 (ipc= 2.6) sim_rate=7482 (inst/sec) elapsed = 0:0:15:23 / Fri May 15 01:42:17 2015
GPGPU-Sim uArch: cycles simulated: 1899224  inst.: 6907884 (ipc= 2.6) sim_rate=7476 (inst/sec) elapsed = 0:0:15:24 / Fri May 15 01:42:18 2015
GPGPU-Sim uArch: cycles simulated: 1901724  inst.: 6909892 (ipc= 2.5) sim_rate=7470 (inst/sec) elapsed = 0:0:15:25 / Fri May 15 01:42:19 2015
GPGPU-Sim uArch: cycles simulated: 1904224  inst.: 6911765 (ipc= 2.5) sim_rate=7464 (inst/sec) elapsed = 0:0:15:26 / Fri May 15 01:42:20 2015
GPGPU-Sim uArch: cycles simulated: 1906224  inst.: 6913408 (ipc= 2.5) sim_rate=7457 (inst/sec) elapsed = 0:0:15:27 / Fri May 15 01:42:21 2015
GPGPU-Sim uArch: cycles simulated: 1908724  inst.: 6915275 (ipc= 2.5) sim_rate=7451 (inst/sec) elapsed = 0:0:15:28 / Fri May 15 01:42:22 2015
GPGPU-Sim uArch: cycles simulated: 1910724  inst.: 6916978 (ipc= 2.5) sim_rate=7445 (inst/sec) elapsed = 0:0:15:29 / Fri May 15 01:42:23 2015
GPGPU-Sim uArch: cycles simulated: 1913224  inst.: 6918654 (ipc= 2.5) sim_rate=7439 (inst/sec) elapsed = 0:0:15:30 / Fri May 15 01:42:24 2015
GPGPU-Sim uArch: cycles simulated: 1915224  inst.: 6920539 (ipc= 2.5) sim_rate=7433 (inst/sec) elapsed = 0:0:15:31 / Fri May 15 01:42:25 2015
GPGPU-Sim uArch: cycles simulated: 1917724  inst.: 6922484 (ipc= 2.5) sim_rate=7427 (inst/sec) elapsed = 0:0:15:32 / Fri May 15 01:42:26 2015
GPGPU-Sim uArch: cycles simulated: 1920224  inst.: 6924509 (ipc= 2.5) sim_rate=7421 (inst/sec) elapsed = 0:0:15:33 / Fri May 15 01:42:27 2015
GPGPU-Sim uArch: cycles simulated: 1922224  inst.: 6926096 (ipc= 2.5) sim_rate=7415 (inst/sec) elapsed = 0:0:15:34 / Fri May 15 01:42:28 2015
GPGPU-Sim uArch: cycles simulated: 1924724  inst.: 6928173 (ipc= 2.5) sim_rate=7409 (inst/sec) elapsed = 0:0:15:35 / Fri May 15 01:42:29 2015
GPGPU-Sim uArch: cycles simulated: 1927224  inst.: 6930202 (ipc= 2.5) sim_rate=7404 (inst/sec) elapsed = 0:0:15:36 / Fri May 15 01:42:30 2015
GPGPU-Sim uArch: cycles simulated: 1929224  inst.: 6931661 (ipc= 2.5) sim_rate=7397 (inst/sec) elapsed = 0:0:15:37 / Fri May 15 01:42:31 2015
GPGPU-Sim uArch: cycles simulated: 1931724  inst.: 6933626 (ipc= 2.5) sim_rate=7391 (inst/sec) elapsed = 0:0:15:38 / Fri May 15 01:42:32 2015
GPGPU-Sim uArch: cycles simulated: 1933724  inst.: 6935191 (ipc= 2.5) sim_rate=7385 (inst/sec) elapsed = 0:0:15:39 / Fri May 15 01:42:33 2015
GPGPU-Sim uArch: cycles simulated: 1936224  inst.: 6937195 (ipc= 2.5) sim_rate=7379 (inst/sec) elapsed = 0:0:15:40 / Fri May 15 01:42:34 2015
GPGPU-Sim uArch: cycles simulated: 1938724  inst.: 6939062 (ipc= 2.5) sim_rate=7374 (inst/sec) elapsed = 0:0:15:41 / Fri May 15 01:42:35 2015
GPGPU-Sim uArch: cycles simulated: 1940724  inst.: 6940720 (ipc= 2.5) sim_rate=7368 (inst/sec) elapsed = 0:0:15:42 / Fri May 15 01:42:36 2015
GPGPU-Sim uArch: cycles simulated: 1943224  inst.: 6942669 (ipc= 2.4) sim_rate=7362 (inst/sec) elapsed = 0:0:15:43 / Fri May 15 01:42:37 2015
GPGPU-Sim uArch: cycles simulated: 1945224  inst.: 6944238 (ipc= 2.4) sim_rate=7356 (inst/sec) elapsed = 0:0:15:44 / Fri May 15 01:42:38 2015
GPGPU-Sim uArch: cycles simulated: 1947724  inst.: 6946220 (ipc= 2.4) sim_rate=7350 (inst/sec) elapsed = 0:0:15:45 / Fri May 15 01:42:39 2015
GPGPU-Sim uArch: cycles simulated: 1950224  inst.: 6948177 (ipc= 2.4) sim_rate=7344 (inst/sec) elapsed = 0:0:15:46 / Fri May 15 01:42:40 2015
GPGPU-Sim uArch: cycles simulated: 1952224  inst.: 6949724 (ipc= 2.4) sim_rate=7338 (inst/sec) elapsed = 0:0:15:47 / Fri May 15 01:42:41 2015
GPGPU-Sim uArch: cycles simulated: 1954724  inst.: 6951643 (ipc= 2.4) sim_rate=7332 (inst/sec) elapsed = 0:0:15:48 / Fri May 15 01:42:42 2015
GPGPU-Sim uArch: cycles simulated: 1957224  inst.: 6953711 (ipc= 2.4) sim_rate=7327 (inst/sec) elapsed = 0:0:15:49 / Fri May 15 01:42:43 2015
GPGPU-Sim uArch: cycles simulated: 1959224  inst.: 6955179 (ipc= 2.4) sim_rate=7321 (inst/sec) elapsed = 0:0:15:50 / Fri May 15 01:42:44 2015
GPGPU-Sim uArch: cycles simulated: 1961724  inst.: 6957188 (ipc= 2.4) sim_rate=7315 (inst/sec) elapsed = 0:0:15:51 / Fri May 15 01:42:45 2015
GPGPU-Sim uArch: cycles simulated: 1963724  inst.: 6958791 (ipc= 2.4) sim_rate=7309 (inst/sec) elapsed = 0:0:15:52 / Fri May 15 01:42:46 2015
GPGPU-Sim uArch: cycles simulated: 1966224  inst.: 6960661 (ipc= 2.4) sim_rate=7303 (inst/sec) elapsed = 0:0:15:53 / Fri May 15 01:42:47 2015
GPGPU-Sim uArch: cycles simulated: 1968724  inst.: 6962757 (ipc= 2.4) sim_rate=7298 (inst/sec) elapsed = 0:0:15:54 / Fri May 15 01:42:48 2015
GPGPU-Sim uArch: cycles simulated: 1970724  inst.: 6964300 (ipc= 2.4) sim_rate=7292 (inst/sec) elapsed = 0:0:15:55 / Fri May 15 01:42:49 2015
GPGPU-Sim uArch: cycles simulated: 1973224  inst.: 6966282 (ipc= 2.4) sim_rate=7286 (inst/sec) elapsed = 0:0:15:56 / Fri May 15 01:42:50 2015
GPGPU-Sim uArch: cycles simulated: 1975224  inst.: 6967833 (ipc= 2.4) sim_rate=7280 (inst/sec) elapsed = 0:0:15:57 / Fri May 15 01:42:51 2015
GPGPU-Sim uArch: cycles simulated: 1977724  inst.: 6969768 (ipc= 2.4) sim_rate=7275 (inst/sec) elapsed = 0:0:15:58 / Fri May 15 01:42:52 2015
GPGPU-Sim uArch: cycles simulated: 1979724  inst.: 6971443 (ipc= 2.4) sim_rate=7269 (inst/sec) elapsed = 0:0:15:59 / Fri May 15 01:42:53 2015
GPGPU-Sim uArch: cycles simulated: 1982224  inst.: 6973381 (ipc= 2.4) sim_rate=7263 (inst/sec) elapsed = 0:0:16:00 / Fri May 15 01:42:54 2015
GPGPU-Sim uArch: cycles simulated: 1984224  inst.: 6974980 (ipc= 2.4) sim_rate=7258 (inst/sec) elapsed = 0:0:16:01 / Fri May 15 01:42:55 2015
GPGPU-Sim uArch: cycles simulated: 1986724  inst.: 6976916 (ipc= 2.3) sim_rate=7252 (inst/sec) elapsed = 0:0:16:02 / Fri May 15 01:42:56 2015
GPGPU-Sim uArch: cycles simulated: 1989224  inst.: 6978740 (ipc= 2.3) sim_rate=7246 (inst/sec) elapsed = 0:0:16:03 / Fri May 15 01:42:57 2015
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1991224  inst.: 6980320 (ipc= 2.3) sim_rate=7240 (inst/sec) elapsed = 0:0:16:04 / Fri May 15 01:42:58 2015
GPGPU-Sim uArch: cycles simulated: 1993724  inst.: 6982412 (ipc= 2.3) sim_rate=7235 (inst/sec) elapsed = 0:0:16:05 / Fri May 15 01:42:59 2015
GPGPU-Sim uArch: cycles simulated: 1996224  inst.: 6984374 (ipc= 2.3) sim_rate=7230 (inst/sec) elapsed = 0:0:16:06 / Fri May 15 01:43:00 2015
GPGPU-Sim uArch: cycles simulated: 1998224  inst.: 6986030 (ipc= 2.3) sim_rate=7224 (inst/sec) elapsed = 0:0:16:07 / Fri May 15 01:43:01 2015
GPGPU-Sim uArch: cycles simulated: 2000724  inst.: 6988046 (ipc= 2.3) sim_rate=7219 (inst/sec) elapsed = 0:0:16:08 / Fri May 15 01:43:02 2015
GPGPU-Sim uArch: cycles simulated: 2002724  inst.: 6989560 (ipc= 2.3) sim_rate=7213 (inst/sec) elapsed = 0:0:16:09 / Fri May 15 01:43:03 2015
GPGPU-Sim uArch: cycles simulated: 2005224  inst.: 6991354 (ipc= 2.3) sim_rate=7207 (inst/sec) elapsed = 0:0:16:10 / Fri May 15 01:43:04 2015
GPGPU-Sim uArch: cycles simulated: 2007724  inst.: 6993491 (ipc= 2.3) sim_rate=7202 (inst/sec) elapsed = 0:0:16:11 / Fri May 15 01:43:05 2015
GPGPU-Sim uArch: cycles simulated: 2009724  inst.: 6994930 (ipc= 2.3) sim_rate=7196 (inst/sec) elapsed = 0:0:16:12 / Fri May 15 01:43:06 2015
GPGPU-Sim uArch: cycles simulated: 2012224  inst.: 6996977 (ipc= 2.3) sim_rate=7191 (inst/sec) elapsed = 0:0:16:13 / Fri May 15 01:43:07 2015
GPGPU-Sim uArch: cycles simulated: 2014224  inst.: 6998669 (ipc= 2.3) sim_rate=7185 (inst/sec) elapsed = 0:0:16:14 / Fri May 15 01:43:08 2015
GPGPU-Sim uArch: cycles simulated: 2016724  inst.: 7000669 (ipc= 2.3) sim_rate=7180 (inst/sec) elapsed = 0:0:16:15 / Fri May 15 01:43:09 2015
GPGPU-Sim uArch: cycles simulated: 2019224  inst.: 7002673 (ipc= 2.3) sim_rate=7174 (inst/sec) elapsed = 0:0:16:16 / Fri May 15 01:43:10 2015
GPGPU-Sim uArch: cycles simulated: 2021224  inst.: 7004343 (ipc= 2.3) sim_rate=7169 (inst/sec) elapsed = 0:0:16:17 / Fri May 15 01:43:11 2015
GPGPU-Sim uArch: cycles simulated: 2023724  inst.: 7006461 (ipc= 2.3) sim_rate=7164 (inst/sec) elapsed = 0:0:16:18 / Fri May 15 01:43:12 2015
GPGPU-Sim uArch: cycles simulated: 2026224  inst.: 7008117 (ipc= 2.3) sim_rate=7158 (inst/sec) elapsed = 0:0:16:19 / Fri May 15 01:43:13 2015
GPGPU-Sim uArch: cycles simulated: 2028224  inst.: 7009851 (ipc= 2.3) sim_rate=7152 (inst/sec) elapsed = 0:0:16:20 / Fri May 15 01:43:14 2015
GPGPU-Sim uArch: cycles simulated: 2030724  inst.: 7011767 (ipc= 2.3) sim_rate=7147 (inst/sec) elapsed = 0:0:16:21 / Fri May 15 01:43:15 2015
GPGPU-Sim uArch: cycles simulated: 2032724  inst.: 7013257 (ipc= 2.3) sim_rate=7141 (inst/sec) elapsed = 0:0:16:22 / Fri May 15 01:43:16 2015
GPGPU-Sim uArch: cycles simulated: 2035224  inst.: 7015333 (ipc= 2.3) sim_rate=7136 (inst/sec) elapsed = 0:0:16:23 / Fri May 15 01:43:17 2015
GPGPU-Sim uArch: cycles simulated: 2037724  inst.: 7017169 (ipc= 2.2) sim_rate=7131 (inst/sec) elapsed = 0:0:16:24 / Fri May 15 01:43:18 2015
GPGPU-Sim uArch: cycles simulated: 2039724  inst.: 7018771 (ipc= 2.2) sim_rate=7125 (inst/sec) elapsed = 0:0:16:25 / Fri May 15 01:43:19 2015
GPGPU-Sim uArch: cycles simulated: 2042224  inst.: 7020766 (ipc= 2.2) sim_rate=7120 (inst/sec) elapsed = 0:0:16:26 / Fri May 15 01:43:20 2015
GPGPU-Sim uArch: cycles simulated: 2044224  inst.: 7022287 (ipc= 2.2) sim_rate=7114 (inst/sec) elapsed = 0:0:16:27 / Fri May 15 01:43:21 2015
GPGPU-Sim uArch: cycles simulated: 2046724  inst.: 7024208 (ipc= 2.2) sim_rate=7109 (inst/sec) elapsed = 0:0:16:28 / Fri May 15 01:43:22 2015
GPGPU-Sim uArch: cycles simulated: 2049224  inst.: 7026302 (ipc= 2.2) sim_rate=7104 (inst/sec) elapsed = 0:0:16:29 / Fri May 15 01:43:23 2015
GPGPU-Sim uArch: cycles simulated: 2051224  inst.: 7027686 (ipc= 2.2) sim_rate=7098 (inst/sec) elapsed = 0:0:16:30 / Fri May 15 01:43:24 2015
GPGPU-Sim uArch: cycles simulated: 2053724  inst.: 7029845 (ipc= 2.2) sim_rate=7093 (inst/sec) elapsed = 0:0:16:31 / Fri May 15 01:43:25 2015
GPGPU-Sim uArch: cycles simulated: 2056224  inst.: 7031701 (ipc= 2.2) sim_rate=7088 (inst/sec) elapsed = 0:0:16:32 / Fri May 15 01:43:26 2015
GPGPU-Sim uArch: cycles simulated: 2058224  inst.: 7033360 (ipc= 2.2) sim_rate=7082 (inst/sec) elapsed = 0:0:16:33 / Fri May 15 01:43:27 2015
GPGPU-Sim uArch: cycles simulated: 2060724  inst.: 7035187 (ipc= 2.2) sim_rate=7077 (inst/sec) elapsed = 0:0:16:34 / Fri May 15 01:43:28 2015
GPGPU-Sim uArch: cycles simulated: 2062724  inst.: 7037017 (ipc= 2.2) sim_rate=7072 (inst/sec) elapsed = 0:0:16:35 / Fri May 15 01:43:29 2015
GPGPU-Sim uArch: cycles simulated: 2065224  inst.: 7038969 (ipc= 2.2) sim_rate=7067 (inst/sec) elapsed = 0:0:16:36 / Fri May 15 01:43:30 2015
GPGPU-Sim uArch: cycles simulated: 2067724  inst.: 7040963 (ipc= 2.2) sim_rate=7062 (inst/sec) elapsed = 0:0:16:37 / Fri May 15 01:43:31 2015
GPGPU-Sim uArch: cycles simulated: 2069724  inst.: 7042549 (ipc= 2.2) sim_rate=7056 (inst/sec) elapsed = 0:0:16:38 / Fri May 15 01:43:32 2015
GPGPU-Sim uArch: cycles simulated: 2072224  inst.: 7044446 (ipc= 2.2) sim_rate=7051 (inst/sec) elapsed = 0:0:16:39 / Fri May 15 01:43:33 2015
GPGPU-Sim uArch: cycles simulated: 2074224  inst.: 7046158 (ipc= 2.2) sim_rate=7046 (inst/sec) elapsed = 0:0:16:40 / Fri May 15 01:43:34 2015
GPGPU-Sim uArch: cycles simulated: 2076724  inst.: 7048129 (ipc= 2.2) sim_rate=7041 (inst/sec) elapsed = 0:0:16:41 / Fri May 15 01:43:35 2015
GPGPU-Sim uArch: cycles simulated: 2079224  inst.: 7050150 (ipc= 2.2) sim_rate=7036 (inst/sec) elapsed = 0:0:16:42 / Fri May 15 01:43:36 2015
GPGPU-Sim uArch: cycles simulated: 2081224  inst.: 7051641 (ipc= 2.2) sim_rate=7030 (inst/sec) elapsed = 0:0:16:43 / Fri May 15 01:43:37 2015
GPGPU-Sim uArch: cycles simulated: 2083724  inst.: 7053518 (ipc= 2.2) sim_rate=7025 (inst/sec) elapsed = 0:0:16:44 / Fri May 15 01:43:38 2015
GPGPU-Sim uArch: cycles simulated: 2086224  inst.: 7055415 (ipc= 2.2) sim_rate=7020 (inst/sec) elapsed = 0:0:16:45 / Fri May 15 01:43:39 2015
GPGPU-Sim uArch: cycles simulated: 2088224  inst.: 7057099 (ipc= 2.2) sim_rate=7015 (inst/sec) elapsed = 0:0:16:46 / Fri May 15 01:43:40 2015
GPGPU-Sim uArch: cycles simulated: 2090724  inst.: 7059129 (ipc= 2.2) sim_rate=7010 (inst/sec) elapsed = 0:0:16:47 / Fri May 15 01:43:41 2015
GPGPU-Sim uArch: cycles simulated: 2092724  inst.: 7060646 (ipc= 2.2) sim_rate=7004 (inst/sec) elapsed = 0:0:16:48 / Fri May 15 01:43:42 2015
GPGPU-Sim uArch: cycles simulated: 2095224  inst.: 7062573 (ipc= 2.2) sim_rate=6999 (inst/sec) elapsed = 0:0:16:49 / Fri May 15 01:43:43 2015
GPGPU-Sim uArch: cycles simulated: 2097724  inst.: 7064473 (ipc= 2.1) sim_rate=6994 (inst/sec) elapsed = 0:0:16:50 / Fri May 15 01:43:44 2015
GPGPU-Sim uArch: cycles simulated: 2099724  inst.: 7066150 (ipc= 2.1) sim_rate=6989 (inst/sec) elapsed = 0:0:16:51 / Fri May 15 01:43:45 2015
GPGPU-Sim uArch: cycles simulated: 2102224  inst.: 7068088 (ipc= 2.1) sim_rate=6984 (inst/sec) elapsed = 0:0:16:52 / Fri May 15 01:43:46 2015
GPGPU-Sim uArch: cycles simulated: 2104224  inst.: 7069641 (ipc= 2.1) sim_rate=6978 (inst/sec) elapsed = 0:0:16:53 / Fri May 15 01:43:47 2015
GPGPU-Sim uArch: cycles simulated: 2106724  inst.: 7071714 (ipc= 2.1) sim_rate=6974 (inst/sec) elapsed = 0:0:16:54 / Fri May 15 01:43:48 2015
GPGPU-Sim uArch: cycles simulated: 2109224  inst.: 7073706 (ipc= 2.1) sim_rate=6969 (inst/sec) elapsed = 0:0:16:55 / Fri May 15 01:43:49 2015
GPGPU-Sim uArch: cycles simulated: 2111224  inst.: 7075226 (ipc= 2.1) sim_rate=6963 (inst/sec) elapsed = 0:0:16:56 / Fri May 15 01:43:50 2015
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2113724  inst.: 7077076 (ipc= 2.1) sim_rate=6958 (inst/sec) elapsed = 0:0:16:57 / Fri May 15 01:43:51 2015
GPGPU-Sim uArch: cycles simulated: 2115724  inst.: 7078702 (ipc= 2.1) sim_rate=6953 (inst/sec) elapsed = 0:0:16:58 / Fri May 15 01:43:52 2015
GPGPU-Sim uArch: cycles simulated: 2118224  inst.: 7080654 (ipc= 2.1) sim_rate=6948 (inst/sec) elapsed = 0:0:16:59 / Fri May 15 01:43:53 2015
GPGPU-Sim uArch: cycles simulated: 2120724  inst.: 7082576 (ipc= 2.1) sim_rate=6943 (inst/sec) elapsed = 0:0:17:00 / Fri May 15 01:43:54 2015
GPGPU-Sim uArch: cycles simulated: 2122724  inst.: 7084250 (ipc= 2.1) sim_rate=6938 (inst/sec) elapsed = 0:0:17:01 / Fri May 15 01:43:55 2015
GPGPU-Sim uArch: cycles simulated: 2125224  inst.: 7086172 (ipc= 2.1) sim_rate=6933 (inst/sec) elapsed = 0:0:17:02 / Fri May 15 01:43:56 2015
GPGPU-Sim uArch: cycles simulated: 2127224  inst.: 7087753 (ipc= 2.1) sim_rate=6928 (inst/sec) elapsed = 0:0:17:03 / Fri May 15 01:43:57 2015
GPGPU-Sim uArch: cycles simulated: 2129724  inst.: 7089665 (ipc= 2.1) sim_rate=6923 (inst/sec) elapsed = 0:0:17:04 / Fri May 15 01:43:58 2015
GPGPU-Sim uArch: cycles simulated: 2132224  inst.: 7091638 (ipc= 2.1) sim_rate=6918 (inst/sec) elapsed = 0:0:17:05 / Fri May 15 01:43:59 2015
GPGPU-Sim uArch: cycles simulated: 2134224  inst.: 7093176 (ipc= 2.1) sim_rate=6913 (inst/sec) elapsed = 0:0:17:06 / Fri May 15 01:44:00 2015
GPGPU-Sim uArch: cycles simulated: 2136724  inst.: 7095224 (ipc= 2.1) sim_rate=6908 (inst/sec) elapsed = 0:0:17:07 / Fri May 15 01:44:01 2015
GPGPU-Sim uArch: cycles simulated: 2139224  inst.: 7097128 (ipc= 2.1) sim_rate=6903 (inst/sec) elapsed = 0:0:17:08 / Fri May 15 01:44:02 2015
GPGPU-Sim uArch: cycles simulated: 2141224  inst.: 7098694 (ipc= 2.1) sim_rate=6898 (inst/sec) elapsed = 0:0:17:09 / Fri May 15 01:44:03 2015
GPGPU-Sim uArch: cycles simulated: 2143724  inst.: 7100571 (ipc= 2.1) sim_rate=6893 (inst/sec) elapsed = 0:0:17:10 / Fri May 15 01:44:04 2015
GPGPU-Sim uArch: cycles simulated: 2145724  inst.: 7102034 (ipc= 2.1) sim_rate=6888 (inst/sec) elapsed = 0:0:17:11 / Fri May 15 01:44:05 2015
GPGPU-Sim uArch: cycles simulated: 2148224  inst.: 7104180 (ipc= 2.1) sim_rate=6883 (inst/sec) elapsed = 0:0:17:12 / Fri May 15 01:44:06 2015
GPGPU-Sim uArch: cycles simulated: 2150724  inst.: 7106025 (ipc= 2.1) sim_rate=6879 (inst/sec) elapsed = 0:0:17:13 / Fri May 15 01:44:07 2015
GPGPU-Sim uArch: cycles simulated: 2152724  inst.: 7107775 (ipc= 2.1) sim_rate=6874 (inst/sec) elapsed = 0:0:17:14 / Fri May 15 01:44:08 2015
GPGPU-Sim uArch: cycles simulated: 2155224  inst.: 7109656 (ipc= 2.1) sim_rate=6869 (inst/sec) elapsed = 0:0:17:15 / Fri May 15 01:44:09 2015
GPGPU-Sim uArch: cycles simulated: 2157224  inst.: 7111272 (ipc= 2.1) sim_rate=6864 (inst/sec) elapsed = 0:0:17:16 / Fri May 15 01:44:10 2015
GPGPU-Sim uArch: cycles simulated: 2159724  inst.: 7113356 (ipc= 2.1) sim_rate=6859 (inst/sec) elapsed = 0:0:17:17 / Fri May 15 01:44:11 2015
GPGPU-Sim uArch: cycles simulated: 2162224  inst.: 7115181 (ipc= 2.1) sim_rate=6854 (inst/sec) elapsed = 0:0:17:18 / Fri May 15 01:44:12 2015
GPGPU-Sim uArch: cycles simulated: 2164224  inst.: 7116847 (ipc= 2.1) sim_rate=6849 (inst/sec) elapsed = 0:0:17:19 / Fri May 15 01:44:13 2015
GPGPU-Sim uArch: cycles simulated: 2166724  inst.: 7118812 (ipc= 2.0) sim_rate=6845 (inst/sec) elapsed = 0:0:17:20 / Fri May 15 01:44:14 2015
GPGPU-Sim uArch: cycles simulated: 2169224  inst.: 7120704 (ipc= 2.0) sim_rate=6840 (inst/sec) elapsed = 0:0:17:21 / Fri May 15 01:44:15 2015
GPGPU-Sim uArch: cycles simulated: 2171224  inst.: 7122374 (ipc= 2.0) sim_rate=6835 (inst/sec) elapsed = 0:0:17:22 / Fri May 15 01:44:16 2015
GPGPU-Sim uArch: cycles simulated: 2173724  inst.: 7124291 (ipc= 2.0) sim_rate=6830 (inst/sec) elapsed = 0:0:17:23 / Fri May 15 01:44:17 2015
GPGPU-Sim uArch: cycles simulated: 2175724  inst.: 7125939 (ipc= 2.0) sim_rate=6825 (inst/sec) elapsed = 0:0:17:24 / Fri May 15 01:44:18 2015
GPGPU-Sim uArch: cycles simulated: 2178224  inst.: 7127710 (ipc= 2.0) sim_rate=6820 (inst/sec) elapsed = 0:0:17:25 / Fri May 15 01:44:19 2015
GPGPU-Sim uArch: cycles simulated: 2180724  inst.: 7129753 (ipc= 2.0) sim_rate=6816 (inst/sec) elapsed = 0:0:17:26 / Fri May 15 01:44:20 2015
GPGPU-Sim uArch: cycles simulated: 2182724  inst.: 7131273 (ipc= 2.0) sim_rate=6811 (inst/sec) elapsed = 0:0:17:27 / Fri May 15 01:44:21 2015
GPGPU-Sim uArch: cycles simulated: 2185224  inst.: 7133225 (ipc= 2.0) sim_rate=6806 (inst/sec) elapsed = 0:0:17:28 / Fri May 15 01:44:22 2015
GPGPU-Sim uArch: cycles simulated: 2187224  inst.: 7134866 (ipc= 2.0) sim_rate=6801 (inst/sec) elapsed = 0:0:17:29 / Fri May 15 01:44:23 2015
GPGPU-Sim uArch: cycles simulated: 2189724  inst.: 7136728 (ipc= 2.0) sim_rate=6796 (inst/sec) elapsed = 0:0:17:30 / Fri May 15 01:44:24 2015
GPGPU-Sim uArch: cycles simulated: 2192224  inst.: 7138710 (ipc= 2.0) sim_rate=6792 (inst/sec) elapsed = 0:0:17:31 / Fri May 15 01:44:25 2015
GPGPU-Sim uArch: cycles simulated: 2194224  inst.: 7140338 (ipc= 2.0) sim_rate=6787 (inst/sec) elapsed = 0:0:17:32 / Fri May 15 01:44:26 2015
GPGPU-Sim uArch: cycles simulated: 2196724  inst.: 7142266 (ipc= 2.0) sim_rate=6782 (inst/sec) elapsed = 0:0:17:33 / Fri May 15 01:44:27 2015
GPGPU-Sim uArch: cycles simulated: 2199224  inst.: 7144157 (ipc= 2.0) sim_rate=6778 (inst/sec) elapsed = 0:0:17:34 / Fri May 15 01:44:28 2015
GPGPU-Sim uArch: cycles simulated: 2201224  inst.: 7145756 (ipc= 2.0) sim_rate=6773 (inst/sec) elapsed = 0:0:17:35 / Fri May 15 01:44:29 2015
GPGPU-Sim uArch: cycles simulated: 2203724  inst.: 7147657 (ipc= 2.0) sim_rate=6768 (inst/sec) elapsed = 0:0:17:36 / Fri May 15 01:44:30 2015
GPGPU-Sim uArch: cycles simulated: 2205724  inst.: 7149330 (ipc= 2.0) sim_rate=6763 (inst/sec) elapsed = 0:0:17:37 / Fri May 15 01:44:31 2015
GPGPU-Sim uArch: cycles simulated: 2208224  inst.: 7151200 (ipc= 2.0) sim_rate=6759 (inst/sec) elapsed = 0:0:17:38 / Fri May 15 01:44:32 2015
GPGPU-Sim uArch: cycles simulated: 2210724  inst.: 7153201 (ipc= 2.0) sim_rate=6754 (inst/sec) elapsed = 0:0:17:39 / Fri May 15 01:44:33 2015
GPGPU-Sim uArch: cycles simulated: 2212724  inst.: 7154792 (ipc= 2.0) sim_rate=6749 (inst/sec) elapsed = 0:0:17:40 / Fri May 15 01:44:34 2015
GPGPU-Sim uArch: cycles simulated: 2215224  inst.: 7156900 (ipc= 2.0) sim_rate=6745 (inst/sec) elapsed = 0:0:17:41 / Fri May 15 01:44:35 2015
GPGPU-Sim uArch: cycles simulated: 2217224  inst.: 7158367 (ipc= 2.0) sim_rate=6740 (inst/sec) elapsed = 0:0:17:42 / Fri May 15 01:44:36 2015
GPGPU-Sim uArch: cycles simulated: 2219724  inst.: 7160430 (ipc= 2.0) sim_rate=6736 (inst/sec) elapsed = 0:0:17:43 / Fri May 15 01:44:37 2015
GPGPU-Sim uArch: cycles simulated: 2222224  inst.: 7162300 (ipc= 2.0) sim_rate=6731 (inst/sec) elapsed = 0:0:17:44 / Fri May 15 01:44:38 2015
GPGPU-Sim uArch: cycles simulated: 2224224  inst.: 7164000 (ipc= 2.0) sim_rate=6726 (inst/sec) elapsed = 0:0:17:45 / Fri May 15 01:44:39 2015
GPGPU-Sim uArch: cycles simulated: 2226724  inst.: 7165774 (ipc= 2.0) sim_rate=6722 (inst/sec) elapsed = 0:0:17:46 / Fri May 15 01:44:40 2015
GPGPU-Sim uArch: cycles simulated: 2229224  inst.: 7167886 (ipc= 2.0) sim_rate=6717 (inst/sec) elapsed = 0:0:17:47 / Fri May 15 01:44:41 2015
GPGPU-Sim uArch: cycles simulated: 2231224  inst.: 7169497 (ipc= 2.0) sim_rate=6713 (inst/sec) elapsed = 0:0:17:48 / Fri May 15 01:44:42 2015
GPGPU-Sim uArch: cycles simulated: 2233724  inst.: 7171337 (ipc= 2.0) sim_rate=6708 (inst/sec) elapsed = 0:0:17:49 / Fri May 15 01:44:43 2015
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2235724  inst.: 7173011 (ipc= 2.0) sim_rate=6703 (inst/sec) elapsed = 0:0:17:50 / Fri May 15 01:44:44 2015
GPGPU-Sim uArch: cycles simulated: 2238224  inst.: 7174712 (ipc= 2.0) sim_rate=6699 (inst/sec) elapsed = 0:0:17:51 / Fri May 15 01:44:45 2015
GPGPU-Sim uArch: cycles simulated: 2240724  inst.: 7176130 (ipc= 2.0) sim_rate=6694 (inst/sec) elapsed = 0:0:17:52 / Fri May 15 01:44:46 2015
GPGPU-Sim uArch: cycles simulated: 2242724  inst.: 7177447 (ipc= 2.0) sim_rate=6689 (inst/sec) elapsed = 0:0:17:53 / Fri May 15 01:44:47 2015
GPGPU-Sim uArch: cycles simulated: 2245224  inst.: 7178955 (ipc= 1.9) sim_rate=6684 (inst/sec) elapsed = 0:0:17:54 / Fri May 15 01:44:48 2015
GPGPU-Sim uArch: cycles simulated: 2247724  inst.: 7180345 (ipc= 1.9) sim_rate=6679 (inst/sec) elapsed = 0:0:17:55 / Fri May 15 01:44:49 2015
GPGPU-Sim uArch: cycles simulated: 2249724  inst.: 7181297 (ipc= 1.9) sim_rate=6674 (inst/sec) elapsed = 0:0:17:56 / Fri May 15 01:44:50 2015
GPGPU-Sim uArch: cycles simulated: 2252224  inst.: 7182067 (ipc= 1.9) sim_rate=6668 (inst/sec) elapsed = 0:0:17:57 / Fri May 15 01:44:51 2015
GPGPU-Sim uArch: cycles simulated: 2254224  inst.: 7182556 (ipc= 1.9) sim_rate=6662 (inst/sec) elapsed = 0:0:17:58 / Fri May 15 01:44:52 2015
GPGPU-Sim uArch: cycles simulated: 2256724  inst.: 7183232 (ipc= 1.9) sim_rate=6657 (inst/sec) elapsed = 0:0:17:59 / Fri May 15 01:44:53 2015
GPGPU-Sim uArch: cycles simulated: 2259224  inst.: 7183784 (ipc= 1.9) sim_rate=6651 (inst/sec) elapsed = 0:0:18:00 / Fri May 15 01:44:54 2015
GPGPU-Sim uArch: cycles simulated: 2261224  inst.: 7184206 (ipc= 1.9) sim_rate=6645 (inst/sec) elapsed = 0:0:18:01 / Fri May 15 01:44:55 2015
GPGPU-Sim uArch: cycles simulated: 2263724  inst.: 7184824 (ipc= 1.9) sim_rate=6640 (inst/sec) elapsed = 0:0:18:02 / Fri May 15 01:44:56 2015
GPGPU-Sim uArch: cycles simulated: 2265724  inst.: 7185306 (ipc= 1.9) sim_rate=6634 (inst/sec) elapsed = 0:0:18:03 / Fri May 15 01:44:57 2015
GPGPU-Sim uArch: cycles simulated: 2268224  inst.: 7185938 (ipc= 1.9) sim_rate=6629 (inst/sec) elapsed = 0:0:18:04 / Fri May 15 01:44:58 2015
GPGPU-Sim uArch: cycles simulated: 2270724  inst.: 7186580 (ipc= 1.9) sim_rate=6623 (inst/sec) elapsed = 0:0:18:05 / Fri May 15 01:44:59 2015
GPGPU-Sim uArch: cycles simulated: 2272724  inst.: 7187018 (ipc= 1.9) sim_rate=6617 (inst/sec) elapsed = 0:0:18:06 / Fri May 15 01:45:00 2015
GPGPU-Sim uArch: cycles simulated: 2275224  inst.: 7187520 (ipc= 1.9) sim_rate=6612 (inst/sec) elapsed = 0:0:18:07 / Fri May 15 01:45:01 2015
GPGPU-Sim uArch: cycles simulated: 2277724  inst.: 7188154 (ipc= 1.9) sim_rate=6606 (inst/sec) elapsed = 0:0:18:08 / Fri May 15 01:45:02 2015
GPGPU-Sim uArch: cycles simulated: 2279724  inst.: 7188716 (ipc= 1.9) sim_rate=6601 (inst/sec) elapsed = 0:0:18:09 / Fri May 15 01:45:03 2015
GPGPU-Sim uArch: cycles simulated: 2282224  inst.: 7189239 (ipc= 1.9) sim_rate=6595 (inst/sec) elapsed = 0:0:18:10 / Fri May 15 01:45:04 2015
GPGPU-Sim uArch: cycles simulated: 2284724  inst.: 7189824 (ipc= 1.9) sim_rate=6590 (inst/sec) elapsed = 0:0:18:11 / Fri May 15 01:45:05 2015
GPGPU-Sim uArch: cycles simulated: 2286724  inst.: 7190258 (ipc= 1.9) sim_rate=6584 (inst/sec) elapsed = 0:0:18:12 / Fri May 15 01:45:06 2015
GPGPU-Sim uArch: cycles simulated: 2289224  inst.: 7190951 (ipc= 1.9) sim_rate=6579 (inst/sec) elapsed = 0:0:18:13 / Fri May 15 01:45:07 2015
GPGPU-Sim uArch: cycles simulated: 2291724  inst.: 7191472 (ipc= 1.9) sim_rate=6573 (inst/sec) elapsed = 0:0:18:14 / Fri May 15 01:45:08 2015
GPGPU-Sim uArch: cycles simulated: 2293724  inst.: 7191873 (ipc= 1.9) sim_rate=6567 (inst/sec) elapsed = 0:0:18:15 / Fri May 15 01:45:09 2015
GPGPU-Sim uArch: cycles simulated: 2296224  inst.: 7192486 (ipc= 1.9) sim_rate=6562 (inst/sec) elapsed = 0:0:18:16 / Fri May 15 01:45:10 2015
GPGPU-Sim uArch: cycles simulated: 2298724  inst.: 7193112 (ipc= 1.9) sim_rate=6557 (inst/sec) elapsed = 0:0:18:17 / Fri May 15 01:45:11 2015
GPGPU-Sim uArch: cycles simulated: 2300724  inst.: 7193572 (ipc= 1.9) sim_rate=6551 (inst/sec) elapsed = 0:0:18:18 / Fri May 15 01:45:12 2015
GPGPU-Sim uArch: cycles simulated: 2303224  inst.: 7194127 (ipc= 1.9) sim_rate=6546 (inst/sec) elapsed = 0:0:18:19 / Fri May 15 01:45:13 2015
GPGPU-Sim uArch: cycles simulated: 2305224  inst.: 7194590 (ipc= 1.9) sim_rate=6540 (inst/sec) elapsed = 0:0:18:20 / Fri May 15 01:45:14 2015
GPGPU-Sim uArch: cycles simulated: 2307724  inst.: 7195207 (ipc= 1.8) sim_rate=6535 (inst/sec) elapsed = 0:0:18:21 / Fri May 15 01:45:15 2015
GPGPU-Sim uArch: cycles simulated: 2310224  inst.: 7195830 (ipc= 1.8) sim_rate=6529 (inst/sec) elapsed = 0:0:18:22 / Fri May 15 01:45:16 2015
GPGPU-Sim uArch: cycles simulated: 2312224  inst.: 7196354 (ipc= 1.8) sim_rate=6524 (inst/sec) elapsed = 0:0:18:23 / Fri May 15 01:45:17 2015
GPGPU-Sim uArch: cycles simulated: 2314724  inst.: 7196952 (ipc= 1.8) sim_rate=6518 (inst/sec) elapsed = 0:0:18:24 / Fri May 15 01:45:18 2015
GPGPU-Sim uArch: cycles simulated: 2317224  inst.: 7197503 (ipc= 1.8) sim_rate=6513 (inst/sec) elapsed = 0:0:18:25 / Fri May 15 01:45:19 2015
GPGPU-Sim uArch: cycles simulated: 2319224  inst.: 7198011 (ipc= 1.8) sim_rate=6508 (inst/sec) elapsed = 0:0:18:26 / Fri May 15 01:45:20 2015
GPGPU-Sim uArch: cycles simulated: 2321724  inst.: 7198523 (ipc= 1.8) sim_rate=6502 (inst/sec) elapsed = 0:0:18:27 / Fri May 15 01:45:21 2015
GPGPU-Sim uArch: cycles simulated: 2324224  inst.: 7199132 (ipc= 1.8) sim_rate=6497 (inst/sec) elapsed = 0:0:18:28 / Fri May 15 01:45:22 2015
GPGPU-Sim uArch: cycles simulated: 2326224  inst.: 7199625 (ipc= 1.8) sim_rate=6491 (inst/sec) elapsed = 0:0:18:29 / Fri May 15 01:45:23 2015
GPGPU-Sim uArch: cycles simulated: 2328724  inst.: 7200158 (ipc= 1.8) sim_rate=6486 (inst/sec) elapsed = 0:0:18:30 / Fri May 15 01:45:24 2015
GPGPU-Sim uArch: cycles simulated: 2330724  inst.: 7200644 (ipc= 1.8) sim_rate=6481 (inst/sec) elapsed = 0:0:18:31 / Fri May 15 01:45:25 2015
GPGPU-Sim uArch: cycles simulated: 2333224  inst.: 7201197 (ipc= 1.8) sim_rate=6475 (inst/sec) elapsed = 0:0:18:32 / Fri May 15 01:45:26 2015
GPGPU-Sim uArch: cycles simulated: 2335724  inst.: 7201789 (ipc= 1.8) sim_rate=6470 (inst/sec) elapsed = 0:0:18:33 / Fri May 15 01:45:27 2015
GPGPU-Sim uArch: cycles simulated: 2337724  inst.: 7202331 (ipc= 1.8) sim_rate=6465 (inst/sec) elapsed = 0:0:18:34 / Fri May 15 01:45:28 2015
GPGPU-Sim uArch: cycles simulated: 2340224  inst.: 7202907 (ipc= 1.8) sim_rate=6460 (inst/sec) elapsed = 0:0:18:35 / Fri May 15 01:45:29 2015
GPGPU-Sim uArch: cycles simulated: 2342224  inst.: 7203465 (ipc= 1.8) sim_rate=6454 (inst/sec) elapsed = 0:0:18:36 / Fri May 15 01:45:30 2015
GPGPU-Sim uArch: cycles simulated: 2344724  inst.: 7204117 (ipc= 1.8) sim_rate=6449 (inst/sec) elapsed = 0:0:18:37 / Fri May 15 01:45:31 2015
GPGPU-Sim uArch: cycles simulated: 2346724  inst.: 7204609 (ipc= 1.8) sim_rate=6444 (inst/sec) elapsed = 0:0:18:38 / Fri May 15 01:45:32 2015
GPGPU-Sim uArch: cycles simulated: 2349224  inst.: 7205199 (ipc= 1.8) sim_rate=6438 (inst/sec) elapsed = 0:0:18:39 / Fri May 15 01:45:33 2015
GPGPU-Sim uArch: cycles simulated: 2351724  inst.: 7205757 (ipc= 1.8) sim_rate=6433 (inst/sec) elapsed = 0:0:18:40 / Fri May 15 01:45:34 2015
GPGPU-Sim uArch: cycles simulated: 2353724  inst.: 7206249 (ipc= 1.8) sim_rate=6428 (inst/sec) elapsed = 0:0:18:41 / Fri May 15 01:45:35 2015
GPGPU-Sim uArch: cycles simulated: 2356224  inst.: 7206860 (ipc= 1.8) sim_rate=6423 (inst/sec) elapsed = 0:0:18:42 / Fri May 15 01:45:36 2015
GPGPU-Sim uArch: cycles simulated: 2358224  inst.: 7207360 (ipc= 1.8) sim_rate=6417 (inst/sec) elapsed = 0:0:18:43 / Fri May 15 01:45:37 2015
GPGPU-Sim uArch: cycles simulated: 2360724  inst.: 7207991 (ipc= 1.8) sim_rate=6412 (inst/sec) elapsed = 0:0:18:44 / Fri May 15 01:45:38 2015
GPGPU-Sim uArch: cycles simulated: 2363224  inst.: 7208630 (ipc= 1.8) sim_rate=6407 (inst/sec) elapsed = 0:0:18:45 / Fri May 15 01:45:39 2015
GPGPU-Sim uArch: cycles simulated: 2365224  inst.: 7209092 (ipc= 1.8) sim_rate=6402 (inst/sec) elapsed = 0:0:18:46 / Fri May 15 01:45:40 2015
GPGPU-Sim uArch: cycles simulated: 2367724  inst.: 7209676 (ipc= 1.8) sim_rate=6397 (inst/sec) elapsed = 0:0:18:47 / Fri May 15 01:45:41 2015
GPGPU-Sim uArch: cycles simulated: 2369724  inst.: 7210172 (ipc= 1.8) sim_rate=6391 (inst/sec) elapsed = 0:0:18:48 / Fri May 15 01:45:42 2015
GPGPU-Sim uArch: cycles simulated: 2372224  inst.: 7210730 (ipc= 1.8) sim_rate=6386 (inst/sec) elapsed = 0:0:18:49 / Fri May 15 01:45:43 2015
GPGPU-Sim uArch: cycles simulated: 2374224  inst.: 7211128 (ipc= 1.8) sim_rate=6381 (inst/sec) elapsed = 0:0:18:50 / Fri May 15 01:45:44 2015
GPGPU-Sim uArch: cycles simulated: 2376724  inst.: 7211707 (ipc= 1.8) sim_rate=6376 (inst/sec) elapsed = 0:0:18:51 / Fri May 15 01:45:45 2015
GPGPU-Sim uArch: cycles simulated: 2379224  inst.: 7212237 (ipc= 1.7) sim_rate=6371 (inst/sec) elapsed = 0:0:18:52 / Fri May 15 01:45:46 2015
GPGPU-Sim uArch: cycles simulated: 2381224  inst.: 7212671 (ipc= 1.7) sim_rate=6365 (inst/sec) elapsed = 0:0:18:53 / Fri May 15 01:45:47 2015
GPGPU-Sim uArch: cycles simulated: 2383724  inst.: 7213326 (ipc= 1.7) sim_rate=6360 (inst/sec) elapsed = 0:0:18:54 / Fri May 15 01:45:48 2015
GPGPU-Sim uArch: cycles simulated: 2385724  inst.: 7213903 (ipc= 1.7) sim_rate=6355 (inst/sec) elapsed = 0:0:18:55 / Fri May 15 01:45:49 2015
GPGPU-Sim uArch: cycles simulated: 2388224  inst.: 7214511 (ipc= 1.7) sim_rate=6350 (inst/sec) elapsed = 0:0:18:56 / Fri May 15 01:45:50 2015
GPGPU-Sim uArch: cycles simulated: 2390224  inst.: 7214922 (ipc= 1.7) sim_rate=6345 (inst/sec) elapsed = 0:0:18:57 / Fri May 15 01:45:51 2015
GPGPU-Sim uArch: cycles simulated: 2392724  inst.: 7215528 (ipc= 1.7) sim_rate=6340 (inst/sec) elapsed = 0:0:18:58 / Fri May 15 01:45:52 2015
GPGPU-Sim uArch: cycles simulated: 2394724  inst.: 7215996 (ipc= 1.7) sim_rate=6335 (inst/sec) elapsed = 0:0:18:59 / Fri May 15 01:45:53 2015
GPGPU-Sim uArch: cycles simulated: 2397224  inst.: 7216549 (ipc= 1.7) sim_rate=6330 (inst/sec) elapsed = 0:0:19:00 / Fri May 15 01:45:54 2015
GPGPU-Sim uArch: cycles simulated: 2399224  inst.: 7217042 (ipc= 1.7) sim_rate=6325 (inst/sec) elapsed = 0:0:19:01 / Fri May 15 01:45:55 2015
GPGPU-Sim uArch: cycles simulated: 2401724  inst.: 7217683 (ipc= 1.7) sim_rate=6320 (inst/sec) elapsed = 0:0:19:02 / Fri May 15 01:45:56 2015
GPGPU-Sim uArch: cycles simulated: 2403724  inst.: 7218182 (ipc= 1.7) sim_rate=6315 (inst/sec) elapsed = 0:0:19:03 / Fri May 15 01:45:57 2015
GPGPU-Sim uArch: cycles simulated: 2406224  inst.: 7218848 (ipc= 1.7) sim_rate=6310 (inst/sec) elapsed = 0:0:19:04 / Fri May 15 01:45:58 2015
GPGPU-Sim uArch: cycles simulated: 2408724  inst.: 7219462 (ipc= 1.7) sim_rate=6305 (inst/sec) elapsed = 0:0:19:05 / Fri May 15 01:45:59 2015
GPGPU-Sim uArch: cycles simulated: 2410724  inst.: 7219957 (ipc= 1.7) sim_rate=6300 (inst/sec) elapsed = 0:0:19:06 / Fri May 15 01:46:00 2015
GPGPU-Sim uArch: cycles simulated: 2413224  inst.: 7220518 (ipc= 1.7) sim_rate=6295 (inst/sec) elapsed = 0:0:19:07 / Fri May 15 01:46:01 2015
GPGPU-Sim uArch: cycles simulated: 2415224  inst.: 7221029 (ipc= 1.7) sim_rate=6290 (inst/sec) elapsed = 0:0:19:08 / Fri May 15 01:46:02 2015
GPGPU-Sim uArch: cycles simulated: 2417724  inst.: 7221602 (ipc= 1.7) sim_rate=6285 (inst/sec) elapsed = 0:0:19:09 / Fri May 15 01:46:03 2015
GPGPU-Sim uArch: cycles simulated: 2420224  inst.: 7222242 (ipc= 1.7) sim_rate=6280 (inst/sec) elapsed = 0:0:19:10 / Fri May 15 01:46:04 2015
GPGPU-Sim uArch: cycles simulated: 2422224  inst.: 7222674 (ipc= 1.7) sim_rate=6275 (inst/sec) elapsed = 0:0:19:11 / Fri May 15 01:46:05 2015
GPGPU-Sim uArch: cycles simulated: 2424724  inst.: 7223294 (ipc= 1.7) sim_rate=6270 (inst/sec) elapsed = 0:0:19:12 / Fri May 15 01:46:06 2015
GPGPU-Sim uArch: cycles simulated: 2426724  inst.: 7223770 (ipc= 1.7) sim_rate=6265 (inst/sec) elapsed = 0:0:19:13 / Fri May 15 01:46:07 2015
GPGPU-Sim uArch: cycles simulated: 2429224  inst.: 7224268 (ipc= 1.7) sim_rate=6260 (inst/sec) elapsed = 0:0:19:14 / Fri May 15 01:46:08 2015
GPGPU-Sim uArch: cycles simulated: 2431224  inst.: 7224777 (ipc= 1.7) sim_rate=6255 (inst/sec) elapsed = 0:0:19:15 / Fri May 15 01:46:09 2015
GPGPU-Sim uArch: cycles simulated: 2433724  inst.: 7225414 (ipc= 1.7) sim_rate=6250 (inst/sec) elapsed = 0:0:19:16 / Fri May 15 01:46:10 2015
GPGPU-Sim uArch: cycles simulated: 2436224  inst.: 7226055 (ipc= 1.7) sim_rate=6245 (inst/sec) elapsed = 0:0:19:17 / Fri May 15 01:46:11 2015
GPGPU-Sim uArch: cycles simulated: 2438224  inst.: 7226489 (ipc= 1.7) sim_rate=6240 (inst/sec) elapsed = 0:0:19:18 / Fri May 15 01:46:12 2015
GPGPU-Sim uArch: cycles simulated: 2440724  inst.: 7227147 (ipc= 1.7) sim_rate=6235 (inst/sec) elapsed = 0:0:19:19 / Fri May 15 01:46:13 2015
GPGPU-Sim uArch: cycles simulated: 2442724  inst.: 7227624 (ipc= 1.7) sim_rate=6230 (inst/sec) elapsed = 0:0:19:20 / Fri May 15 01:46:14 2015
GPGPU-Sim uArch: cycles simulated: 2445224  inst.: 7228203 (ipc= 1.7) sim_rate=6225 (inst/sec) elapsed = 0:0:19:21 / Fri May 15 01:46:15 2015
GPGPU-Sim uArch: cycles simulated: 2447724  inst.: 7228734 (ipc= 1.7) sim_rate=6220 (inst/sec) elapsed = 0:0:19:22 / Fri May 15 01:46:16 2015
GPGPU-Sim uArch: cycles simulated: 2449724  inst.: 7229230 (ipc= 1.7) sim_rate=6216 (inst/sec) elapsed = 0:0:19:23 / Fri May 15 01:46:17 2015
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1215648,1234724), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' finished on shader 0.
kernel_name = _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1215649
gpu_sim_insn = 2022054
gpu_ipc =       1.6634
gpu_tot_sim_cycle = 2450373
gpu_tot_sim_insn = 7232510
gpu_tot_ipc =       2.9516
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1010
gpu_stall_icnt2sh    = 399
gpu_total_sim_rate=6218

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 396147
	L1I_total_cache_misses = 812
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 521
	L1D_total_cache_misses = 521
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14912
	L1C_total_cache_misses = 135
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14777
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395335
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 812
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 
distro:
202900, 315, 315, 948, 540, 540, 948, 540, 540, 
gpgpu_n_tot_thrd_icount = 22041504
gpgpu_n_tot_w_icount = 688797
gpgpu_n_stall_shd_mem = 87058
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 147
gpgpu_n_store_insn = 512
gpgpu_n_shmem_insn = 1095564
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 141197
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 87058
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1	W0_Idle:190957	W0_Scoreboard:1707944	W1:58343	W2:49239	W3:57113	W4:73868	W5:66801	W6:41149	W7:18141	W8:47111	W9:40299	W10:6147	W11:7205	W12:10051	W13:11265	W14:14310	W15:15910	W16:17569	W17:13601	W18:11656	W19:10144	W20:5919	W21:3097	W22:2843	W23:1751	W24:1090	W25:352	W26:883	W27:60	W28:420	W29:320	W30:260	W31:4540	W32:97340
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 72 {8:9,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20480 {40:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 800 {8:100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1224 {136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[INST_ACC_R] = 13600 {136:100,}
maxmrqlatency = 30 
maxdqlatency = 0 
maxmflatency = 363 
averagemflatency = 179 
max_icnt2mem_latency = 105 
max_icnt2sh_latency = 2450372 
mrq_lat_table:36 	0 	7 	8 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	466 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	400 	128 	92 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	10 	14 	0 	0 	0 	0 	0 	0 	132 	123 	0 	0 	0 	0 	0 	0 	0 	256 	1 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       309         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1732         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2422      2453         0         0         0      1157         0         0         0      1449         0         0         0      1738         0         0 
dram[3]:       826      3229         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1485      3957         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2154      5282         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000 10.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[3]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 57/15 = 3.800000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         2         0         0         0         2         0         0         0         2         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 26
min_bank_accesses = 0!
chip skew: 10/2 = 5.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 31
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0      2513    none      none      none         344    none      none      none         336    none      none      none         347    none      none  
dram[3]:          0      2291    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0      2132    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0      2293    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       363         0         0         0       277         0         0         0       268         0         0         0       269         0         0
dram[3]:          0       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0       276         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       282         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3234491 n_nop=3234480 n_act=3 n_pre=2 n_req=3 n_rd=6 n_write=0 bw_util=3.71e-06
n_activity=144 dram_eff=0.08333
bk0: 6a 3234419i bk1: 0a 3234489i bk2: 0a 3234491i bk3: 0a 3234491i bk4: 0a 3234491i bk5: 0a 3234491i bk6: 0a 3234491i bk7: 0a 3234491i bk8: 0a 3234491i bk9: 0a 3234491i bk10: 0a 3234491i bk11: 0a 3234491i bk12: 0a 3234491i bk13: 0a 3234491i bk14: 0a 3234491i bk15: 0a 3234491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3234491 n_nop=3234486 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=2.473e-06
n_activity=55 dram_eff=0.1455
bk0: 4a 3234471i bk1: 0a 3234491i bk2: 0a 3234491i bk3: 0a 3234491i bk4: 0a 3234491i bk5: 0a 3234491i bk6: 0a 3234491i bk7: 0a 3234491i bk8: 0a 3234491i bk9: 0a 3234491i bk10: 0a 3234491i bk11: 0a 3234491i bk12: 0a 3234491i bk13: 0a 3234491i bk14: 0a 3234491i bk15: 0a 3234491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3234491 n_nop=3234458 n_act=5 n_pre=0 n_req=18 n_rd=20 n_write=8 bw_util=1.731e-05
n_activity=272 dram_eff=0.2059
bk0: 4a 3234471i bk1: 4a 3234422i bk2: 0a 3234492i bk3: 0a 3234492i bk4: 0a 3234492i bk5: 4a 3234469i bk6: 0a 3234490i bk7: 0a 3234490i bk8: 0a 3234491i bk9: 4a 3234469i bk10: 0a 3234489i bk11: 0a 3234490i bk12: 0a 3234492i bk13: 4a 3234469i bk14: 0a 3234490i bk15: 0a 3234490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=4.9776e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3234491 n_nop=3234473 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=9.893e-06
n_activity=157 dram_eff=0.2038
bk0: 4a 3234471i bk1: 4a 3234433i bk2: 0a 3234490i bk3: 0a 3234491i bk4: 0a 3234491i bk5: 0a 3234491i bk6: 0a 3234491i bk7: 0a 3234491i bk8: 0a 3234491i bk9: 0a 3234491i bk10: 0a 3234491i bk11: 0a 3234491i bk12: 0a 3234491i bk13: 0a 3234491i bk14: 0a 3234491i bk15: 0a 3234491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=1.54584e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3234491 n_nop=3234473 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=9.893e-06
n_activity=164 dram_eff=0.1951
bk0: 4a 3234471i bk1: 4a 3234433i bk2: 0a 3234490i bk3: 0a 3234491i bk4: 0a 3234491i bk5: 0a 3234491i bk6: 0a 3234491i bk7: 0a 3234491i bk8: 0a 3234491i bk9: 0a 3234491i bk10: 0a 3234491i bk11: 0a 3234491i bk12: 0a 3234491i bk13: 0a 3234491i bk14: 0a 3234491i bk15: 0a 3234491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=1.51492e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3234491 n_nop=3234476 n_act=2 n_pre=0 n_req=10 n_rd=6 n_write=7 bw_util=8.038e-06
n_activity=138 dram_eff=0.1884
bk0: 2a 3234475i bk1: 4a 3234423i bk2: 0a 3234491i bk3: 0a 3234491i bk4: 0a 3234491i bk5: 0a 3234491i bk6: 0a 3234491i bk7: 0a 3234491i bk8: 0a 3234491i bk9: 0a 3234491i bk10: 0a 3234491i bk11: 0a 3234491i bk12: 0a 3234491i bk13: 0a 3234491i bk14: 0a 3234491i bk15: 0a 3234491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=2.22601e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 3, Miss_rate = 0.094, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 115
L2_cache_bank[6]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[7]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 6, Reservation_fails = 192
L2_cache_bank[8]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 190
L2_cache_bank[9]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 6, Reservation_fails = 110
L2_cache_bank[10]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 98
L2_cache_bank[11]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 114
L2_total_cache_accesses = 636
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0409
L2_total_cache_pending_hits = 44
L2_total_cache_reservation_fails = 1248
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 531
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 608
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1102
icnt_total_pkts_simt_to_mem=1148
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.483
	minimum = 6
	maximum = 102
Network latency average = 13.4792
	minimum = 6
	maximum = 102
Slowest packet = 778
Flit latency average = 14.951
	minimum = 6
	maximum = 101
Slowest flit = 1505
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 1.60865e-05
	minimum = 0 (at node 16)
	maximum = 5.51146e-05 (at node 20)
Accepted packet rate average = 1.60865e-05
	minimum = 0 (at node 16)
	maximum = 5.51146e-05 (at node 20)
Injected flit rate average = 2.4861e-05
	minimum = 0 (at node 16)
	maximum = 6.49859e-05 (at node 20)
Accepted flit rate average= 2.4861e-05
	minimum = 0 (at node 16)
	maximum = 0.000107761 (at node 20)
Injected packet length average = 1.54545
Accepted packet length average = 1.54545
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.1494 (2 samples)
	minimum = 6 (2 samples)
	maximum = 80 (2 samples)
Network latency average = 12.5427 (2 samples)
	minimum = 6 (2 samples)
	maximum = 80 (2 samples)
Flit latency average = 12.8594 (2 samples)
	minimum = 6 (2 samples)
	maximum = 79 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 1.92018e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 5.59037e-05 (2 samples)
Accepted packet rate average = 1.92018e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 5.59037e-05 (2 samples)
Injected flit rate average = 3.39378e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 9.32353e-05 (2 samples)
Accepted flit rate average = 3.39378e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.000108144 (2 samples)
Injected packet size average = 1.76742 (2 samples)
Accepted packet size average = 1.76742 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 23 sec (1163 sec)
gpgpu_simulation_rate = 6218 (inst/sec)
gpgpu_simulation_rate = 2106 (cycle/sec)
GPU: 11 queen = 2680  time = 1162818.375000 msec
