<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>seu Project Status (10/13/2016 - 00:48:31)</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>procesador_aleja.xise</TD>
<TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD>
<TD> No Errors </TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>procesador_finalaleja</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>Synthesized</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
<TD>xc3s500e-5fg320</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>
No Errors</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 14.7</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja\_xmsgs/*.xmsgs?&DataKey=Warning'>1181 Warnings (1181 new)</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
<TD>Balanced</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
<TD>
&nbsp;</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
<TD><A HREF_DISABLED='Xilinx Default (unlocked)?&DataKey=Strategy'>Xilinx Default (unlocked)</A></TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD>
<TD>
<A HREF_DISABLED='C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja\procesador_finalaleja_envsettings.html'>
System Settings</A>
</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
<TD>&nbsp;&nbsp;</TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='2'><B>Current Errors</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=CurrentErrors"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD COLSPAN='3'><B>No Errors Found</B></TD></TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='2'><B>Current Warnings</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=CurrentWarnings"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Synthesis Warnings (Only the first 50 listed)</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:752: - "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/procesador_finalaleja.vhd" line 160: Unconnected input port 'dataWrite' of component 'registroArchivo_RF' is tied to default value.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:790: - "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/memoriaInstrucciones.vhd" line 67: Index value(s) does not match array range, simulation mismatch.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:790: - "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/registroArchivo_RF.vhd" line 58: Index value(s) does not match array range, simulation mismatch.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:790: - "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/registroArchivo_RF.vhd" line 59: Index value(s) does not match array range, simulation mismatch.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:790: - "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/registroArchivo_RF.vhd" line 62: Index value(s) does not match array range, simulation mismatch.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:819: - "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/registroArchivo_RF.vhd" line 50: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are: &lt;reg&gt;</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:647: - Input &lt;direccion&lt;31:6&gt;&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1781: - Signal &lt;instructions&gt; is used but never assigned. Tied to default value.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 6-bit latch for signal &lt;salida_UC&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:647: - Input &lt;rs2&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_1&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_12&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_2&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_13&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_3&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_14&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_4&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_15&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_20&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_5&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_16&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_21&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_6&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_17&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_22&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_7&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_18&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_23&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_8&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_19&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_24&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_9&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_25&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_30&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_26&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_31&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_27&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_28&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_29&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_10&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_0&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:737: - Found 32-bit latch for signal &lt;reg_11&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1293: - FF/Latch &lt;0&gt; has a constant value of 0 in block &lt;0&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1293: - FF/Latch &lt;0&gt; has a constant value of 0 in block &lt;1&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1293: - FF/Latch &lt;0&gt; has a constant value of 0 in block &lt;2&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1293: - FF/Latch &lt;0&gt; has a constant value of 0 in block &lt;3&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1293: - FF/Latch &lt;0&gt; has a constant value of 0 in block &lt;4&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1293: - FF/Latch &lt;0&gt; has a constant value of 0 in block &lt;5&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1293: - FF/Latch &lt;0&gt; has a constant value of 0 in block &lt;6&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1293: - FF/Latch &lt;0&gt; has a constant value of 0 in block &lt;7&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>New</TD></TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='4'><B>Device Utilization Summary (estimated values)</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary(estimatedvalues)"><B>[-]</B></a></TD></TR>
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
<TD ALIGN=LEFT><B>Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD COLSPAN='2'><B>Utilization</B></TD></TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slices</TD>
<TD ALIGN=RIGHT>46</TD>
<TD ALIGN=RIGHT>4656</TD>
<TD ALIGN=RIGHT COLSPAN='2'>0%</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice Flip Flops</TD>
<TD ALIGN=RIGHT>14</TD>
<TD ALIGN=RIGHT>9312</TD>
<TD ALIGN=RIGHT COLSPAN='2'>0%</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD>
<TD ALIGN=RIGHT>83</TD>
<TD ALIGN=RIGHT>9312</TD>
<TD ALIGN=RIGHT COLSPAN='2'>0%</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded IOBs</TD>
<TD ALIGN=RIGHT>34</TD>
<TD ALIGN=RIGHT>232</TD>
<TD ALIGN=RIGHT COLSPAN='2'>14%</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of GCLKs</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>24</TD>
<TD ALIGN=RIGHT COLSPAN='2'>4%</TD>
</TR>
</TABLE>







&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja\procesador_finalaleja.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>jue 13. oct 00:48:29 2016</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja\_xmsgs/xst.xmsgs?&DataKey=Warning'>1181 Warnings (1181 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja\_xmsgs/xst.xmsgs?&DataKey=Info'>46 Infos (46 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja\procesador_finalaleja.bld'>Translation Report</A></TD><TD>Out of Date</TD><TD>mié 12. oct 22:53:23 2016</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja\procesador_finalaleja_map.mrp'>Map Report</A></TD><TD>Out of Date</TD><TD>mié 12. oct 22:53:32 2016</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja\procesador_finalaleja.par'>Place and Route Report</A></TD><TD>Out of Date</TD><TD>mié 12. oct 22:53:50 2016</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja\_xmsgs/par.xmsgs?&DataKey=Warning'>1 Warning (1 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja\_xmsgs/par.xmsgs?&DataKey=Info'>2 Infos (1 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Post-PAR Static Timing Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Bitgen Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja\usage_statistics_webtalk.html'>WebTalk Report</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>sáb 8. oct 20:38:34 2016</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja\webtalk.log'>WebTalk Log File</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>sáb 8. oct 20:38:40 2016</TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 10/13/2016 - 00:48:31</center>
</BODY></HTML>