#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fa606705df0 .scope module, "tb_bell_state" "tb_bell_state" 2 11;
 .timescale -9 -12;
v0x7fa6071076a0_0 .var "clk", 0 0;
v0x7fa607107730_0 .net "done", 0 0, L_0x7fa607165510;  1 drivers
v0x7fa6071077c0_0 .var/i "log_file", 31 0;
v0x7fa607107850_0 .net/s "prob_00", 31 0, L_0x7fa607167600;  1 drivers
v0x7fa6071078e0_0 .net/s "prob_11", 31 0, L_0x7fa607167c80;  1 drivers
v0x7fa60711df60_0 .var "rst_n", 0 0;
v0x7fa60711dff0_0 .var "start", 0 0;
v0x7fa60711e080_0 .net "state", 1 0, L_0x7fa607148b40;  1 drivers
v0x7fa60711e110_0 .net/s "state_00", 31 0, L_0x7fa60714fff0;  1 drivers
v0x7fa60711e1a0_0 .net/s "state_01", 31 0, L_0x7fa60714bfb0;  1 drivers
v0x7fa60711e230_0 .net/s "state_10", 31 0, L_0x7fa60714c2e0;  1 drivers
v0x7fa607165380_0 .net/s "state_11", 31 0, L_0x7fa607146110;  1 drivers
E_0x7fa606705f70 .event posedge, v0x7fa60714e570_0;
S_0x7fa606705fb0 .scope module, "dut" "quantum_circuit" 2 34, 3 14 0, S_0x7fa606705df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /OUTPUT 2 "state";
    .port_info 5 /OUTPUT 32 "state_00";
    .port_info 6 /OUTPUT 32 "state_01";
    .port_info 7 /OUTPUT 32 "state_10";
    .port_info 8 /OUTPUT 32 "state_11";
    .port_info 9 /OUTPUT 32 "prob_00";
    .port_info 10 /OUTPUT 32 "prob_11";
P_0x7fa606706170 .param/l "APPLY_CNOT" 1 3 36, C4<10>;
P_0x7fa6067061b0 .param/l "APPLY_H" 1 3 35, C4<01>;
P_0x7fa6067061f0 .param/l "DONE" 1 3 37, C4<11>;
P_0x7fa606706230 .param/l "FIXED_ONE" 1 3 42, +C4<00000000000000010000000000000000>;
P_0x7fa606706270 .param/l "FIXED_ZERO" 1 3 43, +C4<00000000000000000000000000000000>;
P_0x7fa6067062b0 .param/l "IDLE" 1 3 34, C4<00>;
L_0x7fa60714fff0 .functor BUFZ 32, v0x7fa6071444b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa60714bfb0 .functor BUFZ 32, v0x7fa607141910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa60714c2e0 .functor BUFZ 32, v0x7fa607164f10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa607146110 .functor BUFZ 32, v0x7fa607151c00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa607148b40 .functor BUFZ 2, v0x7fa60714fed0_0, C4<00>, C4<00>, C4<00>;
L_0x7fa5f8040008 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fa60714a6c0_0 .net/2u *"_ivl_10", 1 0, L_0x7fa5f8040008;  1 drivers
L_0x7fa5f8040248 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa60714a750_0 .net/2u *"_ivl_14", 1 0, L_0x7fa5f8040248;  1 drivers
v0x7fa607147c90_0 .net *"_ivl_16", 0 0, L_0x7fa607166da0;  1 drivers
L_0x7fa5f8040290 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa607147d20_0 .net/2u *"_ivl_20", 1 0, L_0x7fa5f8040290;  1 drivers
v0x7fa60714bb70_0 .net *"_ivl_22", 0 0, L_0x7fa607166f60;  1 drivers
L_0x7fa5f80402d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa60714bc00_0 .net/2s *"_ivl_24", 31 0, L_0x7fa5f80402d8;  1 drivers
L_0x7fa5f8040320 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa60713ed60_0 .net/2u *"_ivl_28", 1 0, L_0x7fa5f8040320;  1 drivers
v0x7fa60713edf0_0 .net *"_ivl_30", 0 0, L_0x7fa607167120;  1 drivers
L_0x7fa5f8040368 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa60713ea00_0 .net/2u *"_ivl_34", 1 0, L_0x7fa5f8040368;  1 drivers
v0x7fa60713ea90_0 .net *"_ivl_36", 0 0, L_0x7fa6071672e0;  1 drivers
L_0x7fa5f80403b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa60713e6d0_0 .net/2s *"_ivl_38", 31 0, L_0x7fa5f80403b0;  1 drivers
v0x7fa60713e760_0 .net "clk", 0 0, v0x7fa6071076a0_0;  1 drivers
v0x7fa60713e3a0_0 .net/s "cnot_00_out", 31 0, L_0x7fa60715a450;  1 drivers
v0x7fa60713e430_0 .net/s "cnot_01_out", 31 0, L_0x7fa607154760;  1 drivers
v0x7fa6071525d0_0 .net/s "cnot_10_out", 31 0, L_0x7fa6071528c0;  1 drivers
v0x7fa607152660_0 .net/s "cnot_11_out", 31 0, L_0x7fa6071501c0;  1 drivers
v0x7fa60714fed0_0 .var "current_state", 1 0;
v0x7fa607148a20_0 .net "done", 0 0, L_0x7fa607165510;  alias, 1 drivers
v0x7fa607148ab0_0 .net/s "h_alpha_out", 31 0, L_0x7fa607166500;  1 drivers
v0x7fa607145ff0_0 .net/s "h_beta_out", 31 0, L_0x7fa607166a00;  1 drivers
v0x7fa607146080_0 .net "h_overflow", 0 0, L_0x7fa60713ee80;  1 drivers
v0x7fa60714c1c0_0 .var "next_state", 1 0;
v0x7fa60714c250_0 .net "ov_prob_00", 0 0, L_0x7fa607148d10;  1 drivers
v0x7fa60714be90_0 .net "ov_prob_11", 0 0, L_0x7fa6071462e0;  1 drivers
v0x7fa60714bf20_0 .net/s "prob_00", 31 0, L_0x7fa607167600;  alias, 1 drivers
v0x7fa60710f8f0_0 .net/s "prob_11", 31 0, L_0x7fa607167c80;  alias, 1 drivers
v0x7fa60710f980_0 .net/s "qreg_00_in", 31 0, L_0x7fa607166e40;  1 drivers
v0x7fa60710fa10_0 .net/s "qreg_00_out", 31 0, v0x7fa6071444b0_0;  1 drivers
v0x7fa60710faa0_0 .net/s "qreg_01_in", 31 0, L_0x7fa607167080;  1 drivers
v0x7fa60710fb30_0 .net/s "qreg_01_out", 31 0, v0x7fa607141910_0;  1 drivers
v0x7fa607113870_0 .net/s "qreg_10_in", 31 0, L_0x7fa6071671c0;  1 drivers
v0x7fa607113900_0 .net/s "qreg_10_out", 31 0, v0x7fa607164f10_0;  1 drivers
v0x7fa607113990_0 .net/s "qreg_11_in", 31 0, L_0x7fa607167380;  1 drivers
v0x7fa60714ff60_0 .net/s "qreg_11_out", 31 0, v0x7fa607151c00_0;  1 drivers
v0x7fa607109680_0 .var "qreg_load", 0 0;
v0x7fa607113a20_0 .net "rst_n", 0 0, v0x7fa60711df60_0;  1 drivers
v0x7fa607113ab0_0 .net "start", 0 0, v0x7fa60711dff0_0;  1 drivers
v0x7fa607104700_0 .net "state", 1 0, L_0x7fa607148b40;  alias, 1 drivers
v0x7fa607104790_0 .net/s "state_00", 31 0, L_0x7fa60714fff0;  alias, 1 drivers
v0x7fa607104820_0 .net/s "state_01", 31 0, L_0x7fa60714bfb0;  alias, 1 drivers
v0x7fa6071048b0_0 .net/s "state_10", 31 0, L_0x7fa60714c2e0;  alias, 1 drivers
v0x7fa607104940_0 .net/s "state_11", 31 0, L_0x7fa607146110;  alias, 1 drivers
E_0x7fa606706670 .event anyedge, v0x7fa60714fed0_0, v0x7fa607113ab0_0;
L_0x7fa607165510 .cmp/eq 2, v0x7fa60714fed0_0, L_0x7fa5f8040008;
L_0x7fa607166da0 .cmp/eq 2, v0x7fa60714fed0_0, L_0x7fa5f8040248;
L_0x7fa607166e40 .functor MUXZ 32, L_0x7fa60715a450, L_0x7fa607166500, L_0x7fa607166da0, C4<>;
L_0x7fa607166f60 .cmp/eq 2, v0x7fa60714fed0_0, L_0x7fa5f8040290;
L_0x7fa607167080 .functor MUXZ 32, L_0x7fa607154760, L_0x7fa5f80402d8, L_0x7fa607166f60, C4<>;
L_0x7fa607167120 .cmp/eq 2, v0x7fa60714fed0_0, L_0x7fa5f8040320;
L_0x7fa6071671c0 .functor MUXZ 32, L_0x7fa6071528c0, L_0x7fa607166a00, L_0x7fa607167120, C4<>;
L_0x7fa6071672e0 .cmp/eq 2, v0x7fa60714fed0_0, L_0x7fa5f8040368;
L_0x7fa607167380 .functor MUXZ 32, L_0x7fa6071501c0, L_0x7fa5f80403b0, L_0x7fa6071672e0, C4<>;
S_0x7fa6067066b0 .scope module, "cnot" "cnot_gate" 3 94, 4 21 0, S_0x7fa606705fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "state_00_in";
    .port_info 1 /INPUT 32 "state_01_in";
    .port_info 2 /INPUT 32 "state_10_in";
    .port_info 3 /INPUT 32 "state_11_in";
    .port_info 4 /OUTPUT 32 "state_00_out";
    .port_info 5 /OUTPUT 32 "state_01_out";
    .port_info 6 /OUTPUT 32 "state_10_out";
    .port_info 7 /OUTPUT 32 "state_11_out";
L_0x7fa60715a450 .functor BUFZ 32, v0x7fa6071444b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa607154760 .functor BUFZ 32, v0x7fa607141910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa6071528c0 .functor BUFZ 32, v0x7fa607151c00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa6071501c0 .functor BUFZ 32, v0x7fa607164f10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa606706970_0 .net/s "state_00_in", 31 0, v0x7fa6071444b0_0;  alias, 1 drivers
v0x7fa606716a30_0 .net/s "state_00_out", 31 0, L_0x7fa60715a450;  alias, 1 drivers
v0x7fa606716ae0_0 .net/s "state_01_in", 31 0, v0x7fa607141910_0;  alias, 1 drivers
v0x7fa606716ba0_0 .net/s "state_01_out", 31 0, L_0x7fa607154760;  alias, 1 drivers
v0x7fa606716c50_0 .net/s "state_10_in", 31 0, v0x7fa607164f10_0;  alias, 1 drivers
v0x7fa606716d40_0 .net/s "state_10_out", 31 0, L_0x7fa6071528c0;  alias, 1 drivers
v0x7fa606716df0_0 .net/s "state_11_in", 31 0, v0x7fa607151c00_0;  alias, 1 drivers
v0x7fa606716ea0_0 .net/s "state_11_out", 31 0, L_0x7fa6071501c0;  alias, 1 drivers
S_0x7fa606717010 .scope module, "h_gate" "hadamard_gate" 3 85, 5 13 0, S_0x7fa606705fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alpha_in";
    .port_info 1 /INPUT 32 "beta_in";
    .port_info 2 /OUTPUT 32 "alpha_out";
    .port_info 3 /OUTPUT 32 "beta_out";
    .port_info 4 /OUTPUT 1 "overflow";
P_0x7fa606706870 .param/l "INV_SQRT2" 1 5 22, +C4<00000000000000001011010100000101>;
L_0x7fa60713e7f0 .functor OR 1, v0x7fa6067179e0_0, v0x7fa606719b10_0, C4<0>, C4<0>;
L_0x7fa60713eb20 .functor OR 1, L_0x7fa60713e7f0, L_0x7fa6071526f0, C4<0>, C4<0>;
L_0x7fa60713ee80 .functor OR 1, L_0x7fa60713eb20, L_0x7fa60713e4c0, C4<0>, C4<0>;
L_0x7fa5f8040050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa606719dd0_0 .net *"_ivl_0", 31 0, L_0x7fa5f8040050;  1 drivers
v0x7fa606719e60_0 .net *"_ivl_10", 0 0, L_0x7fa60713eb20;  1 drivers
v0x7fa606719ef0_0 .net *"_ivl_8", 0 0, L_0x7fa60713e7f0;  1 drivers
v0x7fa606719fa0_0 .net/s "alpha_in", 31 0, v0x7fa6071444b0_0;  alias, 1 drivers
v0x7fa60671a040_0 .net/s "alpha_out", 31 0, L_0x7fa607166500;  alias, 1 drivers
v0x7fa60671a120_0 .net/s "beta_in", 31 0, v0x7fa607164f10_0;  alias, 1 drivers
v0x7fa60671a1f0_0 .net/s "beta_out", 31 0, L_0x7fa607166a00;  alias, 1 drivers
v0x7fa60671a290_0 .net/s "diff", 31 0, v0x7fa606719bb0_0;  1 drivers
v0x7fa60671a360_0 .net/s "neg_beta", 31 0, L_0x7fa607165e60;  1 drivers
v0x7fa60671a490_0 .net "overflow", 0 0, L_0x7fa60713ee80;  alias, 1 drivers
v0x7fa60671a520_0 .net "overflow_diff", 0 0, v0x7fa606719b10_0;  1 drivers
v0x7fa60671a5b0_0 .net "overflow_mult_alpha", 0 0, L_0x7fa6071526f0;  1 drivers
v0x7fa60671a640_0 .net "overflow_mult_beta", 0 0, L_0x7fa60713e4c0;  1 drivers
v0x7fa60671a6f0_0 .net "overflow_sum", 0 0, v0x7fa6067179e0_0;  1 drivers
v0x7fa60671a7a0_0 .net/s "sum", 31 0, v0x7fa606717a70_0;  1 drivers
L_0x7fa607165e60 .arith/sub 32, L_0x7fa5f8040050, v0x7fa607164f10_0;
S_0x7fa6067172e0 .scope module, "add_inst" "fixed_point_add" 5 34, 6 1 0, S_0x7fa606717010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
    .port_info 3 /OUTPUT 1 "overflow";
v0x7fa606717570_0 .net *"_ivl_1", 0 0, L_0x7fa6071655b0;  1 drivers
v0x7fa606717630_0 .net *"_ivl_2", 32 0, L_0x7fa607165650;  1 drivers
v0x7fa6067176e0_0 .net *"_ivl_5", 0 0, L_0x7fa607165c80;  1 drivers
v0x7fa6067177a0_0 .net *"_ivl_6", 32 0, L_0x7fa607165d20;  1 drivers
v0x7fa606717850_0 .net/s "a", 31 0, v0x7fa6071444b0_0;  alias, 1 drivers
v0x7fa606717930_0 .net/s "b", 31 0, v0x7fa607164f10_0;  alias, 1 drivers
v0x7fa6067179e0_0 .var "overflow", 0 0;
v0x7fa606717a70_0 .var/s "sum", 31 0;
v0x7fa606717b20_0 .net/s "temp_sum", 32 0, L_0x7fa607165dc0;  1 drivers
E_0x7fa606717520 .event anyedge, v0x7fa606717b20_0;
L_0x7fa6071655b0 .part v0x7fa6071444b0_0, 31, 1;
L_0x7fa607165650 .concat [ 32 1 0 0], v0x7fa6071444b0_0, L_0x7fa6071655b0;
L_0x7fa607165c80 .part v0x7fa607164f10_0, 31, 1;
L_0x7fa607165d20 .concat [ 32 1 0 0], v0x7fa607164f10_0, L_0x7fa607165c80;
L_0x7fa607165dc0 .arith/sum 33, L_0x7fa607165650, L_0x7fa607165d20;
S_0x7fa606717cb0 .scope module, "mult_alpha" "fixed_point_mult" 5 53, 7 1 0, S_0x7fa606717010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "product";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x7fa6071526f0 .functor AND 1, L_0x7fa607166640, L_0x7fa607166780, C4<1>, C4<1>;
v0x7fa606717ed0_0 .net/s *"_ivl_0", 63 0, L_0x7fa607166320;  1 drivers
L_0x7fa5f8040098 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa606717f60_0 .net/2u *"_ivl_10", 15 0, L_0x7fa5f8040098;  1 drivers
v0x7fa606718000_0 .net *"_ivl_12", 0 0, L_0x7fa607166640;  1 drivers
v0x7fa6067180b0_0 .net *"_ivl_15", 15 0, L_0x7fa6071666e0;  1 drivers
L_0x7fa5f80400e0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7fa606718160_0 .net/2u *"_ivl_16", 15 0, L_0x7fa5f80400e0;  1 drivers
v0x7fa606718250_0 .net *"_ivl_18", 0 0, L_0x7fa607166780;  1 drivers
v0x7fa6067182f0_0 .net/s *"_ivl_2", 63 0, L_0x7fa6071663c0;  1 drivers
v0x7fa6067183a0_0 .net *"_ivl_9", 15 0, L_0x7fa6071665a0;  1 drivers
v0x7fa606718450_0 .net/s "a", 31 0, v0x7fa606717a70_0;  alias, 1 drivers
L_0x7fa5f8040128 .functor BUFT 1, C4<00000000000000001011010100000101>, C4<0>, C4<0>, C4<0>;
v0x7fa606718580_0 .net/s "b", 31 0, L_0x7fa5f8040128;  1 drivers
v0x7fa606718610_0 .net "overflow", 0 0, L_0x7fa6071526f0;  alias, 1 drivers
v0x7fa6067186a0_0 .net/s "product", 31 0, L_0x7fa607166500;  alias, 1 drivers
v0x7fa606718730_0 .net/s "temp_product", 63 0, L_0x7fa607166460;  1 drivers
L_0x7fa607166320 .extend/s 64, v0x7fa606717a70_0;
L_0x7fa6071663c0 .extend/s 64, L_0x7fa5f8040128;
L_0x7fa607166460 .arith/mult 64, L_0x7fa607166320, L_0x7fa6071663c0;
L_0x7fa607166500 .part L_0x7fa607166460, 16, 32;
L_0x7fa6071665a0 .part L_0x7fa607166460, 48, 16;
L_0x7fa607166640 .cmp/ne 16, L_0x7fa6071665a0, L_0x7fa5f8040098;
L_0x7fa6071666e0 .part L_0x7fa607166460, 48, 16;
L_0x7fa607166780 .cmp/ne 16, L_0x7fa6071666e0, L_0x7fa5f80400e0;
S_0x7fa606718830 .scope module, "mult_beta" "fixed_point_mult" 5 60, 7 1 0, S_0x7fa606717010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "product";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x7fa60713e4c0 .functor AND 1, L_0x7fa607166b40, L_0x7fa607166c80, C4<1>, C4<1>;
v0x7fa606718a70_0 .net/s *"_ivl_0", 63 0, L_0x7fa607166820;  1 drivers
L_0x7fa5f8040170 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa606718b20_0 .net/2u *"_ivl_10", 15 0, L_0x7fa5f8040170;  1 drivers
v0x7fa606718bd0_0 .net *"_ivl_12", 0 0, L_0x7fa607166b40;  1 drivers
v0x7fa606718c80_0 .net *"_ivl_15", 15 0, L_0x7fa607166be0;  1 drivers
L_0x7fa5f80401b8 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7fa606718d30_0 .net/2u *"_ivl_16", 15 0, L_0x7fa5f80401b8;  1 drivers
v0x7fa606718e20_0 .net *"_ivl_18", 0 0, L_0x7fa607166c80;  1 drivers
v0x7fa606718ec0_0 .net/s *"_ivl_2", 63 0, L_0x7fa6071668c0;  1 drivers
v0x7fa606718f70_0 .net *"_ivl_9", 15 0, L_0x7fa607166aa0;  1 drivers
v0x7fa606719020_0 .net/s "a", 31 0, v0x7fa606719bb0_0;  alias, 1 drivers
L_0x7fa5f8040200 .functor BUFT 1, C4<00000000000000001011010100000101>, C4<0>, C4<0>, C4<0>;
v0x7fa606719130_0 .net/s "b", 31 0, L_0x7fa5f8040200;  1 drivers
v0x7fa6067191e0_0 .net "overflow", 0 0, L_0x7fa60713e4c0;  alias, 1 drivers
v0x7fa606719280_0 .net/s "product", 31 0, L_0x7fa607166a00;  alias, 1 drivers
v0x7fa606719330_0 .net/s "temp_product", 63 0, L_0x7fa607166960;  1 drivers
L_0x7fa607166820 .extend/s 64, v0x7fa606719bb0_0;
L_0x7fa6071668c0 .extend/s 64, L_0x7fa5f8040200;
L_0x7fa607166960 .arith/mult 64, L_0x7fa607166820, L_0x7fa6071668c0;
L_0x7fa607166a00 .part L_0x7fa607166960, 16, 32;
L_0x7fa607166aa0 .part L_0x7fa607166960, 48, 16;
L_0x7fa607166b40 .cmp/ne 16, L_0x7fa607166aa0, L_0x7fa5f8040170;
L_0x7fa607166be0 .part L_0x7fa607166960, 48, 16;
L_0x7fa607166c80 .cmp/ne 16, L_0x7fa607166be0, L_0x7fa5f80401b8;
S_0x7fa606719440 .scope module, "sub_inst" "fixed_point_add" 5 45, 6 1 0, S_0x7fa606717010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
    .port_info 3 /OUTPUT 1 "overflow";
v0x7fa606719680_0 .net *"_ivl_1", 0 0, L_0x7fa607166000;  1 drivers
v0x7fa606719740_0 .net *"_ivl_2", 32 0, L_0x7fa6071660a0;  1 drivers
v0x7fa6067197f0_0 .net *"_ivl_5", 0 0, L_0x7fa607166140;  1 drivers
v0x7fa6067198b0_0 .net *"_ivl_6", 32 0, L_0x7fa6071661e0;  1 drivers
v0x7fa606719960_0 .net/s "a", 31 0, v0x7fa6071444b0_0;  alias, 1 drivers
v0x7fa606719a80_0 .net/s "b", 31 0, L_0x7fa607165e60;  alias, 1 drivers
v0x7fa606719b10_0 .var "overflow", 0 0;
v0x7fa606719bb0_0 .var/s "sum", 31 0;
v0x7fa606719c50_0 .net/s "temp_sum", 32 0, L_0x7fa607166280;  1 drivers
E_0x7fa606718dc0 .event anyedge, v0x7fa606719c50_0;
L_0x7fa607166000 .part v0x7fa6071444b0_0, 31, 1;
L_0x7fa6071660a0 .concat [ 32 1 0 0], v0x7fa6071444b0_0, L_0x7fa607166000;
L_0x7fa607166140 .part L_0x7fa607165e60, 31, 1;
L_0x7fa6071661e0 .concat [ 32 1 0 0], L_0x7fa607165e60, L_0x7fa607166140;
L_0x7fa607166280 .arith/sum 33, L_0x7fa6071660a0, L_0x7fa6071661e0;
S_0x7fa60671a8b0 .scope module, "prob_00_calc" "fixed_point_mult" 3 150, 7 1 0, S_0x7fa606705fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "product";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x7fa607148d10 .functor AND 1, L_0x7fa607167740, L_0x7fa607167900, C4<1>, C4<1>;
v0x7fa60671aad0_0 .net/s *"_ivl_0", 63 0, L_0x7fa607167420;  1 drivers
L_0x7fa5f80403f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa60671ab70_0 .net/2u *"_ivl_10", 15 0, L_0x7fa5f80403f8;  1 drivers
v0x7fa60715a710_0 .net *"_ivl_12", 0 0, L_0x7fa607167740;  1 drivers
v0x7fa607154860_0 .net *"_ivl_15", 15 0, L_0x7fa6071677e0;  1 drivers
L_0x7fa5f8040440 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7fa607154940_0 .net/2u *"_ivl_16", 15 0, L_0x7fa5f8040440;  1 drivers
v0x7fa607137f80_0 .net *"_ivl_18", 0 0, L_0x7fa607167900;  1 drivers
v0x7fa607137a10_0 .net/s *"_ivl_2", 63 0, L_0x7fa6071674c0;  1 drivers
v0x7fa60714aa90_0 .net *"_ivl_9", 15 0, L_0x7fa6071676a0;  1 drivers
v0x7fa607148060_0 .net/s "a", 31 0, v0x7fa6071444b0_0;  alias, 1 drivers
v0x7fa607152a60_0 .net/s "b", 31 0, v0x7fa6071444b0_0;  alias, 1 drivers
v0x7fa607152af0_0 .net "overflow", 0 0, L_0x7fa607148d10;  alias, 1 drivers
v0x7fa607150360_0 .net/s "product", 31 0, L_0x7fa607167600;  alias, 1 drivers
v0x7fa6071503f0_0 .net/s "temp_product", 63 0, L_0x7fa607167560;  1 drivers
L_0x7fa607167420 .extend/s 64, v0x7fa6071444b0_0;
L_0x7fa6071674c0 .extend/s 64, v0x7fa6071444b0_0;
L_0x7fa607167560 .arith/mult 64, L_0x7fa607167420, L_0x7fa6071674c0;
L_0x7fa607167600 .part L_0x7fa607167560, 16, 32;
L_0x7fa6071676a0 .part L_0x7fa607167560, 48, 16;
L_0x7fa607167740 .cmp/ne 16, L_0x7fa6071676a0, L_0x7fa5f80403f8;
L_0x7fa6071677e0 .part L_0x7fa607167560, 48, 16;
L_0x7fa607167900 .cmp/ne 16, L_0x7fa6071677e0, L_0x7fa5f8040440;
S_0x7fa60713e090 .scope module, "prob_11_calc" "fixed_point_mult" 3 157, 7 1 0, S_0x7fa606705fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "product";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x7fa6071462e0 .functor AND 1, L_0x7fa607167ec0, L_0x7fa607168000, C4<1>, C4<1>;
v0x7fa607148eb0_0 .net/s *"_ivl_0", 63 0, L_0x7fa6071679a0;  1 drivers
L_0x7fa5f8040488 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa607148f40_0 .net/2u *"_ivl_10", 15 0, L_0x7fa5f8040488;  1 drivers
v0x7fa607146480_0 .net *"_ivl_12", 0 0, L_0x7fa607167ec0;  1 drivers
v0x7fa607146510_0 .net *"_ivl_15", 15 0, L_0x7fa607167f60;  1 drivers
L_0x7fa5f80404d0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7fa60714b890_0 .net/2u *"_ivl_16", 15 0, L_0x7fa5f80404d0;  1 drivers
v0x7fa60714b920_0 .net *"_ivl_18", 0 0, L_0x7fa607168000;  1 drivers
v0x7fa60714cbb0_0 .net/s *"_ivl_2", 63 0, L_0x7fa607167a40;  1 drivers
v0x7fa60714cc40_0 .net *"_ivl_9", 15 0, L_0x7fa607167d20;  1 drivers
v0x7fa60713f2e0_0 .net/s "a", 31 0, v0x7fa607151c00_0;  alias, 1 drivers
v0x7fa60713f370_0 .net/s "b", 31 0, v0x7fa607151c00_0;  alias, 1 drivers
v0x7fa60714f360_0 .net "overflow", 0 0, L_0x7fa6071462e0;  alias, 1 drivers
v0x7fa60714f3f0_0 .net/s "product", 31 0, L_0x7fa607167c80;  alias, 1 drivers
v0x7fa60714e4e0_0 .net/s "temp_product", 63 0, L_0x7fa607167be0;  1 drivers
L_0x7fa6071679a0 .extend/s 64, v0x7fa607151c00_0;
L_0x7fa607167a40 .extend/s 64, v0x7fa607151c00_0;
L_0x7fa607167be0 .arith/mult 64, L_0x7fa6071679a0, L_0x7fa607167a40;
L_0x7fa607167c80 .part L_0x7fa607167be0, 16, 32;
L_0x7fa607167d20 .part L_0x7fa607167be0, 48, 16;
L_0x7fa607167ec0 .cmp/ne 16, L_0x7fa607167d20, L_0x7fa5f8040488;
L_0x7fa607167f60 .part L_0x7fa607167be0, 48, 16;
L_0x7fa607168000 .cmp/ne 16, L_0x7fa607167f60, L_0x7fa5f80404d0;
S_0x7fa607154270 .scope module, "qreg" "qubit_register" 3 67, 8 9 0, S_0x7fa606705fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "state_00_in";
    .port_info 4 /INPUT 32 "state_01_in";
    .port_info 5 /INPUT 32 "state_10_in";
    .port_info 6 /INPUT 32 "state_11_in";
    .port_info 7 /OUTPUT 32 "state_00_out";
    .port_info 8 /OUTPUT 32 "state_01_out";
    .port_info 9 /OUTPUT 32 "state_10_out";
    .port_info 10 /OUTPUT 32 "state_11_out";
P_0x7fa607138010 .param/l "FIXED_ONE" 1 8 28, +C4<00000000000000010000000000000000>;
P_0x7fa607138050 .param/l "FIXED_ZERO" 1 8 29, +C4<00000000000000000000000000000000>;
v0x7fa60714e570_0 .net "clk", 0 0, v0x7fa6071076a0_0;  alias, 1 drivers
v0x7fa60714b370_0 .net "load", 0 0, v0x7fa607109680_0;  1 drivers
v0x7fa60714b400_0 .net "rst_n", 0 0, v0x7fa60711df60_0;  alias, 1 drivers
v0x7fa607144420_0 .net/s "state_00_in", 31 0, L_0x7fa607166e40;  alias, 1 drivers
v0x7fa6071444b0_0 .var/s "state_00_out", 31 0;
v0x7fa607141880_0 .net/s "state_01_in", 31 0, L_0x7fa607167080;  alias, 1 drivers
v0x7fa607141910_0 .var/s "state_01_out", 31 0;
v0x7fa607164e80_0 .net/s "state_10_in", 31 0, L_0x7fa6071671c0;  alias, 1 drivers
v0x7fa607164f10_0 .var/s "state_10_out", 31 0;
v0x7fa607151b70_0 .net/s "state_11_in", 31 0, L_0x7fa607167380;  alias, 1 drivers
v0x7fa607151c00_0 .var/s "state_11_out", 31 0;
E_0x7fa60714db30/0 .event negedge, v0x7fa60714b400_0;
E_0x7fa60714db30/1 .event posedge, v0x7fa60714e570_0;
E_0x7fa60714db30 .event/or E_0x7fa60714db30/0, E_0x7fa60714db30/1;
S_0x7fa60710d350 .scope function.real, "fp_to_real" "fp_to_real" 2 28, 2 28 0, S_0x7fa606705df0;
 .timescale -9 -12;
v0x7fa60710d4c0_0 .var "fp", 31 0;
; Variable fp_to_real is REAL return value of scope S_0x7fa60710d350
TD_tb_bell_state.fp_to_real ;
    %load/vec4 v0x7fa60710d4c0_0;
    %vpi_func/r 2 30 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4082; load=65536.0
    %div/wr;
    %ret/real 0; Assign to fp_to_real
    %end;
    .scope S_0x7fa607154270;
T_1 ;
    %wait E_0x7fa60714db30;
    %load/vec4 v0x7fa60714b400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 65536, 0, 32;
    %assign/vec4 v0x7fa6071444b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa607141910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa607164f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa607151c00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa60714b370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fa607144420_0;
    %assign/vec4 v0x7fa6071444b0_0, 0;
    %load/vec4 v0x7fa607141880_0;
    %assign/vec4 v0x7fa607141910_0, 0;
    %load/vec4 v0x7fa607164e80_0;
    %assign/vec4 v0x7fa607164f10_0, 0;
    %load/vec4 v0x7fa607151b70_0;
    %assign/vec4 v0x7fa607151c00_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa6067172e0;
T_2 ;
    %wait E_0x7fa606717520;
    %load/vec4 v0x7fa606717b20_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x7fa606717b20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa6067179e0_0, 0, 1;
    %load/vec4 v0x7fa606717b20_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x7fa606717a70_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x7fa606717a70_0, 0, 32;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa6067179e0_0, 0, 1;
    %load/vec4 v0x7fa606717b20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fa606717a70_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fa606719440;
T_3 ;
    %wait E_0x7fa606718dc0;
    %load/vec4 v0x7fa606719c50_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x7fa606719c50_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa606719b10_0, 0, 1;
    %load/vec4 v0x7fa606719c50_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x7fa606719bb0_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x7fa606719bb0_0, 0, 32;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa606719b10_0, 0, 1;
    %load/vec4 v0x7fa606719c50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fa606719bb0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fa606705fb0;
T_4 ;
    %wait E_0x7fa60714db30;
    %load/vec4 v0x7fa607113a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa60714fed0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fa60714c1c0_0;
    %assign/vec4 v0x7fa60714fed0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fa606705fb0;
T_5 ;
    %wait E_0x7fa606706670;
    %load/vec4 v0x7fa60714fed0_0;
    %store/vec4 v0x7fa60714c1c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa607109680_0, 0, 1;
    %load/vec4 v0x7fa60714fed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x7fa607113ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa60714c1c0_0, 0, 2;
T_5.5 ;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa607109680_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa60714c1c0_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa607109680_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa60714c1c0_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fa606705df0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x7fa6071076a0_0;
    %inv;
    %store/vec4 v0x7fa6071076a0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa606705df0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa6071076a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa60711df60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa60711dff0_0, 0, 1;
    %vpi_func 2 59 "$fopen" 32, "bell_state_result.txt", "w" {0 0 0};
    %store/vec4 v0x7fa6071077c0_0, 0, 32;
    %load/vec4 v0x7fa6071077c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 61 "$display", "ERROR: Cannot open log file!" {0 0 0};
    %vpi_call 2 62 "$finish" {0 0 0};
T_7.0 ;
    %vpi_call 2 66 "$dumpfile", "bell_state. vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa606705df0 {0 0 0};
    %vpi_call 2 70 "$fwrite", v0x7fa6071077c0_0, "================================================================================\012" {0 0 0};
    %vpi_call 2 71 "$fwrite", v0x7fa6071077c0_0, "           BELL STATE ENTANGLEMENT TEST - H(0) \342\206\222 CNOT(0,1)\012" {0 0 0};
    %vpi_call 2 72 "$fwrite", v0x7fa6071077c0_0, "================================================================================\012" {0 0 0};
    %vpi_call 2 73 "$fwrite", v0x7fa6071077c0_0, "Target State: |\316\246+\342\237\251 = (|00\342\237\251 + |11\342\237\251)/\342\210\2322\012" {0 0 0};
    %vpi_call 2 74 "$fwrite", v0x7fa6071077c0_0, "Expected:  |00\342\237\251 \342\211\210 0.707, |11\342\237\251 \342\211\210 0.707, |01\342\237\251 = 0, |10\342\237\251 = 0\012" {0 0 0};
    %vpi_call 2 75 "$fwrite", v0x7fa6071077c0_0, "================================================================================\012\012" {0 0 0};
    %vpi_call 2 77 "$display", "================================================================================" {0 0 0};
    %vpi_call 2 78 "$display", "           BELL STATE ENTANGLEMENT TEST - H(0) \342\206\222 CNOT(0,1)" {0 0 0};
    %vpi_call 2 79 "$display", "================================================================================" {0 0 0};
    %vpi_call 2 80 "$display", "Target State: |\316\246+\342\237\251 = (|00\342\237\251 + |11\342\237\251)/\342\210\2322" {0 0 0};
    %vpi_call 2 81 "$display", "Expected: |00\342\237\251 \342\211\210 0.707, |11\342\237\251 \342\211\210 0.707, |01\342\237\251 = 0, |10\342\237\251 = 0" {0 0 0};
    %vpi_call 2 82 "$display", "================================================================================\012" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa60711df60_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 89 "$fwrite", v0x7fa6071077c0_0, "INITIAL STATE (|00\342\237\251):\012" {0 0 0};
    %load/vec4 v0x7fa60711e110_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 90 "$fwrite", v0x7fa6071077c0_0, "  |00\342\237\251 = %. 6f\012", W<0,r> {0 1 0};
    %load/vec4 v0x7fa60711e1a0_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 91 "$fwrite", v0x7fa6071077c0_0, "  |01\342\237\251 = %.6f\012", W<0,r> {0 1 0};
    %load/vec4 v0x7fa60711e230_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 92 "$fwrite", v0x7fa6071077c0_0, "  |10\342\237\251 = %.6f\012", W<0,r> {0 1 0};
    %load/vec4 v0x7fa607165380_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 93 "$fwrite", v0x7fa6071077c0_0, "  |11\342\237\251 = %. 6f\012\012", W<0,r> {0 1 0};
    %vpi_call 2 95 "$display", "INITIAL STATE (|00\342\237\251):" {0 0 0};
    %load/vec4 v0x7fa60711e110_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 96 "$display", "  |00\342\237\251 = %. 6f", W<0,r> {0 1 0};
    %load/vec4 v0x7fa60711e1a0_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 97 "$display", "  |01\342\237\251 = %. 6f", W<0,r> {0 1 0};
    %load/vec4 v0x7fa60711e230_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 98 "$display", "  |10\342\237\251 = %.6f", W<0,r> {0 1 0};
    %load/vec4 v0x7fa607165380_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 99 "$display", "  |11\342\237\251 = %.6f\012", W<0,r> {0 1 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa60711dff0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa60711dff0_0, 0, 1;
    %vpi_call 2 106 "$fwrite", v0x7fa6071077c0_0, "EXECUTION LOG:\012" {0 0 0};
    %vpi_call 2 107 "$fwrite", v0x7fa6071077c0_0, "Time(ns)  State      |00\342\237\251       |01\342\237\251       |10\342\237\251       |11\342\237\251\012" {0 0 0};
    %vpi_call 2 108 "$fwrite", v0x7fa6071077c0_0, "----------------------------------------------------------------\012" {0 0 0};
    %vpi_call 2 110 "$display", "EXECUTION LOG:" {0 0 0};
    %vpi_call 2 111 "$display", "Time(ns)  State      |00\342\237\251       |01\342\237\251       |10\342\237\251       |11\342\237\251" {0 0 0};
    %vpi_call 2 112 "$display", "----------------------------------------------------------------" {0 0 0};
T_7.2 ;
    %load/vec4 v0x7fa607107730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_7.3, 8;
    %wait E_0x7fa606705f70;
    %delay 1000, 0;
    %vpi_call 2 118 "$fwrite", v0x7fa6071077c0_0, "%7t   ", $time {0 0 0};
    %load/vec4 v0x7fa60711e080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %vpi_call 2 120 "$fwrite", v0x7fa6071077c0_0, "IDLE     " {0 0 0};
    %jmp T_7.8;
T_7.5 ;
    %vpi_call 2 121 "$fwrite", v0x7fa6071077c0_0, "APPLY_H  " {0 0 0};
    %jmp T_7.8;
T_7.6 ;
    %vpi_call 2 122 "$fwrite", v0x7fa6071077c0_0, "APPLY_CNOT" {0 0 0};
    %jmp T_7.8;
T_7.7 ;
    %vpi_call 2 123 "$fwrite", v0x7fa6071077c0_0, "DONE     " {0 0 0};
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa60711e110_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %load/vec4 v0x7fa60711e1a0_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %load/vec4 v0x7fa60711e230_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %load/vec4 v0x7fa607165380_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 125 "$fwrite", v0x7fa6071077c0_0, " %. 6f  %. 6f  %.6f  %. 6f\012", W<3,r>, W<2,r>, W<1,r>, W<0,r> {0 4 0};
    %vpi_func 2 129 "$time" 64 {0 0 0};
    %pushi/vec4 20, 0, 64;
    %mod;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x7fa60711e080_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 4801612, 0, 32; draw_string_vec4
    %pushi/vec4 1159733280, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 8224, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %load/vec4 v0x7fa60711e080_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_7.13, 9;
    %pushi/vec4 4280400, 0, 32; draw_string_vec4
    %pushi/vec4 1280925512, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 8224, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_7.14, 9;
T_7.13 ; End of true expr.
    %load/vec4 v0x7fa60711e080_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_7.15, 10;
    %pushi/vec4 1095782476, 0, 32; draw_string_vec4
    %pushi/vec4 1499415374, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20308, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_7.16, 10;
T_7.15 ; End of true expr.
    %pushi/vec4 4476750, 0, 32; draw_string_vec4
    %pushi/vec4 1159733280, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 8224, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_7.16, 10;
 ; End of false expr.
    %blend;
T_7.16;
    %jmp/0 T_7.14, 9;
 ; End of false expr.
    %blend;
T_7.14;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %vpi_func/s 2 130 "$sformatf", "%s", S<0,vec4,u80> {1 0 0};
    %load/vec4 v0x7fa60711e110_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %load/vec4 v0x7fa60711e1a0_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %load/vec4 v0x7fa60711e230_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %load/vec4 v0x7fa607165380_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 130 "$display", "%7t   ", $time, S<0,str>, " %. 6f  %.6f  %. 6f  %.6f", W<3,r>, W<2,r>, W<1,r>, W<0,r> {0 4 1};
T_7.9 ;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 5, 0, 32;
T_7.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.18, 5;
    %jmp/1 T_7.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fa606705f70;
    %jmp T_7.17;
T_7.18 ;
    %pop/vec4 1;
    %vpi_call 2 144 "$fwrite", v0x7fa6071077c0_0, "\012================================================================================\012" {0 0 0};
    %vpi_call 2 145 "$fwrite", v0x7fa6071077c0_0, "                              FINAL RESULTS\012" {0 0 0};
    %vpi_call 2 146 "$fwrite", v0x7fa6071077c0_0, "================================================================================\012" {0 0 0};
    %vpi_call 2 147 "$fwrite", v0x7fa6071077c0_0, "State Amplitudes:\012" {0 0 0};
    %load/vec4 v0x7fa60711e110_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 148 "$fwrite", v0x7fa6071077c0_0, "  |00\342\237\251 = %.6f\012", W<0,r> {0 1 0};
    %load/vec4 v0x7fa60711e1a0_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 149 "$fwrite", v0x7fa6071077c0_0, "  |01\342\237\251 = %.6f\012", W<0,r> {0 1 0};
    %load/vec4 v0x7fa60711e230_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 150 "$fwrite", v0x7fa6071077c0_0, "  |10\342\237\251 = %. 6f\012", W<0,r> {0 1 0};
    %load/vec4 v0x7fa607165380_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 151 "$fwrite", v0x7fa6071077c0_0, "  |11\342\237\251 = %.6f\012\012", W<0,r> {0 1 0};
    %vpi_call 2 153 "$fwrite", v0x7fa6071077c0_0, "Measurement Probabilities:\012" {0 0 0};
    %load/vec4 v0x7fa607107850_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %load/vec4 v0x7fa607107850_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %pushi/vec4 100, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %vpi_call 2 154 "$fwrite", v0x7fa6071077c0_0, "  P(|00\342\237\251) = %.6f  (%.2f%%)\012", W<1,r>, W<0,r> {0 2 0};
    %load/vec4 v0x7fa6071078e0_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %load/vec4 v0x7fa6071078e0_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %pushi/vec4 100, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %vpi_call 2 156 "$fwrite", v0x7fa6071077c0_0, "  P(|11\342\237\251) = %.6f  (%.2f%%)\012", W<1,r>, W<0,r> {0 2 0};
    %load/vec4 v0x7fa607107850_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %load/vec4 v0x7fa6071078e0_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %add/wr;
    %load/vec4 v0x7fa607107850_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %load/vec4 v0x7fa6071078e0_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %add/wr;
    %pushi/vec4 100, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %vpi_call 2 158 "$fwrite", v0x7fa6071077c0_0, "  Total   = %.6f  (%.2f%%)\012\012", W<1,r>, W<0,r> {0 2 0};
    %vpi_call 2 162 "$display", "\012================================================================================" {0 0 0};
    %vpi_call 2 163 "$display", "                              FINAL RESULTS" {0 0 0};
    %vpi_call 2 164 "$display", "================================================================================" {0 0 0};
    %vpi_call 2 165 "$display", "State Amplitudes:" {0 0 0};
    %load/vec4 v0x7fa60711e110_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 166 "$display", "  |00\342\237\251 = %.6f", W<0,r> {0 1 0};
    %load/vec4 v0x7fa60711e1a0_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 167 "$display", "  |01\342\237\251 = %.6f", W<0,r> {0 1 0};
    %load/vec4 v0x7fa60711e230_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 168 "$display", "  |10\342\237\251 = %.6f", W<0,r> {0 1 0};
    %load/vec4 v0x7fa607165380_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %vpi_call 2 169 "$display", "  |11\342\237\251 = %.6f\012", W<0,r> {0 1 0};
    %vpi_call 2 171 "$display", "Measurement Probabilities:" {0 0 0};
    %load/vec4 v0x7fa607107850_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %load/vec4 v0x7fa607107850_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %pushi/vec4 100, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %vpi_call 2 172 "$display", "  P(|00\342\237\251) = %.6f  (%.2f%%)", W<1,r>, W<0,r> {0 2 0};
    %load/vec4 v0x7fa6071078e0_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %load/vec4 v0x7fa6071078e0_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %pushi/vec4 100, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %vpi_call 2 174 "$display", "  P(|11\342\237\251) = %.6f  (%.2f%%)", W<1,r>, W<0,r> {0 2 0};
    %load/vec4 v0x7fa607107850_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %load/vec4 v0x7fa6071078e0_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %add/wr;
    %load/vec4 v0x7fa607107850_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %load/vec4 v0x7fa6071078e0_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %add/wr;
    %pushi/vec4 100, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %vpi_call 2 176 "$display", "  Total   = %.6f  (%. 2f%%)\012", W<1,r>, W<0,r> {0 2 0};
    %pushi/real 1503238553, 4065; load=0.700000
    %pushi/real 2516582, 4043; load=0.700000
    %add/wr;
    %load/vec4 v0x7fa60711e110_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_7.23, 5;
    %load/vec4 v0x7fa60711e110_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %pushi/real 1546188226, 4065; load=0.720000
    %pushi/real 2348810, 4043; load=0.720000
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.23;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.22, 10;
    %pushi/real 1503238553, 4065; load=0.700000
    %pushi/real 2516582, 4043; load=0.700000
    %add/wr;
    %load/vec4 v0x7fa607165380_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_7.24, 5;
    %load/vec4 v0x7fa607165380_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %pushi/real 1546188226, 4065; load=0.720000
    %pushi/real 2348810, 4043; load=0.720000
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.24;
    %and;
T_7.22;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.21, 9;
    %load/vec4 v0x7fa60711e1a0_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %pushi/real 1374389534, 4059; load=0.0100000
    %pushi/real 3019899, 4037; load=0.0100000
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %jmp/0 T_7.25, 5;
    %load/vec4 v0x7fa60711e230_0;
    %store/vec4 v0x7fa60710d4c0_0, 0, 32;
    %callf/real TD_tb_bell_state.fp_to_real, S_0x7fa60710d350;
    %pushi/real 1374389534, 4059; load=0.0100000
    %pushi/real 3019899, 4037; load=0.0100000
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_7.25;
    %and;
T_7.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %vpi_call 2 184 "$fwrite", v0x7fa6071077c0_0, "\342\234\223 SUCCESS: Bell state |\316\246+\342\237\251 achieved!\012" {0 0 0};
    %vpi_call 2 185 "$fwrite", v0x7fa6071077c0_0, "  Qubits are now in maximally entangled state.\012" {0 0 0};
    %vpi_call 2 186 "$display", "\342\234\223 SUCCESS: Bell state |\316\246+\342\237\251 achieved!" {0 0 0};
    %vpi_call 2 187 "$display", "  Qubits are now in maximally entangled state." {0 0 0};
    %jmp T_7.20;
T_7.19 ;
    %vpi_call 2 189 "$fwrite", v0x7fa6071077c0_0, "\342\234\227 FAILED: Bell state not achieved.\012" {0 0 0};
    %vpi_call 2 190 "$fwrite", v0x7fa6071077c0_0, "  Expected: |00\342\237\251\342\211\2100.707, |11\342\237\251\342\211\2100.707, |01\342\237\251\342\211\2100, |10\342\237\251\342\211\2100\012" {0 0 0};
    %vpi_call 2 191 "$display", "\342\234\227 FAILED: Bell state not achieved." {0 0 0};
    %vpi_call 2 192 "$display", "  Expected: |00\342\237\251\342\211\2100.707, |11\342\237\251\342\211\2100.707, |01\342\237\251\342\211\2100, |10\342\237\251\342\211\2100" {0 0 0};
T_7.20 ;
    %vpi_call 2 195 "$fwrite", v0x7fa6071077c0_0, "================================================================================\012" {0 0 0};
    %vpi_call 2 196 "$display", "================================================================================" {0 0 0};
    %vpi_call 2 197 "$display", "Log saved to:  bell_state_result.txt" {0 0 0};
    %vpi_call 2 198 "$display", "Waveform saved to: bell_state.vcd\012" {0 0 0};
    %vpi_call 2 200 "$fclose", v0x7fa6071077c0_0 {0 0 0};
    %vpi_call 2 201 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fa606705df0;
T_8 ;
    %delay 10000000, 0;
    %vpi_call 2 207 "$display", "\012ERROR: Simulation timeout!" {0 0 0};
    %vpi_call 2 208 "$fwrite", v0x7fa6071077c0_0, "\012ERROR: Simulation timeout!\012" {0 0 0};
    %vpi_call 2 209 "$fclose", v0x7fa6071077c0_0 {0 0 0};
    %vpi_call 2 210 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb/tb_bell_state.v";
    "rtl/core/quantum_circuit.v";
    "rtl/gates/cnot_gate.v";
    "rtl/gates/hadamard_gate.v";
    "rtl/utils/fixed_point_add.v";
    "rtl/utils/fixed_point_mult.v";
    "rtl/core/qubit_register.v";
