{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619769737775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619769737775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 30 17:02:17 2021 " "Processing started: Fri Apr 30 17:02:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619769737775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619769737775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_07_DataProcessor -c Lab_07_DataProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_07_DataProcessor -c Lab_07_DataProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619769737775 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1619769738333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_07_dataprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_07_dataprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_07_DataProcessor-structual " "Found design unit 1: Lab_07_DataProcessor-structual" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619769738979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab_07_DataProcessor " "Found entity 1: Lab_07_DataProcessor" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619769738979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619769738979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_07_DataProcessor " "Elaborating entity \"Lab_07_DataProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1619769739043 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input Lab_07_DataProcessor.vhd(64) " "VHDL Process Statement warning at Lab_07_DataProcessor.vhd(64): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1619769739044 "|Lab_07_DataProcessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig Lab_07_DataProcessor.vhd(66) " "VHDL Process Statement warning at Lab_07_DataProcessor.vhd(66): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1619769739044 "|Lab_07_DataProcessor"}
{ "Warning" "WSGN_SEARCH_FILE" "lab_07_asyncram.vhd 2 1 " "Using design file lab_07_asyncram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_07_asyncRAM-rtl " "Found design unit 1: Lab_07_asyncRAM-rtl" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619769739080 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab_07_asyncRAM " "Found entity 1: Lab_07_asyncRAM" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619769739080 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1619769739080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab_07_asyncRAM Lab_07_asyncRAM:RAM " "Elaborating entity \"Lab_07_asyncRAM\" for hierarchy \"Lab_07_asyncRAM:RAM\"" {  } { { "Lab_07_DataProcessor.vhd" "RAM" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619769739083 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_block lab_07_asyncram.vhd(23) " "VHDL Process Statement warning at lab_07_asyncram.vhd(23): signal \"ram_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1619769739085 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_block lab_07_asyncram.vhd(18) " "VHDL Process Statement warning at lab_07_asyncram.vhd(18): inferring latch(es) for signal or variable \"ram_block\", which holds its previous value in one or more paths through the process" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1619769739085 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[0\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[7\]\[0\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739085 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[1\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[7\]\[1\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739085 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[2\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[7\]\[2\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739086 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[3\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[7\]\[3\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739086 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[0\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[6\]\[0\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739086 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[1\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[6\]\[1\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739086 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[2\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[6\]\[2\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739086 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[3\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[6\]\[3\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739086 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[0\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[5\]\[0\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739086 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[1\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[5\]\[1\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739086 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[2\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[5\]\[2\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739086 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[3\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[5\]\[3\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739086 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[0\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[4\]\[0\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739086 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[1\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[4\]\[1\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739086 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[2\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[4\]\[2\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739087 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[3\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[4\]\[3\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739087 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[0\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[3\]\[0\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739087 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[1\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[3\]\[1\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739087 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[2\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[3\]\[2\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739087 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[3\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[3\]\[3\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739087 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[0\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[2\]\[0\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739087 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[1\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[2\]\[1\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739087 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[2\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[2\]\[2\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739087 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[3\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[2\]\[3\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739087 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[0\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[1\]\[0\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739087 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[1\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[1\]\[1\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739087 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[2\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[1\]\[2\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739087 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[3\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[1\]\[3\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739087 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[0\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[0\]\[0\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739087 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[1\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[0\]\[1\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739087 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[2\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[0\]\[2\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739088 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[3\] lab_07_asyncram.vhd(18) " "Inferred latch for \"ram_block\[0\]\[3\]\" at lab_07_asyncram.vhd(18)" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619769739088 "|Lab_07_DataProcessor|Lab_07_asyncRAM:RAM"}
{ "Warning" "WSGN_SEARCH_FILE" "lab_07_simplealu.vhd 2 1 " "Using design file lab_07_simplealu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_07_simpleALU-sample " "Found design unit 1: Lab_07_simpleALU-sample" {  } { { "lab_07_simplealu.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_simplealu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619769739107 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab_07_simpleALU " "Found entity 1: Lab_07_simpleALU" {  } { { "lab_07_simplealu.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_simplealu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619769739107 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1619769739107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab_07_simpleALU Lab_07_simpleALU:ALU " "Elaborating entity \"Lab_07_simpleALU\" for hierarchy \"Lab_07_simpleALU:ALU\"" {  } { { "Lab_07_DataProcessor.vhd" "ALU" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619769739111 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Lab_07_asyncRAM:RAM\|data_out\[0\] " "Converted tri-state buffer \"Lab_07_asyncRAM:RAM\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1619769739363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Lab_07_asyncRAM:RAM\|data_out\[1\] " "Converted tri-state buffer \"Lab_07_asyncRAM:RAM\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1619769739363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Lab_07_asyncRAM:RAM\|data_out\[2\] " "Converted tri-state buffer \"Lab_07_asyncRAM:RAM\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1619769739363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Lab_07_asyncRAM:RAM\|data_out\[3\] " "Converted tri-state buffer \"Lab_07_asyncRAM:RAM\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1619769739363 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1619769739363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[2\]\[0\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739738 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[1\]\[0\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739738 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[0\]\[0\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739744 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[3\]\[0\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739744 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[5\]\[0\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739744 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[6\]\[0\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739744 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[4\]\[0\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739744 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[7\]\[0\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739744 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[2\]\[1\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739745 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[1\]\[1\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739745 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[0\]\[1\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739745 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[3\]\[1\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739745 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[5\]\[1\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739745 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[6\]\[1\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739745 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[4\]\[1\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739745 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[7\]\[1\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739746 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[2\]\[2\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739746 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[1\]\[2\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739746 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[0\]\[2\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739746 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[3\]\[2\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739746 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[5\]\[2\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739746 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[6\]\[2\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739746 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[4\]\[2\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739747 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[7\]\[2\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739747 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[2\]\[3\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739747 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[1\]\[3\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739747 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[0\]\[3\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739747 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[3\]\[3\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739747 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[5\]\[3\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739747 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[6\]\[3\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739748 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[4\]\[3\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739748 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab_07_asyncRAM:RAM\|ram_block\[7\]\[3\] " "Latch Lab_07_asyncRAM:RAM\|ram_block\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mar\[2\] " "Ports D and ENA on the latch are fed by the same signal mar\[2\]" {  } { { "Lab_07_DataProcessor.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_DataProcessor.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619769739748 ""}  } { { "lab_07_asyncram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/lab_07_asyncram.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619769739748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1619769739906 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1619769740341 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619769740341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1619769740404 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1619769740404 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1619769740404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1619769740404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619769740435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 30 17:02:20 2021 " "Processing ended: Fri Apr 30 17:02:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619769740435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619769740435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619769740435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619769740435 ""}
