Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/VIVADO/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_BENCH_behav xil_defaultlib.TEST_BENCH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addr' [E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_1/MEDIAN_FILTER/MEDIAN_FILTER.srcs/sources_1/new/BUFFER_LINE.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'addr' [E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_1/MEDIAN_FILTER/MEDIAN_FILTER.srcs/sources_1/new/BUFFER_LINE.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.BUFFER_LINE_default
Compiling module xil_defaultlib.WINDOW_MANAGE_UINT
Compiling module xil_defaultlib.compare_swap
Compiling module xil_defaultlib.SORT_3_MODE
Compiling module xil_defaultlib.MEDIAN_FILTER
Compiling module xil_defaultlib.IMAGE_PROCESSING_MEDIAN
Compiling module xil_defaultlib.TEST_BENCH
Compiling module xil_defaultlib.glbl
Built simulation snapshot TEST_BENCH_behav
