0.7
2020.2
Nov  8 2024
22:36:57
D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sim_1/imports/new/test_64.v,1748891079,verilog,,,,test_64,,,,,,,,
D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/Basic_UART_Spartan3E/UART.v,1748648592,verilog,,D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/Basic_UART_Spartan3E/baudRateGenerator.v,,UART,,,,,,,,
D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/Basic_UART_Spartan3E/baudRateGenerator.v,1748639650,verilog,,D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/butterflyModul.v,,baudRateGenerator,,,,,,,,
D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/Basic_UART_Spartan3E/receiver.v,1748639314,verilog,,D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/sqrt32.v,,receiver,,,,,,,,
D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/Basic_UART_Spartan3E/transmitter.v,1748639614,verilog,,D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sim_1/imports/new/test_64.v,,transmitter,,,,,,,,
D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/BitReversalModul.v,1750178046,verilog,,D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/Communication_Interface.v,,BitReversalModul,,,,,,,,
D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/Communication_Interface.v,1750174944,verilog,,D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/FFT_Processor_top.v,,Communication_Interface,,,,,,,,
D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/FFT_Processor_top.v,1750084071,verilog,,D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/new/FixFFT.v,,FFT_Processor_top,,,,,,,,
D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/RAM_16x1024.v,1742838022,verilog,,D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/Serial_Interface.v,,RAM_16x1024,,,,,,,,
D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/Serial_Interface.v,1748976491,verilog,,D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/Basic_UART_Spartan3E/UART.v,,Serial_Interface,,,,,,,,
D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/butterflyModul.v,1748992294,verilog,,D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/dB_Calculator.v,,ButterflyModul,,,,,,,,
D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/dB_Calculator.v,1747331987,verilog,,D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/fixMultiplier.v,,dB_Calculator,,,,,,,,
D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/fixMultiplier.v,1748980580,verilog,,D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/Basic_UART_Spartan3E/receiver.v,,fixMultiplier,,,,,,,,
D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/sqrt32.v,1748980671,verilog,,D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/Basic_UART_Spartan3E/transmitter.v,,sqrt32,,,,,,,,
D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/new/FixFFT.v,1749040216,verilog,,D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/RAM_16x1024.v,,FixFFT,,,,,,,,
