{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586911980755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586911980768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 17:53:00 2020 " "Processing started: Tue Apr 14 17:53:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586911980768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586911980768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ExU -c ExU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ExU -c ExU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586911980768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586911981447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586911981448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/srl64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/srl64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRL64-rtl " "Found design unit 1: SRL64-rtl" {  } { { "SourceCode/SRL64.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/SRL64.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993060 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRL64 " "Found entity 1: SRL64" {  } { { "SourceCode/SRL64.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/SRL64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586911993060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/sra64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/sra64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRA64-rtl " "Found design unit 1: SRA64-rtl" {  } { { "SourceCode/SRA64.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/SRA64.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993071 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRA64 " "Found entity 1: SRA64" {  } { { "SourceCode/SRA64.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/SRA64.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586911993071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/sll64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/sll64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLL64-rtl " "Found design unit 1: SLL64-rtl" {  } { { "SourceCode/SLL64.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/SLL64.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993076 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLL64 " "Found entity 1: SLL64" {  } { { "SourceCode/SLL64.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/SLL64.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586911993076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/shiftunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/shiftunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftUnit-rtl " "Found design unit 1: ShiftUnit-rtl" {  } { { "SourceCode/ShiftUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ShiftUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993087 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftUnit " "Found entity 1: ShiftUnit" {  } { { "SourceCode/ShiftUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ShiftUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586911993087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/execunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/execunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExecUnit-rtl " "Found design unit 1: ExecUnit-rtl" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ExecUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993094 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExecUnit " "Found entity 1: ExecUnit" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ExecUnit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586911993094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/arithunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/arithunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithUnit-rtl " "Found design unit 1: ArithUnit-rtl" {  } { { "SourceCode/ArithUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ArithUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993100 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithUnit " "Found entity 1: ArithUnit" {  } { { "SourceCode/ArithUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ArithUnit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586911993100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder.vhd 4 2 " "Found 4 design units, including 2 entities, in source file sourcecode/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rippleadder-rtl " "Found design unit 1: rippleadder-rtl" {  } { { "SourceCode/Adder.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/Adder.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FullAdder-rtl " "Found design unit 2: FullAdder-rtl" {  } { { "SourceCode/Adder.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/Adder.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993107 ""} { "Info" "ISGN_ENTITY_NAME" "1 rippleadder " "Found entity 1: rippleadder" {  } { { "SourceCode/Adder.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993107 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder " "Found entity 2: FullAdder" {  } { { "SourceCode/Adder.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/Adder.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586911993107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/logicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/logicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicUnit-rtl " "Found design unit 1: LogicUnit-rtl" {  } { { "SourceCode/LogicUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/LogicUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993120 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicUnit " "Found entity 1: LogicUnit" {  } { { "SourceCode/LogicUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/LogicUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586911993120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586911993120 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ShiftUnit " "Elaborating entity \"ShiftUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586911993186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL64 SLL64:SLLcircuit " "Elaborating entity \"SLL64\" for hierarchy \"SLL64:SLLcircuit\"" {  } { { "SourceCode/ShiftUnit.vhd" "SLLcircuit" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ShiftUnit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586911993219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRL64 SRL64:SRLcircuit " "Elaborating entity \"SRL64\" for hierarchy \"SRL64:SRLcircuit\"" {  } { { "SourceCode/ShiftUnit.vhd" "SRLcircuit" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ShiftUnit.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586911993230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA64 SRA64:SRAcircuit " "Elaborating entity \"SRA64\" for hierarchy \"SRA64:SRAcircuit\"" {  } { { "SourceCode/ShiftUnit.vhd" "SRAcircuit" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ShiftUnit.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586911993240 ""}
{ "Error" "EVRFX_VHDL_1078_UNCONVERTED" "SRA64.vhd(40) " "VHDL error at SRA64.vhd(40): expression is not constant" {  } { { "SourceCode/SRA64.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/SRA64.vhd" 40 0 0 } }  } 0 10779 "VHDL error at %1!s!: expression is not constant" 0 0 "Analysis & Synthesis" 0 -1 1586911993245 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_CALL_FAILED" "RESIZE SRA64.vhd(40) " "VHDL Subprogram error at SRA64.vhd(40):  failed to elaborate call to subprogram \"RESIZE\"" {  } { { "SourceCode/SRA64.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/SRA64.vhd" 40 0 0 } }  } 0 10657 "VHDL Subprogram error at %2!s!:  failed to elaborate call to subprogram \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586911993246 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "SRA64:SRAcircuit " "Can't elaborate user hierarchy \"SRA64:SRAcircuit\"" {  } { { "SourceCode/ShiftUnit.vhd" "SRAcircuit" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ShiftUnit.vhd" 34 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586911993247 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586911993420 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 14 17:53:13 2020 " "Processing ended: Tue Apr 14 17:53:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586911993420 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586911993420 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586911993420 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586911993420 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586911994063 ""}
