Code for an arbitrary n-way set associative cache in C++. Implementation of
 2 level caches, L1 and L2.  L1 cache sends read/write requests to the L2 cache. L2 cache interacts with DRAM. L1
and L2 caches keep track of their own counters i.e. reads, writes, misses, hits etc
For more detail read attached pdf
