Warning: File /c/Users/Cristian/ECE524/FPGA-ASIC-Design/lab2/lab2.srcs/sim_1/new/sine_wave_8MHz.txt could not be opened
on HDL file C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab2/lab2.srcs/sim_1/new/cic_tb.vhd line 35
Warning: File /c/Users/Cristian/ECE524/FPGA-ASIC-Design/lab2/lab2.srcs/sim_1/new/output_8MHz.txt could not be opened
on HDL file C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab2/lab2.srcs/sim_1/new/cic_tb.vhd line 56
Time resolution is 1 ps
ERROR: File /c/Users/Cristian/ECE524/FPGA-ASIC-Design/lab2/lab2.srcs/sim_1/new/sine_wave_8MHz.txt is not open. Cannot call endfile on it
Time: 12500 ps  Iteration: 0  Process: /cic_tb/line__34
  File: C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab2/lab2.srcs/sim_1/new/cic_tb.vhd

HDL Line: C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab2/lab2.srcs/sim_1/new/cic_tb.vhd:43
