{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618052422392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618052422392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 15:30:22 2021 " "Processing started: Sat Apr 10 15:30:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618052422392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618052422392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BRGCKT -c BRGCKT --generate_symbol=\"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off BRGCKT -c BRGCKT --generate_symbol=\"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618052422392 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UxRX_ abrckt.v(5) " "Verilog HDL Implicit Net warning at abrckt.v(5): created implicit net for \"UxRX_\"" {  } { { "abrckt.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/abrckt.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618052425325 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 abrckt.v(21) " "Verilog HDL Assignment information at abrckt.v(21): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "abrckt.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/abrckt.v" 21 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 1 0 "Quartus II" 0 -1 1618052425326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618052425342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 15:30:25 2021 " "Processing ended: Sat Apr 10 15:30:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618052425342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618052425342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618052425342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618052425342 ""}
