5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd fsm8.2.vcd -o fsm8.2.cdd -v fsm8.2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm8.2.v 1 52 1
2 1 14 110015 2d 1 100c 0 0 1 1 clock
2 2 14 90015 44 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 14 410041 4 0 1008 0 0 32 48 1 0
2 4 14 360042 4 23 100c 0 3 1 18 0 1 0 0 0 0 next_state
2 5 14 290032 1 32 1004 0 0 1 1 STATE_IDLE
2 6 14 210032 5 1a 10cc 4 5 1 18 0 1 1 1 0 0
2 7 14 210025 2 1 100c 0 0 1 1 reset
2 8 14 210042 5 19 100c 6 7 1 18 0 1 1 1 0 0
2 9 14 18001c 0 1 1410 0 0 1 1 state
2 10 14 180042 16 38 e 8 9
2 11 17 1a001e 3 1 100c 0 0 1 1 valid
2 12 17 1a001e 3 29 1008 11 0 1 18 0 1 0 0 0 0
2 13 17 120015 3 1 100c 0 0 1 1 head
2 14 17 120015 3 29 1008 13 0 1 18 0 1 0 0 0 0
2 15 17 9000d 3 1 100c 0 0 1 1 state
2 16 17 9000d 3 29 1008 15 0 1 18 0 1 0 0 0 0
2 17 17 90015 5 2b 1008 14 16 1 18 0 1 0 0 0 0
2 18 17 9001e b 2b 100a 12 17 1 18 0 1 0 0 0 0
2 19 18 20006 5 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 20 25 1c001c 4 0 1004 0 0 32 48 0 0
2 21 25 11001d 4 23 100c 0 20 1 18 0 1 0 0 0 0 next_state
2 22 25 100010 4 1b 100c 21 0 1 18 0 1 1 1 0 0
2 23 25 7000c 0 1 1410 0 0 1 1 msg_ip
2 24 25 7001d 4 35 e 22 23
2 25 47 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 26 0 0 5 0 1008 0 0 32 48 1 0
2 27 0 0 5 23 100e 0 26 1 18 0 1 0 0 0 0 next_state
2 28 0 0 4 1 100e 0 0 1 1 state
1 STATE_IDLE 0 c0000 1 0 31 0 1 17 0 0 0 0 0
1 STATE_SEND 0 c0000 1 0 31 0 1 17 1 0 0 0 0
1 clock 6 87000f 1 0 0 0 1 17 0 1 1 1 0
1 reset 7 7000f 1 0 0 0 1 17 0 1 0 1 0
1 state 8 7000f 1 0 0 0 1 17 0 1 1 1 0
1 next_state 9 87000f 1 0 1 0 2 17 0 3 3 3 0
1 msg_ip 10 6000f 1 0 0 0 1 17 1 1 1 1 0
1 head 11 7000f 1 0 0 0 1 17 0 1 1 1 0
1 valid 12 7000f 1 0 0 0 1 17 0 1 1 1 0
4 28 f 28 28
4 27 f 27 27
4 10 6 2 2
4 2 1 10 0
4 19 6 18 0
4 18 1 19 0
4 24 f 24 24
4 25 1 0 0
6 28 27 1  0 2 2 1 16 0 0  1 16 1 0  1 16 0 0  1 16 1 0   3  0 0 1  0 1 1  1 0 1
3 1 main.$u0 "main.$u0" fsm8.2.v 0 23 1
2 29 20 5000e 1 32 1004 0 0 1 1 STATE_IDLE
2 30 19 9000d 7 1 100e 0 0 1 1 state
2 31 20 0 5 2d 114e 29 30 1 18 0 1 1 1 0 0
2 32 21 5000e 1 32 1008 0 0 1 1 STATE_SEND
2 33 21 0 2 2d 120e 32 30 1 18 0 1 1 1 0 0
2 34 21 500053 1 0 21008 0 0 1 16 1 0
2 35 21 45004e 1 32 1004 0 0 1 1 STATE_IDLE
2 36 21 450053 1 31 1088 34 35 2 18 0 3 2 1 0 0
2 37 21 440054 1 26 1008 36 0 2 18 0 3 2 1 0 0
2 38 21 3c003f 1 0 21004 0 0 1 16 0 0
2 39 21 31003a 1 32 1008 0 0 1 1 STATE_SEND
2 40 21 31003f 1 31 1108 38 39 2 18 0 3 1 2 0 0
2 41 21 300040 1 26 1008 40 0 2 18 0 3 1 2 0 0
2 42 21 200040 1 1a 1208 37 41 2 18 0 3 2 1 0 0
2 43 21 200024 1 1 1004 0 0 1 1 valid
2 44 21 200054 1 19 1008 42 43 2 18 0 3 2 1 0 0
2 45 21 12001b 0 1 1410 0 0 2 1 next_state
2 46 21 120054 1 37 1a 44 45
2 47 20 500053 1 0 21008 0 0 1 16 1 0
2 48 20 45004e 1 32 1004 0 0 1 1 STATE_IDLE
2 49 20 450053 1 31 1088 47 48 2 18 0 3 2 1 0 0
2 50 20 440054 1 26 1008 49 0 2 18 0 3 2 1 0 0
2 51 20 3c003f 1 0 21004 0 0 1 16 0 0
2 52 20 31003a 1 32 1008 0 0 1 1 STATE_SEND
2 53 20 31003f 1 31 1108 51 52 2 18 0 3 1 2 0 0
2 54 20 300040 1 26 1008 53 0 2 18 0 3 1 2 0 0
2 55 20 1f0040 3 1a 1208 50 54 2 18 0 3 3 3 0 0
2 56 20 28002b 3 1 100c 0 0 1 1 head
2 57 20 200024 3 1 100c 0 0 1 1 valid
2 58 20 20002b 3 8 124c 56 57 1 18 0 1 1 1 1 0
2 59 20 1f0054 3 19 1008 55 58 2 18 0 3 3 3 0 0
2 60 20 12001b 0 1 1410 0 0 2 1 next_state
2 61 20 120054 3 37 a 59 60
4 46 0 0 0
4 33 0 46 0
4 61 0 0 0
4 31 11 61 33
3 1 main.$u1 "main.$u1" fsm8.2.v 0 45 1
3 1 main.$u2 "main.$u2" fsm8.2.v 0 50 1
2 62 48 9000c 1 0 21004 0 0 1 16 0 0
2 63 48 10005 0 1 1410 0 0 1 1 clock
2 64 48 1000c 1 37 16 62 63
2 65 49 b000b 1 0 1008 0 0 32 48 1 0
2 66 49 9000c 59 2c 900a 65 0 32 18 0 ffffffff 0 0 0 0
2 67 49 17001b 2c 1 101c 0 0 1 1 clock
2 68 49 160016 2c 1b 102c 67 0 1 18 0 1 1 1 0 0
2 69 49 e0012 0 1 1410 0 0 1 1 clock
2 70 49 e001b 2c 37 3e 68 69
4 70 6 66 66
4 66 0 70 0
4 64 11 66 66
