{
    "components": [
        "fir1_6"
    ],
    "dependencies": {
        "transitive": []
    },
    "domains": {
        "IntelSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "System": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "XilinxSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Synchronous",
            "reset_polarity": "ActiveHigh"
        }
    },
    "files": [
        {
            "name": "fir1_6_shim.cpp",
            "sha256": "7893ac6dd8701348f726f884eebc8097c6044dc3994f557fb794924b8808f552"
        },
        {
            "name": "fir1_6.sdc",
            "sha256": "ddcf6403a741ee794dc6a98d6c0fc4c2d0f8a917ae0c1e5e0e495d53b3236c82"
        },
        {
            "name": "fir1_6.v",
            "sha256": "d57017be152e4ff84135b3fad0fd35ef173539b6923cef5075a5a33dc87b3f67"
        }
    ],
    "flags": [
        20,
        20
    ],
    "hash": "32e861832052083b3a3cf691cebb1672ffea1f0e2c3dd48320b2bf72eabad139",
    "top_component": {
        "name": "fir1_6",
        "ports_flat": [
            {
                "direction": "in",
                "domain": "System",
                "is_clock": true,
                "name": "xs",
                "type_name": "",
                "width": 1
            },
            {
                "direction": "in",
                "domain": "System",
                "is_clock": false,
                "name": "rst",
                "type_name": "",
                "width": 1
            },
            {
                "direction": "in",
                "is_clock": false,
                "name": "c$arg",
                "type_name": "signed [7:0]",
                "width": 8
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "o",
                "type_name": "signed [7:0]",
                "width": 8
            }
        ]
    },
    "version": "unstable"
}