{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 12:20:11 2019 " "Info: Processing started: Wed Oct 16 12:20:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Instr_Reg:IRWrite\|Instr15_0\[4\] register Banco_reg:Reg_Control\|Reg12\[0\] 98.19 MHz 10.184 ns Internal " "Info: Clock \"clk\" has Internal fmax of 98.19 MHz between source register \"Instr_Reg:IRWrite\|Instr15_0\[4\]\" and destination register \"Banco_reg:Reg_Control\|Reg12\[0\]\" (period= 10.184 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.017 ns + Longest register register " "Info: + Longest register to register delay is 10.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:IRWrite\|Instr15_0\[4\] 1 REG LCFF_X40_Y29_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y29_N9; Fanout = 19; REG Node = 'Instr_Reg:IRWrite\|Instr15_0\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr_Reg:IRWrite|Instr15_0[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.357 ns) 0.732 ns ALUSrcB:inst6\|Mux27~0 2 COMB LCCOMB_X40_Y29_N18 7 " "Info: 2: + IC(0.375 ns) + CELL(0.357 ns) = 0.732 ns; Loc. = LCCOMB_X40_Y29_N18; Fanout = 7; COMB Node = 'ALUSrcB:inst6\|Mux27~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.732 ns" { Instr_Reg:IRWrite|Instr15_0[4] ALUSrcB:inst6|Mux27~0 } "NODE_NAME" } } { "ALUSrcB.v" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ALUSrcB.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.357 ns) 1.674 ns Ula32:ALUControl\|carry_temp\[4\]~38 3 COMB LCCOMB_X44_Y29_N14 1 " "Info: 3: + IC(0.585 ns) + CELL(0.357 ns) = 1.674 ns; Loc. = LCCOMB_X44_Y29_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[4\]~38'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.942 ns" { ALUSrcB:inst6|Mux27~0 Ula32:ALUControl|carry_temp[4]~38 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.228 ns) 2.142 ns Ula32:ALUControl\|carry_temp\[4\]~4 4 COMB LCCOMB_X44_Y29_N30 3 " "Info: 4: + IC(0.240 ns) + CELL(0.228 ns) = 2.142 ns; Loc. = LCCOMB_X44_Y29_N30; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.468 ns" { Ula32:ALUControl|carry_temp[4]~38 Ula32:ALUControl|carry_temp[4]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.366 ns) 2.873 ns Ula32:ALUControl\|carry_temp\[5\]~6 5 COMB LCCOMB_X45_Y29_N0 4 " "Info: 5: + IC(0.365 ns) + CELL(0.366 ns) = 2.873 ns; Loc. = LCCOMB_X45_Y29_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.731 ns" { Ula32:ALUControl|carry_temp[4]~4 Ula32:ALUControl|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 3.151 ns Ula32:ALUControl\|carry_temp\[7\]~80 6 COMB LCCOMB_X45_Y29_N28 4 " "Info: 6: + IC(0.225 ns) + CELL(0.053 ns) = 3.151 ns; Loc. = LCCOMB_X45_Y29_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[7\]~80'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALUControl|carry_temp[5]~6 Ula32:ALUControl|carry_temp[7]~80 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.053 ns) 3.574 ns Ula32:ALUControl\|carry_temp\[9\]~76 7 COMB LCCOMB_X45_Y29_N24 4 " "Info: 7: + IC(0.370 ns) + CELL(0.053 ns) = 3.574 ns; Loc. = LCCOMB_X45_Y29_N24; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~76'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.423 ns" { Ula32:ALUControl|carry_temp[7]~80 Ula32:ALUControl|carry_temp[9]~76 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.053 ns) 3.936 ns Ula32:ALUControl\|carry_temp\[11\]~72 8 COMB LCCOMB_X45_Y29_N4 4 " "Info: 8: + IC(0.309 ns) + CELL(0.053 ns) = 3.936 ns; Loc. = LCCOMB_X45_Y29_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~72'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.362 ns" { Ula32:ALUControl|carry_temp[9]~76 Ula32:ALUControl|carry_temp[11]~72 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 4.210 ns Ula32:ALUControl\|carry_temp\[13\]~68 9 COMB LCCOMB_X45_Y29_N16 4 " "Info: 9: + IC(0.221 ns) + CELL(0.053 ns) = 4.210 ns; Loc. = LCCOMB_X45_Y29_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~68'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:ALUControl|carry_temp[11]~72 Ula32:ALUControl|carry_temp[13]~68 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.053 ns) 5.067 ns Ula32:ALUControl\|carry_temp\[14\]~14 10 COMB LCCOMB_X46_Y30_N2 1 " "Info: 10: + IC(0.804 ns) + CELL(0.053 ns) = 5.067 ns; Loc. = LCCOMB_X46_Y30_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[14\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.857 ns" { Ula32:ALUControl|carry_temp[13]~68 Ula32:ALUControl|carry_temp[14]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.225 ns) 5.879 ns Ula32:ALUControl\|carry_temp\[16\]~15 11 COMB LCCOMB_X45_Y31_N2 1 " "Info: 11: + IC(0.587 ns) + CELL(0.225 ns) = 5.879 ns; Loc. = LCCOMB_X45_Y31_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[16\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { Ula32:ALUControl|carry_temp[14]~14 Ula32:ALUControl|carry_temp[16]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.225 ns) 6.308 ns Ula32:ALUControl\|carry_temp\[18\]~17 12 COMB LCCOMB_X45_Y31_N4 1 " "Info: 12: + IC(0.204 ns) + CELL(0.225 ns) = 6.308 ns; Loc. = LCCOMB_X45_Y31_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[18\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.429 ns" { Ula32:ALUControl|carry_temp[16]~15 Ula32:ALUControl|carry_temp[18]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 6.567 ns Ula32:ALUControl\|carry_temp\[20\]~19 13 COMB LCCOMB_X45_Y31_N28 1 " "Info: 13: + IC(0.206 ns) + CELL(0.053 ns) = 6.567 ns; Loc. = LCCOMB_X45_Y31_N28; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[20\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.259 ns" { Ula32:ALUControl|carry_temp[18]~17 Ula32:ALUControl|carry_temp[20]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.053 ns) 7.201 ns Ula32:ALUControl\|carry_temp\[22\]~21 14 COMB LCCOMB_X45_Y28_N16 1 " "Info: 14: + IC(0.581 ns) + CELL(0.053 ns) = 7.201 ns; Loc. = LCCOMB_X45_Y28_N16; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[22\]~21'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.634 ns" { Ula32:ALUControl|carry_temp[20]~19 Ula32:ALUControl|carry_temp[22]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 7.472 ns Ula32:ALUControl\|carry_temp\[24\]~23 15 COMB LCCOMB_X45_Y28_N20 1 " "Info: 15: + IC(0.218 ns) + CELL(0.053 ns) = 7.472 ns; Loc. = LCCOMB_X45_Y28_N20; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[24\]~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:ALUControl|carry_temp[22]~21 Ula32:ALUControl|carry_temp[24]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 7.728 ns Ula32:ALUControl\|carry_temp\[26\]~25 16 COMB LCCOMB_X45_Y28_N26 1 " "Info: 16: + IC(0.203 ns) + CELL(0.053 ns) = 7.728 ns; Loc. = LCCOMB_X45_Y28_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[26\]~25'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.256 ns" { Ula32:ALUControl|carry_temp[24]~23 Ula32:ALUControl|carry_temp[26]~25 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 7.990 ns Ula32:ALUControl\|carry_temp\[29\]~27 17 COMB LCCOMB_X45_Y28_N0 5 " "Info: 17: + IC(0.209 ns) + CELL(0.053 ns) = 7.990 ns; Loc. = LCCOMB_X45_Y28_N0; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[29\]~27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:ALUControl|carry_temp[26]~25 Ula32:ALUControl|carry_temp[29]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 8.268 ns Ula32:ALUControl\|Menor~0 18 COMB LCCOMB_X45_Y28_N10 1 " "Info: 18: + IC(0.225 ns) + CELL(0.053 ns) = 8.268 ns; Loc. = LCCOMB_X45_Y28_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl\|Menor~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALUControl|carry_temp[29]~27 Ula32:ALUControl|Menor~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 8.521 ns DataSrc:inst3\|Mux31~1 19 COMB LCCOMB_X45_Y28_N30 1 " "Info: 19: + IC(0.200 ns) + CELL(0.053 ns) = 8.521 ns; Loc. = LCCOMB_X45_Y28_N30; Fanout = 1; COMB Node = 'DataSrc:inst3\|Mux31~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.253 ns" { Ula32:ALUControl|Menor~0 DataSrc:inst3|Mux31~1 } "NODE_NAME" } } { "DataSrc.v" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 8.781 ns DataSrc:inst3\|Mux31~2 20 COMB LCCOMB_X45_Y28_N4 32 " "Info: 20: + IC(0.207 ns) + CELL(0.053 ns) = 8.781 ns; Loc. = LCCOMB_X45_Y28_N4; Fanout = 32; COMB Node = 'DataSrc:inst3\|Mux31~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.260 ns" { DataSrc:inst3|Mux31~1 DataSrc:inst3|Mux31~2 } "NODE_NAME" } } { "DataSrc.v" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.309 ns) 10.017 ns Banco_reg:Reg_Control\|Reg12\[0\] 21 REG LCFF_X44_Y25_N23 2 " "Info: 21: + IC(0.927 ns) + CELL(0.309 ns) = 10.017 ns; Loc. = LCFF_X44_Y25_N23; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg12\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.236 ns" { DataSrc:inst3|Mux31~2 Banco_reg:Reg_Control|Reg12[0] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.756 ns ( 27.51 % ) " "Info: Total cell delay = 2.756 ns ( 27.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.261 ns ( 72.49 % ) " "Info: Total interconnect delay = 7.261 ns ( 72.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.017 ns" { Instr_Reg:IRWrite|Instr15_0[4] ALUSrcB:inst6|Mux27~0 Ula32:ALUControl|carry_temp[4]~38 Ula32:ALUControl|carry_temp[4]~4 Ula32:ALUControl|carry_temp[5]~6 Ula32:ALUControl|carry_temp[7]~80 Ula32:ALUControl|carry_temp[9]~76 Ula32:ALUControl|carry_temp[11]~72 Ula32:ALUControl|carry_temp[13]~68 Ula32:ALUControl|carry_temp[14]~14 Ula32:ALUControl|carry_temp[16]~15 Ula32:ALUControl|carry_temp[18]~17 Ula32:ALUControl|carry_temp[20]~19 Ula32:ALUControl|carry_temp[22]~21 Ula32:ALUControl|carry_temp[24]~23 Ula32:ALUControl|carry_temp[26]~25 Ula32:ALUControl|carry_temp[29]~27 Ula32:ALUControl|Menor~0 DataSrc:inst3|Mux31~1 DataSrc:inst3|Mux31~2 Banco_reg:Reg_Control|Reg12[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.017 ns" { Instr_Reg:IRWrite|Instr15_0[4] {} ALUSrcB:inst6|Mux27~0 {} Ula32:ALUControl|carry_temp[4]~38 {} Ula32:ALUControl|carry_temp[4]~4 {} Ula32:ALUControl|carry_temp[5]~6 {} Ula32:ALUControl|carry_temp[7]~80 {} Ula32:ALUControl|carry_temp[9]~76 {} Ula32:ALUControl|carry_temp[11]~72 {} Ula32:ALUControl|carry_temp[13]~68 {} Ula32:ALUControl|carry_temp[14]~14 {} Ula32:ALUControl|carry_temp[16]~15 {} Ula32:ALUControl|carry_temp[18]~17 {} Ula32:ALUControl|carry_temp[20]~19 {} Ula32:ALUControl|carry_temp[22]~21 {} Ula32:ALUControl|carry_temp[24]~23 {} Ula32:ALUControl|carry_temp[26]~25 {} Ula32:ALUControl|carry_temp[29]~27 {} Ula32:ALUControl|Menor~0 {} DataSrc:inst3|Mux31~1 {} DataSrc:inst3|Mux31~2 {} Banco_reg:Reg_Control|Reg12[0] {} } { 0.000ns 0.375ns 0.585ns 0.240ns 0.365ns 0.225ns 0.370ns 0.309ns 0.221ns 0.804ns 0.587ns 0.204ns 0.206ns 0.581ns 0.218ns 0.203ns 0.209ns 0.225ns 0.200ns 0.207ns 0.927ns } { 0.000ns 0.357ns 0.357ns 0.228ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.017 ns - Smallest " "Info: - Smallest clock skew is 0.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.975 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1431 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1431; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.618 ns) 2.975 ns Banco_reg:Reg_Control\|Reg12\[0\] 3 REG LCFF_X44_Y25_N23 2 " "Info: 3: + IC(1.150 ns) + CELL(0.618 ns) = 2.975 ns; Loc. = LCFF_X44_Y25_N23; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg12\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.768 ns" { clk~clkctrl Banco_reg:Reg_Control|Reg12[0] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 49.82 % ) " "Info: Total cell delay = 1.482 ns ( 49.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.493 ns ( 50.18 % ) " "Info: Total interconnect delay = 1.493 ns ( 50.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.975 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg12[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.975 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg12[0] {} } { 0.000ns 0.000ns 0.343ns 1.150ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.958 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1431 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1431; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.618 ns) 2.958 ns Instr_Reg:IRWrite\|Instr15_0\[4\] 3 REG LCFF_X40_Y29_N9 19 " "Info: 3: + IC(1.133 ns) + CELL(0.618 ns) = 2.958 ns; Loc. = LCFF_X40_Y29_N9; Fanout = 19; REG Node = 'Instr_Reg:IRWrite\|Instr15_0\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.751 ns" { clk~clkctrl Instr_Reg:IRWrite|Instr15_0[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.10 % ) " "Info: Total cell delay = 1.482 ns ( 50.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.476 ns ( 49.90 % ) " "Info: Total interconnect delay = 1.476 ns ( 49.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.958 ns" { clk clk~clkctrl Instr_Reg:IRWrite|Instr15_0[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.958 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:IRWrite|Instr15_0[4] {} } { 0.000ns 0.000ns 0.343ns 1.133ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.975 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg12[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.975 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg12[0] {} } { 0.000ns 0.000ns 0.343ns 1.150ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.958 ns" { clk clk~clkctrl Instr_Reg:IRWrite|Instr15_0[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.958 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:IRWrite|Instr15_0[4] {} } { 0.000ns 0.000ns 0.343ns 1.133ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.017 ns" { Instr_Reg:IRWrite|Instr15_0[4] ALUSrcB:inst6|Mux27~0 Ula32:ALUControl|carry_temp[4]~38 Ula32:ALUControl|carry_temp[4]~4 Ula32:ALUControl|carry_temp[5]~6 Ula32:ALUControl|carry_temp[7]~80 Ula32:ALUControl|carry_temp[9]~76 Ula32:ALUControl|carry_temp[11]~72 Ula32:ALUControl|carry_temp[13]~68 Ula32:ALUControl|carry_temp[14]~14 Ula32:ALUControl|carry_temp[16]~15 Ula32:ALUControl|carry_temp[18]~17 Ula32:ALUControl|carry_temp[20]~19 Ula32:ALUControl|carry_temp[22]~21 Ula32:ALUControl|carry_temp[24]~23 Ula32:ALUControl|carry_temp[26]~25 Ula32:ALUControl|carry_temp[29]~27 Ula32:ALUControl|Menor~0 DataSrc:inst3|Mux31~1 DataSrc:inst3|Mux31~2 Banco_reg:Reg_Control|Reg12[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.017 ns" { Instr_Reg:IRWrite|Instr15_0[4] {} ALUSrcB:inst6|Mux27~0 {} Ula32:ALUControl|carry_temp[4]~38 {} Ula32:ALUControl|carry_temp[4]~4 {} Ula32:ALUControl|carry_temp[5]~6 {} Ula32:ALUControl|carry_temp[7]~80 {} Ula32:ALUControl|carry_temp[9]~76 {} Ula32:ALUControl|carry_temp[11]~72 {} Ula32:ALUControl|carry_temp[13]~68 {} Ula32:ALUControl|carry_temp[14]~14 {} Ula32:ALUControl|carry_temp[16]~15 {} Ula32:ALUControl|carry_temp[18]~17 {} Ula32:ALUControl|carry_temp[20]~19 {} Ula32:ALUControl|carry_temp[22]~21 {} Ula32:ALUControl|carry_temp[24]~23 {} Ula32:ALUControl|carry_temp[26]~25 {} Ula32:ALUControl|carry_temp[29]~27 {} Ula32:ALUControl|Menor~0 {} DataSrc:inst3|Mux31~1 {} DataSrc:inst3|Mux31~2 {} Banco_reg:Reg_Control|Reg12[0] {} } { 0.000ns 0.375ns 0.585ns 0.240ns 0.365ns 0.225ns 0.370ns 0.309ns 0.221ns 0.804ns 0.587ns 0.204ns 0.206ns 0.581ns 0.218ns 0.203ns 0.209ns 0.225ns 0.200ns 0.207ns 0.927ns } { 0.000ns 0.357ns 0.357ns 0.228ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.975 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg12[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.975 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg12[0] {} } { 0.000ns 0.000ns 0.343ns 1.150ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.958 ns" { clk clk~clkctrl Instr_Reg:IRWrite|Instr15_0[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.958 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:IRWrite|Instr15_0[4] {} } { 0.000ns 0.000ns 0.343ns 1.133ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk S\[30\] Instr_Reg:IRWrite\|Instr15_0\[4\] 17.859 ns register " "Info: tco from clock \"clk\" to destination pin \"S\[30\]\" through register \"Instr_Reg:IRWrite\|Instr15_0\[4\]\" is 17.859 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.958 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1431 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1431; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.618 ns) 2.958 ns Instr_Reg:IRWrite\|Instr15_0\[4\] 3 REG LCFF_X40_Y29_N9 19 " "Info: 3: + IC(1.133 ns) + CELL(0.618 ns) = 2.958 ns; Loc. = LCFF_X40_Y29_N9; Fanout = 19; REG Node = 'Instr_Reg:IRWrite\|Instr15_0\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.751 ns" { clk~clkctrl Instr_Reg:IRWrite|Instr15_0[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.10 % ) " "Info: Total cell delay = 1.482 ns ( 50.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.476 ns ( 49.90 % ) " "Info: Total interconnect delay = 1.476 ns ( 49.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.958 ns" { clk clk~clkctrl Instr_Reg:IRWrite|Instr15_0[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.958 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:IRWrite|Instr15_0[4] {} } { 0.000ns 0.000ns 0.343ns 1.133ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.807 ns + Longest register pin " "Info: + Longest register to pin delay is 14.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:IRWrite\|Instr15_0\[4\] 1 REG LCFF_X40_Y29_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y29_N9; Fanout = 19; REG Node = 'Instr_Reg:IRWrite\|Instr15_0\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr_Reg:IRWrite|Instr15_0[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.357 ns) 0.732 ns ALUSrcB:inst6\|Mux27~0 2 COMB LCCOMB_X40_Y29_N18 7 " "Info: 2: + IC(0.375 ns) + CELL(0.357 ns) = 0.732 ns; Loc. = LCCOMB_X40_Y29_N18; Fanout = 7; COMB Node = 'ALUSrcB:inst6\|Mux27~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.732 ns" { Instr_Reg:IRWrite|Instr15_0[4] ALUSrcB:inst6|Mux27~0 } "NODE_NAME" } } { "ALUSrcB.v" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ALUSrcB.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.357 ns) 1.674 ns Ula32:ALUControl\|carry_temp\[4\]~38 3 COMB LCCOMB_X44_Y29_N14 1 " "Info: 3: + IC(0.585 ns) + CELL(0.357 ns) = 1.674 ns; Loc. = LCCOMB_X44_Y29_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[4\]~38'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.942 ns" { ALUSrcB:inst6|Mux27~0 Ula32:ALUControl|carry_temp[4]~38 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.228 ns) 2.142 ns Ula32:ALUControl\|carry_temp\[4\]~4 4 COMB LCCOMB_X44_Y29_N30 3 " "Info: 4: + IC(0.240 ns) + CELL(0.228 ns) = 2.142 ns; Loc. = LCCOMB_X44_Y29_N30; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.468 ns" { Ula32:ALUControl|carry_temp[4]~38 Ula32:ALUControl|carry_temp[4]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.366 ns) 2.873 ns Ula32:ALUControl\|carry_temp\[5\]~6 5 COMB LCCOMB_X45_Y29_N0 4 " "Info: 5: + IC(0.365 ns) + CELL(0.366 ns) = 2.873 ns; Loc. = LCCOMB_X45_Y29_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.731 ns" { Ula32:ALUControl|carry_temp[4]~4 Ula32:ALUControl|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 3.151 ns Ula32:ALUControl\|carry_temp\[7\]~80 6 COMB LCCOMB_X45_Y29_N28 4 " "Info: 6: + IC(0.225 ns) + CELL(0.053 ns) = 3.151 ns; Loc. = LCCOMB_X45_Y29_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[7\]~80'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALUControl|carry_temp[5]~6 Ula32:ALUControl|carry_temp[7]~80 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.053 ns) 3.574 ns Ula32:ALUControl\|carry_temp\[9\]~76 7 COMB LCCOMB_X45_Y29_N24 4 " "Info: 7: + IC(0.370 ns) + CELL(0.053 ns) = 3.574 ns; Loc. = LCCOMB_X45_Y29_N24; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~76'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.423 ns" { Ula32:ALUControl|carry_temp[7]~80 Ula32:ALUControl|carry_temp[9]~76 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.053 ns) 3.936 ns Ula32:ALUControl\|carry_temp\[11\]~72 8 COMB LCCOMB_X45_Y29_N4 4 " "Info: 8: + IC(0.309 ns) + CELL(0.053 ns) = 3.936 ns; Loc. = LCCOMB_X45_Y29_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~72'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.362 ns" { Ula32:ALUControl|carry_temp[9]~76 Ula32:ALUControl|carry_temp[11]~72 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 4.210 ns Ula32:ALUControl\|carry_temp\[13\]~68 9 COMB LCCOMB_X45_Y29_N16 4 " "Info: 9: + IC(0.221 ns) + CELL(0.053 ns) = 4.210 ns; Loc. = LCCOMB_X45_Y29_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~68'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:ALUControl|carry_temp[11]~72 Ula32:ALUControl|carry_temp[13]~68 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.053 ns) 5.067 ns Ula32:ALUControl\|carry_temp\[14\]~14 10 COMB LCCOMB_X46_Y30_N2 1 " "Info: 10: + IC(0.804 ns) + CELL(0.053 ns) = 5.067 ns; Loc. = LCCOMB_X46_Y30_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[14\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.857 ns" { Ula32:ALUControl|carry_temp[13]~68 Ula32:ALUControl|carry_temp[14]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.225 ns) 5.879 ns Ula32:ALUControl\|carry_temp\[16\]~15 11 COMB LCCOMB_X45_Y31_N2 1 " "Info: 11: + IC(0.587 ns) + CELL(0.225 ns) = 5.879 ns; Loc. = LCCOMB_X45_Y31_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[16\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { Ula32:ALUControl|carry_temp[14]~14 Ula32:ALUControl|carry_temp[16]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.225 ns) 6.308 ns Ula32:ALUControl\|carry_temp\[18\]~17 12 COMB LCCOMB_X45_Y31_N4 1 " "Info: 12: + IC(0.204 ns) + CELL(0.225 ns) = 6.308 ns; Loc. = LCCOMB_X45_Y31_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[18\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.429 ns" { Ula32:ALUControl|carry_temp[16]~15 Ula32:ALUControl|carry_temp[18]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 6.567 ns Ula32:ALUControl\|carry_temp\[20\]~19 13 COMB LCCOMB_X45_Y31_N28 1 " "Info: 13: + IC(0.206 ns) + CELL(0.053 ns) = 6.567 ns; Loc. = LCCOMB_X45_Y31_N28; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[20\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.259 ns" { Ula32:ALUControl|carry_temp[18]~17 Ula32:ALUControl|carry_temp[20]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.053 ns) 7.201 ns Ula32:ALUControl\|carry_temp\[22\]~21 14 COMB LCCOMB_X45_Y28_N16 1 " "Info: 14: + IC(0.581 ns) + CELL(0.053 ns) = 7.201 ns; Loc. = LCCOMB_X45_Y28_N16; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[22\]~21'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.634 ns" { Ula32:ALUControl|carry_temp[20]~19 Ula32:ALUControl|carry_temp[22]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 7.472 ns Ula32:ALUControl\|carry_temp\[24\]~23 15 COMB LCCOMB_X45_Y28_N20 1 " "Info: 15: + IC(0.218 ns) + CELL(0.053 ns) = 7.472 ns; Loc. = LCCOMB_X45_Y28_N20; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[24\]~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:ALUControl|carry_temp[22]~21 Ula32:ALUControl|carry_temp[24]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 7.728 ns Ula32:ALUControl\|carry_temp\[26\]~25 16 COMB LCCOMB_X45_Y28_N26 1 " "Info: 16: + IC(0.203 ns) + CELL(0.053 ns) = 7.728 ns; Loc. = LCCOMB_X45_Y28_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[26\]~25'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.256 ns" { Ula32:ALUControl|carry_temp[24]~23 Ula32:ALUControl|carry_temp[26]~25 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 7.990 ns Ula32:ALUControl\|carry_temp\[29\]~27 17 COMB LCCOMB_X45_Y28_N0 5 " "Info: 17: + IC(0.209 ns) + CELL(0.053 ns) = 7.990 ns; Loc. = LCCOMB_X45_Y28_N0; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[29\]~27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:ALUControl|carry_temp[26]~25 Ula32:ALUControl|carry_temp[29]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.053 ns) 8.623 ns Ula32:ALUControl\|Mux1~1 18 COMB LCCOMB_X45_Y27_N2 3 " "Info: 18: + IC(0.580 ns) + CELL(0.053 ns) = 8.623 ns; Loc. = LCCOMB_X45_Y27_N2; Fanout = 3; COMB Node = 'Ula32:ALUControl\|Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.633 ns" { Ula32:ALUControl|carry_temp[29]~27 Ula32:ALUControl|Mux1~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.010 ns) + CELL(2.174 ns) 14.807 ns S\[30\] 19 PIN PIN_AD31 0 " "Info: 19: + IC(4.010 ns) + CELL(2.174 ns) = 14.807 ns; Loc. = PIN_AD31; Fanout = 0; PIN Node = 'S\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.184 ns" { Ula32:ALUControl|Mux1~1 S[30] } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -360 3584 3600 -184 "S\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.515 ns ( 30.49 % ) " "Info: Total cell delay = 4.515 ns ( 30.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.292 ns ( 69.51 % ) " "Info: Total interconnect delay = 10.292 ns ( 69.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "14.807 ns" { Instr_Reg:IRWrite|Instr15_0[4] ALUSrcB:inst6|Mux27~0 Ula32:ALUControl|carry_temp[4]~38 Ula32:ALUControl|carry_temp[4]~4 Ula32:ALUControl|carry_temp[5]~6 Ula32:ALUControl|carry_temp[7]~80 Ula32:ALUControl|carry_temp[9]~76 Ula32:ALUControl|carry_temp[11]~72 Ula32:ALUControl|carry_temp[13]~68 Ula32:ALUControl|carry_temp[14]~14 Ula32:ALUControl|carry_temp[16]~15 Ula32:ALUControl|carry_temp[18]~17 Ula32:ALUControl|carry_temp[20]~19 Ula32:ALUControl|carry_temp[22]~21 Ula32:ALUControl|carry_temp[24]~23 Ula32:ALUControl|carry_temp[26]~25 Ula32:ALUControl|carry_temp[29]~27 Ula32:ALUControl|Mux1~1 S[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "14.807 ns" { Instr_Reg:IRWrite|Instr15_0[4] {} ALUSrcB:inst6|Mux27~0 {} Ula32:ALUControl|carry_temp[4]~38 {} Ula32:ALUControl|carry_temp[4]~4 {} Ula32:ALUControl|carry_temp[5]~6 {} Ula32:ALUControl|carry_temp[7]~80 {} Ula32:ALUControl|carry_temp[9]~76 {} Ula32:ALUControl|carry_temp[11]~72 {} Ula32:ALUControl|carry_temp[13]~68 {} Ula32:ALUControl|carry_temp[14]~14 {} Ula32:ALUControl|carry_temp[16]~15 {} Ula32:ALUControl|carry_temp[18]~17 {} Ula32:ALUControl|carry_temp[20]~19 {} Ula32:ALUControl|carry_temp[22]~21 {} Ula32:ALUControl|carry_temp[24]~23 {} Ula32:ALUControl|carry_temp[26]~25 {} Ula32:ALUControl|carry_temp[29]~27 {} Ula32:ALUControl|Mux1~1 {} S[30] {} } { 0.000ns 0.375ns 0.585ns 0.240ns 0.365ns 0.225ns 0.370ns 0.309ns 0.221ns 0.804ns 0.587ns 0.204ns 0.206ns 0.581ns 0.218ns 0.203ns 0.209ns 0.580ns 4.010ns } { 0.000ns 0.357ns 0.357ns 0.228ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.174ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.958 ns" { clk clk~clkctrl Instr_Reg:IRWrite|Instr15_0[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.958 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:IRWrite|Instr15_0[4] {} } { 0.000ns 0.000ns 0.343ns 1.133ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "14.807 ns" { Instr_Reg:IRWrite|Instr15_0[4] ALUSrcB:inst6|Mux27~0 Ula32:ALUControl|carry_temp[4]~38 Ula32:ALUControl|carry_temp[4]~4 Ula32:ALUControl|carry_temp[5]~6 Ula32:ALUControl|carry_temp[7]~80 Ula32:ALUControl|carry_temp[9]~76 Ula32:ALUControl|carry_temp[11]~72 Ula32:ALUControl|carry_temp[13]~68 Ula32:ALUControl|carry_temp[14]~14 Ula32:ALUControl|carry_temp[16]~15 Ula32:ALUControl|carry_temp[18]~17 Ula32:ALUControl|carry_temp[20]~19 Ula32:ALUControl|carry_temp[22]~21 Ula32:ALUControl|carry_temp[24]~23 Ula32:ALUControl|carry_temp[26]~25 Ula32:ALUControl|carry_temp[29]~27 Ula32:ALUControl|Mux1~1 S[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "14.807 ns" { Instr_Reg:IRWrite|Instr15_0[4] {} ALUSrcB:inst6|Mux27~0 {} Ula32:ALUControl|carry_temp[4]~38 {} Ula32:ALUControl|carry_temp[4]~4 {} Ula32:ALUControl|carry_temp[5]~6 {} Ula32:ALUControl|carry_temp[7]~80 {} Ula32:ALUControl|carry_temp[9]~76 {} Ula32:ALUControl|carry_temp[11]~72 {} Ula32:ALUControl|carry_temp[13]~68 {} Ula32:ALUControl|carry_temp[14]~14 {} Ula32:ALUControl|carry_temp[16]~15 {} Ula32:ALUControl|carry_temp[18]~17 {} Ula32:ALUControl|carry_temp[20]~19 {} Ula32:ALUControl|carry_temp[22]~21 {} Ula32:ALUControl|carry_temp[24]~23 {} Ula32:ALUControl|carry_temp[26]~25 {} Ula32:ALUControl|carry_temp[29]~27 {} Ula32:ALUControl|Mux1~1 {} S[30] {} } { 0.000ns 0.375ns 0.585ns 0.240ns 0.365ns 0.225ns 0.370ns 0.309ns 0.221ns 0.804ns 0.587ns 0.204ns 0.206ns 0.581ns 0.218ns 0.203ns 0.209ns 0.580ns 4.010ns } { 0.000ns 0.357ns 0.357ns 0.228ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.174ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4400 " "Info: Peak virtual memory: 4400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 12:20:12 2019 " "Info: Processing ended: Wed Oct 16 12:20:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
