// Seed: 3843826143
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3 = id_2;
  assign id_1[1'b0] = 1;
  assign id_3 = 1;
  logic id_4 = id_2;
endmodule
