// Copyright lowRISC contributors (COSMIC project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

#include "hal/mmio.h"
#include "hal/mocha.h"
#include <stdbool.h>
#include <stdint.h>

enum {
    evict_test_capabilities = 32u,
};

bool tag_test()
{
#if defined(__riscv_zcherihybrid)
    // Using lots of registers for passing results to make sure memory accesses are rapid
    // enough to reveal a known bug in the tag controller that have since been worked around.
    uint64_t res1, res2, res3, res4, res5, res6, res7, res8, res9, res10, res11, res12, res13,
        res14, res15;

    asm volatile(
        // Get capability to dram in ct0.
        "auipc ct0, 0\n\t"
        "scaddr ct0, ct0, %15\n\t"

        // Write words to invalidate tags.
        "sw zero, 0(ct0)\n\t"
        "sw zero, 16(ct0)\n\t"
        "sw zero, 32(ct0)\n\t"
        "fence\n\t"

        // Check that tags are unset.
        "clc ct1, 0(ct0)\n\t"
        "gctag %0, ct1\n\t"
        "clc ct1, 16(ct0)\n\t"
        "gctag %1, ct1\n\t"
        "clc ct1, 32(ct0)\n\t"
        "gctag %2, ct1\n\t"

        // Store valid capabilities.
        "csc ct0, 0(ct0)\n\t"
        "csc ct0, 16(ct0)\n\t"
        "csc ct0, 32(ct0)\n\t"
        "fence\n\t"

        // Check that capability read is same as written.
        "clc ct1, 0(ct0)\n\t"
        "sceq %3, ct0, ct1\n\t"
        "clc ct1, 16(ct0)\n\t"
        "sceq %4, ct0, ct1\n\t"
        "clc ct1, 32(ct0)\n\t"
        "sceq %5, ct0, ct1\n\t"

        // Invalidate the second capability with write to least significant word.
        "csw zero, 16(ct0)\n\t"
        "fence\n\t"

        // Check that only second capability tag bit is unset.
        "clc ct1, 0(ct0)\n\t"
        "gctag %6, ct1\n\t"
        "clc ct1, 16(ct0)\n\t"
        "gctag %7, ct1\n\t"
        "clc ct1, 32(ct0)\n\t"
        "gctag %8, ct1\n\t"

        // Write back valid capability.
        "csc ct0, 16(ct0)\n\t"
        // Invalidate the second capability with write to a middle byte.
        "csb zero, 23(ct0)\n\t"
        "fence\n\t"

        // Check that only second capability tag bit is unset.
        "clc ct1, 0(ct0)\n\t"
        "gctag %9, ct1\n\t"
        "clc ct1, 16(ct0)\n\t"
        "gctag %10, ct1\n\t"
        "clc ct1, 32(ct0)\n\t"
        "gctag %11, ct1\n\t"

        // Invalidate the other two capabilities.
        "csh zero, 4(ct0)\n\t"
        "csd zero, 32(ct0)\n\t"
        "fence\n\t"

        // Check that tags are all unset.
        "clc ct1, 0(ct0)\n\t"
        "gctag %12, ct1\n\t"
        "clc ct1, 16(ct0)\n\t"
        "gctag %13, ct1\n\t"
        "clc ct1, 32(ct0)\n\t"
        "gctag %14, ct1\n\t"
        : "=r"(res1), "=r"(res2), "=r"(res3), "=r"(res4), "=r"(res5), "=r"(res6), "=r"(res7),
          "=r"(res8), "=r"(res9), "=r"(res10), "=r"(res11), "=r"(res12), "=r"(res13), "=r"(res14),
          "=r"(res15)
        : "r"((uint64_t)dram_base) // NOLINT(cheri-PtrToIntCast): Need a uint to load into register
        : "ct1", "ct0", "memory");
    if (!(res1 == 0 && res2 == 0 && res3 == 0 && res4 != 0 && res5 != 0 && res6 != 0 && res7 != 0 &&
          res8 == 0 && res9 != 0 && res10 != 0 && res11 == 0 && res12 != 0 && res13 == 0 &&
          res14 == 0 && res15 == 0)) {
        return false;
    }

    asm volatile(
        // Get capability to dram in ct0.
        "auipc ct0, 0\n\t"
        "scaddr ct0, ct0, %6\n\t"

        // Store valid capabilities.
        "csc ct0, 0(ct0)\n\t"
        "csc ct0, 16(ct0)\n\t"
        "csc ct0, 32(ct0)\n\t"
        "fence\n\t"

        // Check that tags are all set.
        "clc ct1, 0(ct0)\n\t"
        "gctag %0, ct1\n\t"
        "clc ct1, 16(ct0)\n\t"
        "gctag %1, ct1\n\t"
        "clc ct1, 32(ct0)\n\t"
        "gctag %2, ct1\n\t"

        // Store a null cap to the second capability.
        "csc cnull, 16(ct0)\n\t"
        // Invalidate the third capability by writing to most significant word.
        "csw zero, 44(ct0)\n\t"
        "fence\n\t"

        // Check that only the first capability tag bit is set.
        "clc ct1, 0(ct0)\n\t"
        "gctag %3, ct1\n\t"
        "clc ct1, 16(ct0)\n\t"
        "gctag %4, ct1\n\t"
        "clc ct1, 32(ct0)\n\t"
        "gctag %5, ct1\n\t"
        : "=r"(res1), "=r"(res2), "=r"(res3), "=r"(res4), "=r"(res5), "=r"(res6)
        : "r"((uint64_t)dram_base) // NOLINT(cheri-PtrToIntCast): Need a uint to load into register
        : "ct1", "ct0", "memory");
    if (!(res1 != 0 && res2 != 0 && res3 != 0 && res4 != 0 && res5 == 0 && res6 == 0)) {
        return false;
    }

    asm volatile(
        // Get capability to dram in ct0.
        "auipc ct0, 0\n\t"
        "scaddr ct0, ct0, %6\n\t"

        // Store valid capabilities.
        "csc ct0, 0(ct0)\n\t"
        "csc ct0, 16(ct0)\n\t"
        "csc ct0, 32(ct0)\n\t"
        "fence\n\t"

        // Check that all tags are set.
        "clc ct1, 0(ct0)\n\t"
        "gctag %0, ct1\n\t"
        "clc ct1, 16(ct0)\n\t"
        "gctag %1, ct1\n\t"
        "clc ct1, 32(ct0)\n\t"
        "gctag %2, ct1\n\t"

        // Invalidate the first capability by writing to most significant half word.
        "csh zero, 14(ct0)\n\t"
        // Invalidate the third capability by writing to most significant byte.
        "csb zero, 47(ct0)\n\t"
        "fence\n\t"

        // Check that only the second capability tag bit is set.
        "clc ct1, 0(ct0)\n\t"
        "gctag %3, ct1\n\t"
        "clc ct1, 16(ct0)\n\t"
        "gctag %4, ct1\n\t"
        "clc ct1, 32(ct0)\n\t"
        "gctag %5, ct1\n\t"
        : "=r"(res1), "=r"(res2), "=r"(res3), "=r"(res4), "=r"(res5), "=r"(res6)
        : "r"((uint64_t)dram_base) // NOLINT(cheri-PtrToIntCast): Need a uint to load into register
        : "ct1", "ct0", "memory");
    if (!(res1 != 0 && res2 != 0 && res3 != 0 && res4 == 0 && res5 != 0 && res6 == 0)) {
        return false;
    }
#endif /* defined(__riscv_zcherihybrid) */

    return true;
}

#if defined(__riscv_zcherihybrid)
void write_valid_cap(const uint64_t addr)
{
    asm volatile(
        // Get capability to address.
        "auipc ct0, 0\n\t"
        "scaddr ct0, ct0, %0\n\t"

        // Store valid capability.
        "csc ct0, 0(ct0)\n\t"
        "fence\n\t"
        :
        : "r"(addr)
        : "ct0", "memory");
}

void write_invalid_cap(const uint64_t addr)
{
    asm volatile(
        // Get capability to address.
        "auipc ct0, 0\n\t"
        "scaddr ct0, ct0, %0\n\t"

        // Store invalid capability.
        "csc cnull, 0(ct0)\n\t"
        "fence\n\t"
        :
        : "r"(addr)
        : "ct0", "memory");
}

bool cap_is_valid(const uint64_t addr)
{
    uint64_t res;

    asm volatile(
        // Get capability to address.
        "auipc ct0, 0\n\t"
        "scaddr ct0, ct0, %1\n\t"

        // Check if tag is set.
        "clc ct1, 0(ct0)\n\t"
        "gctag %0, ct1\n\t"
        : "=r"(res)
        : "r"(addr)
        : "ct0", "ct1");

    return res != 0;
}
#endif /* defined(__riscv_zcherihybrid) */

bool tag_cache_evict_test()
{
#if defined(__riscv_zcherihybrid)
    for (int i = 0; i < evict_test_capabilities; ++i) {
        write_valid_cap(0x81000000UL + (i << 24));
    }

    for (int i = 0; i < evict_test_capabilities; ++i) {
        if (!cap_is_valid(0x81000000UL + (i << 24))) {
            return false;
        }
    }

    for (int i = 0; i < evict_test_capabilities; ++i) {
        if ((i & 1) == 1) {
            write_invalid_cap(0x81000000UL + (i << 24));
        }
    }

    for (int i = 0; i < evict_test_capabilities; ++i) {
        if ((i & 1) == 0) {
            if (!cap_is_valid(0x81000000UL + (i << 24))) {
                return false;
            }
        } else {
            if (cap_is_valid(0x81000000UL + (i << 24))) {
                return false;
            }
        }
    }
#endif /* defined(__riscv_zcherihybrid) */

    return true;
}

bool test_main()
{
    return tag_test() && tag_cache_evict_test();
}
