// Seed: 1004012586
module module_0 (
    input supply0 id_0,
    input wand id_1,
    output wand id_2,
    input tri0 id_3,
    output tri0 id_4
);
  wire id_6;
  assign module_1.id_2 = 0;
  wor id_7 = id_1;
  id_8(
      .id_0(1), .id_1(id_7), .id_2(id_6)
  );
  assign id_7 = 1;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wand id_4,
    input wire id_5,
    output logic id_6,
    input uwire id_7,
    input supply1 id_8,
    output wand id_9
);
  initial id_6 = #1 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_7,
      id_9
  );
endmodule
