

================================================================
== Vitis HLS Report for 'unpackComplex'
================================================================
* Date:           Sun Jun 27 17:41:20 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        hls-proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 23.017 ns |   2.70 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1  |        ?|        ?|         4|          1|          1|     ?|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1178|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    129|    -|
|Register         |        -|    -|     485|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     485|   1339|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|   ~0   |      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |sh_amt_1_fu_248_p2                |     -    |   0|  0|   14|           1|          10|
    |sh_amt_2_fu_312_p2                |     -    |   0|  0|   12|          11|          12|
    |sh_amt_3_fu_334_p2                |     -    |   0|  0|   14|           1|          10|
    |sh_amt_fu_226_p2                  |     -    |   0|  0|   12|          11|          12|
    |sub_ln455_1_fu_466_p2             |     -    |   0|  0|   71|           1|          64|
    |sub_ln455_fu_452_p2               |     -    |   0|  0|   71|           1|          64|
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|    2|           1|           1|
    |icmp_ln323_1_fu_306_p2            |   icmp   |   0|  0|   29|          63|           1|
    |icmp_ln323_fu_220_p2              |   icmp   |   0|  0|   29|          63|           1|
    |icmp_ln327_1_fu_322_p2            |   icmp   |   0|  0|   13|          11|          11|
    |icmp_ln327_fu_236_p2              |   icmp   |   0|  0|   13|          11|          11|
    |icmp_ln329_1_fu_328_p2            |   icmp   |   0|  0|   13|          12|           1|
    |icmp_ln329_fu_242_p2              |   icmp   |   0|  0|   13|          12|           1|
    |icmp_ln330_1_fu_350_p2            |   icmp   |   0|  0|   13|          12|           6|
    |icmp_ln330_fu_264_p2              |   icmp   |   0|  0|   13|          12|           6|
    |icmp_ln337_1_fu_417_p2            |   icmp   |   0|  0|    9|           4|           1|
    |icmp_ln337_fu_371_p2              |   icmp   |   0|  0|    9|           4|           1|
    |lshr_ln331_1_fu_438_p2            |   lshr   |   0|  0|  162|          54|          54|
    |lshr_ln331_fu_392_p2              |   lshr   |   0|  0|  162|          54|          54|
    |ap_block_pp0_stage0_11001         |    or    |   0|  0|    2|           1|           1|
    |ap_block_state1                   |    or    |   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    or    |   0|  0|    2|           1|           1|
    |ap_block_state4_io                |    or    |   0|  0|    2|           1|           1|
    |ap_block_state6                   |    or    |   0|  0|    2|           1|           1|
    |imag_out_TDATA_int_regslice       |  select  |   0|  0|   64|           1|          64|
    |real_out_TDATA_int_regslice       |  select  |   0|  0|   64|           1|          64|
    |shl_ln339_1_fu_429_p2             |    shl   |   0|  0|  182|          64|          64|
    |shl_ln339_fu_383_p2               |    shl   |   0|  0|  182|          64|          64|
    |ap_enable_pp0                     |    xor   |   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1178|         475|         584|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  21|          4|    1|          4|
    |ap_done                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_ref_tmp10_0_reg_159  |  27|          5|   64|        320|
    |ap_phi_reg_pp0_iter2_ref_tmp6_0_reg_138   |  27|          5|   64|        320|
    |dst_blk_n                                 |   9|          2|    1|          2|
    |eos_blk_n                                 |   9|          2|    1|          2|
    |imag_out_TDATA_blk_n                      |   9|          2|    1|          2|
    |real_out_TDATA_blk_n                      |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 129|         26|  135|        656|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   3|   0|    3|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ref_tmp10_0_reg_159  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_ref_tmp6_0_reg_138   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_ref_tmp10_0_reg_159  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_ref_tmp6_0_reg_138   |  64|   0|   64|          0|
    |icmp_ln323_1_reg_537                      |   1|   0|    1|          0|
    |icmp_ln323_reg_496                        |   1|   0|    1|          0|
    |icmp_ln327_1_reg_541                      |   1|   0|    1|          0|
    |icmp_ln327_reg_500                        |   1|   0|    1|          0|
    |icmp_ln329_1_reg_545                      |   1|   0|    1|          0|
    |icmp_ln329_reg_504                        |   1|   0|    1|          0|
    |icmp_ln330_1_reg_559                      |   1|   0|    1|          0|
    |icmp_ln330_reg_518                        |   1|   0|    1|          0|
    |p_Result_5_reg_532                        |  52|   0|   52|          0|
    |p_Result_7_reg_486                        |   1|   0|    1|          0|
    |p_Result_7_reg_486_pp0_iter1_reg          |   1|   0|    1|          0|
    |p_Result_9_reg_527                        |   1|   0|    1|          0|
    |p_Result_9_reg_527_pp0_iter1_reg          |   1|   0|    1|          0|
    |sh_amt_1_reg_508                          |  10|   0|   10|          0|
    |sh_amt_3_reg_549                          |  10|   0|   10|          0|
    |t_last_reg_480                            |   1|   0|    1|          0|
    |tmp_2_reg_554                             |   4|   0|    4|          0|
    |tmp_reg_513                               |   4|   0|    4|          0|
    |trunc_ln315_reg_491                       |  52|   0|   52|          0|
    |trunc_ln331_1_reg_563                     |   6|   0|    6|          0|
    |trunc_ln331_reg_522                       |   6|   0|    6|          0|
    |t_last_reg_480                            |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 485|  32|  422|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | unpackComplex | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | unpackComplex | return value |
|ap_start         |  in |    1| ap_ctrl_hs | unpackComplex | return value |
|ap_done          | out |    1| ap_ctrl_hs | unpackComplex | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | unpackComplex | return value |
|ap_idle          | out |    1| ap_ctrl_hs | unpackComplex | return value |
|ap_ready         | out |    1| ap_ctrl_hs | unpackComplex | return value |
|dst_dout         |  in |  128|   ap_fifo  |      dst      |    pointer   |
|dst_empty_n      |  in |    1|   ap_fifo  |      dst      |    pointer   |
|dst_read         | out |    1|   ap_fifo  |      dst      |    pointer   |
|eos_dout         |  in |    1|   ap_fifo  |      eos      |    pointer   |
|eos_empty_n      |  in |    1|   ap_fifo  |      eos      |    pointer   |
|eos_read         | out |    1|   ap_fifo  |      eos      |    pointer   |
|real_out_TDATA   | out |   64|    axis    | real_V_data_V |    pointer   |
|real_out_TVALID  | out |    1|    axis    | real_V_last_V |    pointer   |
|real_out_TREADY  |  in |    1|    axis    | real_V_last_V |    pointer   |
|real_out_TLAST   | out |    1|    axis    | real_V_last_V |    pointer   |
|real_out_TKEEP   | out |    8|    axis    | real_V_keep_V |    pointer   |
|imag_out_TDATA   | out |   64|    axis    | imag_V_data_V |    pointer   |
|imag_out_TVALID  | out |    1|    axis    | imag_V_last_V |    pointer   |
|imag_out_TREADY  |  in |    1|    axis    | imag_V_last_V |    pointer   |
|imag_out_TLAST   | out |    1|    axis    | imag_V_last_V |    pointer   |
|imag_out_TKEEP   | out |    8|    axis    | imag_V_keep_V |    pointer   |
+-----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eos, void @empty_6, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dst, void @empty_6, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %imag_V_last_V, i8 %imag_V_keep_V, i64 %imag_V_data_V, void @empty_10, i32, i32, void @empty_1, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %real_V_last_V, i8 %real_V_keep_V, i64 %real_V_data_V, void @empty_10, i32, i32, void @empty_1, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln31 = br void %bb" [fft.cpp:31]   --->   Operation 11 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 23.0>
ST_2 : Operation 12 [1/1] (3.65ns)   --->   "%t_last = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P, i1 %eos" [/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 12 'read' 't_last' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 64> <FIFO>
ST_2 : Operation 13 [1/1] (3.63ns)   --->   "%dst_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P, i128 %dst" [/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'read' 'dst_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i128 %dst_read" [/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 14 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i128.i32.i32, i128 %dst_read, i32, i32"   --->   Operation 15 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %dst_read, i32"   --->   Operation 16 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i11 @_ssdm_op_PartSelect.i11.i128.i32.i32, i128 %dst_read, i32, i32"   --->   Operation 17 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i11 %p_Result_s"   --->   Operation 18 'zext' 'zext_ln311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln315 = trunc i128 %dst_read"   --->   Operation 19 'trunc' 'trunc_ln315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.78ns)   --->   "%icmp_ln323 = icmp_eq  i63 %trunc_ln145, i63"   --->   Operation 20 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.54ns)   --->   "%sh_amt = sub i12, i12 %zext_ln311"   --->   Operation 21 'sub' 'sh_amt' <Predicate = (!icmp_ln323)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i12 %sh_amt"   --->   Operation 22 'trunc' 'trunc_ln326' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.88ns)   --->   "%icmp_ln327 = icmp_eq  i11 %p_Result_s, i11"   --->   Operation 23 'icmp' 'icmp_ln327' <Predicate = (!icmp_ln323)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327, void, void %bb2.i26"   --->   Operation 24 'br' 'br_ln327' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.99ns)   --->   "%icmp_ln329 = icmp_sgt  i12 %sh_amt, i12"   --->   Operation 25 'icmp' 'icmp_ln329' <Predicate = (!icmp_ln323 & !icmp_ln327)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329, void, void"   --->   Operation 26 'br' 'br_ln329' <Predicate = (!icmp_ln323 & !icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%sh_amt_1 = sub i10, i10 %trunc_ln326"   --->   Operation 27 'sub' 'sh_amt_1' <Predicate = (!icmp_ln323 & !icmp_ln327 & !icmp_ln329)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %sh_amt_1, i32, i32"   --->   Operation 28 'partselect' 'tmp' <Predicate = (!icmp_ln323 & !icmp_ln327 & !icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.99ns)   --->   "%icmp_ln330 = icmp_slt  i12 %sh_amt, i12"   --->   Operation 29 'icmp' 'icmp_ln330' <Predicate = (!icmp_ln323 & !icmp_ln327 & icmp_ln329)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln331 = trunc i12 %sh_amt"   --->   Operation 30 'trunc' 'trunc_ln331' <Predicate = (!icmp_ln323 & !icmp_ln327 & icmp_ln329 & icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %dst_read, i32"   --->   Operation 31 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i11 @_ssdm_op_PartSelect.i11.i128.i32.i32, i128 %dst_read, i32, i32"   --->   Operation 32 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln311_1 = zext i11 %p_Result_4"   --->   Operation 33 'zext' 'zext_ln311_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i52 @_ssdm_op_PartSelect.i52.i128.i32.i32, i128 %dst_read, i32, i32"   --->   Operation 34 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.78ns)   --->   "%icmp_ln323_1 = icmp_eq  i63 %trunc_ln, i63"   --->   Operation 35 'icmp' 'icmp_ln323_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.54ns)   --->   "%sh_amt_2 = sub i12, i12 %zext_ln311_1"   --->   Operation 36 'sub' 'sh_amt_2' <Predicate = (!icmp_ln323_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln326_1 = trunc i12 %sh_amt_2"   --->   Operation 37 'trunc' 'trunc_ln326_1' <Predicate = (!icmp_ln323_1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.88ns)   --->   "%icmp_ln327_1 = icmp_eq  i11 %p_Result_4, i11"   --->   Operation 38 'icmp' 'icmp_ln327_1' <Predicate = (!icmp_ln323_1)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327_1, void, void %bb2.i"   --->   Operation 39 'br' 'br_ln327' <Predicate = (!icmp_ln323_1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.99ns)   --->   "%icmp_ln329_1 = icmp_sgt  i12 %sh_amt_2, i12"   --->   Operation 40 'icmp' 'icmp_ln329_1' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329_1, void, void"   --->   Operation 41 'br' 'br_ln329' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.73ns)   --->   "%sh_amt_3 = sub i10, i10 %trunc_ln326_1"   --->   Operation 42 'sub' 'sh_amt_3' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & !icmp_ln329_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %sh_amt_3, i32, i32"   --->   Operation 43 'partselect' 'tmp_2' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & !icmp_ln329_1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.99ns)   --->   "%icmp_ln330_1 = icmp_slt  i12 %sh_amt_2, i12"   --->   Operation 44 'icmp' 'icmp_ln330_1' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & icmp_ln329_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln331_1 = trunc i12 %sh_amt_2"   --->   Operation 45 'trunc' 'trunc_ln331_1' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & icmp_ln329_1 & icmp_ln330_1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [fft.cpp:48]   --->   Operation 46 'specloopname' 'specloopname_ln48' <Predicate = (!t_last)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln48 = br void %bb" [fft.cpp:48]   --->   Operation 47 'br' 'br_ln48' <Predicate = (!t_last)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.61>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln315"   --->   Operation 49 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i53 %p_Result_8"   --->   Operation 50 'zext' 'zext_ln320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.86ns)   --->   "%br_ln323 = br i1 %icmp_ln323, void, void %bb1.i21"   --->   Operation 51 'br' 'br_ln323' <Predicate = true> <Delay = 1.86>
ST_3 : Operation 52 [1/1] (1.30ns)   --->   "%icmp_ln337 = icmp_eq  i4 %tmp, i4"   --->   Operation 52 'icmp' 'icmp_ln337' <Predicate = (!icmp_ln323 & !icmp_ln327 & !icmp_ln329)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.86ns)   --->   "%br_ln337 = br i1 %icmp_ln337, void %bb1.i21, void %bb5.i39"   --->   Operation 53 'br' 'br_ln337' <Predicate = (!icmp_ln323 & !icmp_ln327 & !icmp_ln329)> <Delay = 1.86>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln338 = zext i53 %p_Result_8"   --->   Operation 54 'zext' 'zext_ln338' <Predicate = (!icmp_ln323 & !icmp_ln327 & !icmp_ln329 & icmp_ln337)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i10 %sh_amt_1"   --->   Operation 55 'zext' 'zext_ln339' <Predicate = (!icmp_ln323 & !icmp_ln327 & !icmp_ln329 & icmp_ln337)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (4.61ns)   --->   "%shl_ln339 = shl i64 %zext_ln338, i64 %zext_ln339"   --->   Operation 56 'shl' 'shl_ln339' <Predicate = (!icmp_ln323 & !icmp_ln327 & !icmp_ln329 & icmp_ln337)> <Delay = 4.61> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.86ns)   --->   "%br_ln340 = br void %bb1.i21"   --->   Operation 57 'br' 'br_ln340' <Predicate = (!icmp_ln323 & !icmp_ln327 & !icmp_ln329 & icmp_ln337)> <Delay = 1.86>
ST_3 : Operation 58 [1/1] (1.86ns)   --->   "%br_ln330 = br i1 %icmp_ln330, void %bb1.i21, void %bb3.i32"   --->   Operation 58 'br' 'br_ln330' <Predicate = (!icmp_ln323 & !icmp_ln327 & icmp_ln329)> <Delay = 1.86>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln331 = zext i6 %trunc_ln331"   --->   Operation 59 'zext' 'zext_ln331' <Predicate = (!icmp_ln323 & !icmp_ln327 & icmp_ln329 & icmp_ln330)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (4.61ns)   --->   "%lshr_ln331 = lshr i54 %zext_ln320, i54 %zext_ln331"   --->   Operation 60 'lshr' 'lshr_ln331' <Predicate = (!icmp_ln323 & !icmp_ln327 & icmp_ln329 & icmp_ln330)> <Delay = 4.61> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln331_1 = zext i54 %lshr_ln331"   --->   Operation 61 'zext' 'zext_ln331_1' <Predicate = (!icmp_ln323 & !icmp_ln327 & icmp_ln329 & icmp_ln330)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.86ns)   --->   "%br_ln332 = br void %bb1.i21"   --->   Operation 62 'br' 'br_ln332' <Predicate = (!icmp_ln323 & !icmp_ln327 & icmp_ln329 & icmp_ln330)> <Delay = 1.86>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i53 %p_Result_8"   --->   Operation 63 'zext' 'zext_ln328' <Predicate = (!icmp_ln323 & icmp_ln327)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.86ns)   --->   "%br_ln329 = br void %bb1.i21"   --->   Operation 64 'br' 'br_ln329' <Predicate = (!icmp_ln323 & icmp_ln327)> <Delay = 1.86>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %p_Result_5"   --->   Operation 65 'bitconcatenate' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln320_1 = zext i53 %p_Result_10"   --->   Operation 66 'zext' 'zext_ln320_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.86ns)   --->   "%br_ln323 = br i1 %icmp_ln323_1, void, void %bb1.i"   --->   Operation 67 'br' 'br_ln323' <Predicate = true> <Delay = 1.86>
ST_3 : Operation 68 [1/1] (1.30ns)   --->   "%icmp_ln337_1 = icmp_eq  i4 %tmp_2, i4"   --->   Operation 68 'icmp' 'icmp_ln337_1' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & !icmp_ln329_1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.86ns)   --->   "%br_ln337 = br i1 %icmp_ln337_1, void %bb1.i, void %bb5.i"   --->   Operation 69 'br' 'br_ln337' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & !icmp_ln329_1)> <Delay = 1.86>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln338_1 = zext i53 %p_Result_10"   --->   Operation 70 'zext' 'zext_ln338_1' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & !icmp_ln329_1 & icmp_ln337_1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i10 %sh_amt_3"   --->   Operation 71 'zext' 'zext_ln339_1' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & !icmp_ln329_1 & icmp_ln337_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (4.61ns)   --->   "%shl_ln339_1 = shl i64 %zext_ln338_1, i64 %zext_ln339_1"   --->   Operation 72 'shl' 'shl_ln339_1' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & !icmp_ln329_1 & icmp_ln337_1)> <Delay = 4.61> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.86ns)   --->   "%br_ln340 = br void %bb1.i"   --->   Operation 73 'br' 'br_ln340' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & !icmp_ln329_1 & icmp_ln337_1)> <Delay = 1.86>
ST_3 : Operation 74 [1/1] (1.86ns)   --->   "%br_ln330 = br i1 %icmp_ln330_1, void %bb1.i, void %bb3.i"   --->   Operation 74 'br' 'br_ln330' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & icmp_ln329_1)> <Delay = 1.86>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln331_2 = zext i6 %trunc_ln331_1"   --->   Operation 75 'zext' 'zext_ln331_2' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & icmp_ln329_1 & icmp_ln330_1)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (4.61ns)   --->   "%lshr_ln331_1 = lshr i54 %zext_ln320_1, i54 %zext_ln331_2"   --->   Operation 76 'lshr' 'lshr_ln331_1' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & icmp_ln329_1 & icmp_ln330_1)> <Delay = 4.61> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln331_3 = zext i54 %lshr_ln331_1"   --->   Operation 77 'zext' 'zext_ln331_3' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & icmp_ln329_1 & icmp_ln330_1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.86ns)   --->   "%br_ln332 = br void %bb1.i"   --->   Operation 78 'br' 'br_ln332' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & icmp_ln329_1 & icmp_ln330_1)> <Delay = 1.86>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln328_1 = zext i53 %p_Result_10"   --->   Operation 79 'zext' 'zext_ln328_1' <Predicate = (!icmp_ln323_1 & icmp_ln327_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.86ns)   --->   "%br_ln329 = br void %bb1.i"   --->   Operation 80 'br' 'br_ln329' <Predicate = (!icmp_ln323_1 & icmp_ln327_1)> <Delay = 1.86>

State 4 <SV = 3> <Delay = 5.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%ref_tmp6_0 = phi i64 %zext_ln328, void %bb2.i26, i64 %zext_ln331_1, void %bb3.i32, i64 %shl_ln339, void %bb5.i39, i64, void %bb, i64, void, i64, void"   --->   Operation 81 'phi' 'ref_tmp6_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (3.52ns)   --->   "%sub_ln455 = sub i64, i64 %ref_tmp6_0"   --->   Operation 82 'sub' 'sub_ln455' <Predicate = (p_Result_7)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.48ns)   --->   "%r_out_data_V = select i1 %p_Result_7, i64 %sub_ln455, i64 %ref_tmp6_0"   --->   Operation 83 'select' 'r_out_data_V' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%ref_tmp10_0 = phi i64 %zext_ln328_1, void %bb2.i, i64 %zext_ln331_3, void %bb3.i, i64 %shl_ln339_1, void %bb5.i, i64, void %bb1.i21, i64, void, i64, void"   --->   Operation 84 'phi' 'ref_tmp10_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.52ns)   --->   "%sub_ln455_1 = sub i64, i64 %ref_tmp10_0"   --->   Operation 85 'sub' 'sub_ln455_1' <Predicate = (p_Result_9)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.48ns)   --->   "%i_out_data_V = select i1 %p_Result_9, i64 %sub_ln455_1, i64 %ref_tmp10_0"   --->   Operation 86 'select' 'i_out_data_V' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [2/2] (0.00ns)   --->   "%write_ln648 = write void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P, i64 %real_V_data_V, i8 %real_V_keep_V, i1 %real_V_last_V, i64 %r_out_data_V, i8, i1 %t_last"   --->   Operation 87 'write' 'write_ln648' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 88 [2/2] (0.00ns)   --->   "%write_ln648 = write void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P, i64 %imag_V_data_V, i8 %imag_V_keep_V, i1 %imag_V_last_V, i64 %i_out_data_V, i8, i1 %t_last"   --->   Operation 88 'write' 'write_ln648' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %t_last, void, void" [fft.cpp:45]   --->   Operation 89 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 90 [1/2] (0.00ns)   --->   "%write_ln648 = write void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P, i64 %real_V_data_V, i8 %real_V_keep_V, i1 %real_V_last_V, i64 %r_out_data_V, i8, i1 %t_last"   --->   Operation 90 'write' 'write_ln648' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 91 [1/2] (0.00ns)   --->   "%write_ln648 = write void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P, i64 %imag_V_data_V, i8 %imag_V_keep_V, i1 %imag_V_last_V, i64 %i_out_data_V, i8, i1 %t_last"   --->   Operation 91 'write' 'write_ln648' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [fft.cpp:49]   --->   Operation 92 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ eos]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ real_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ real_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ real_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ imag_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ imag_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ imag_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
br_ln31           (br            ) [ 0000000]
t_last            (read          ) [ 0011110]
dst_read          (read          ) [ 0000000]
trunc_ln145       (trunc         ) [ 0000000]
trunc_ln          (partselect    ) [ 0000000]
p_Result_7        (bitselect     ) [ 0011100]
p_Result_s        (partselect    ) [ 0000000]
zext_ln311        (zext          ) [ 0000000]
trunc_ln315       (trunc         ) [ 0011000]
icmp_ln323        (icmp          ) [ 0011110]
sh_amt            (sub           ) [ 0000000]
trunc_ln326       (trunc         ) [ 0000000]
icmp_ln327        (icmp          ) [ 0011110]
br_ln327          (br            ) [ 0000000]
icmp_ln329        (icmp          ) [ 0011110]
br_ln329          (br            ) [ 0000000]
sh_amt_1          (sub           ) [ 0011000]
tmp               (partselect    ) [ 0011000]
icmp_ln330        (icmp          ) [ 0011110]
trunc_ln331       (trunc         ) [ 0011000]
p_Result_9        (bitselect     ) [ 0011100]
p_Result_4        (partselect    ) [ 0000000]
zext_ln311_1      (zext          ) [ 0000000]
p_Result_5        (partselect    ) [ 0011000]
icmp_ln323_1      (icmp          ) [ 0011110]
sh_amt_2          (sub           ) [ 0000000]
trunc_ln326_1     (trunc         ) [ 0000000]
icmp_ln327_1      (icmp          ) [ 0011110]
br_ln327          (br            ) [ 0000000]
icmp_ln329_1      (icmp          ) [ 0011110]
br_ln329          (br            ) [ 0000000]
sh_amt_3          (sub           ) [ 0011000]
tmp_2             (partselect    ) [ 0011000]
icmp_ln330_1      (icmp          ) [ 0011110]
trunc_ln331_1     (trunc         ) [ 0011000]
specloopname_ln48 (specloopname  ) [ 0000000]
br_ln48           (br            ) [ 0000000]
specpipeline_ln0  (specpipeline  ) [ 0000000]
p_Result_8        (bitconcatenate) [ 0000000]
zext_ln320        (zext          ) [ 0000000]
br_ln323          (br            ) [ 0011110]
icmp_ln337        (icmp          ) [ 0011110]
br_ln337          (br            ) [ 0011110]
zext_ln338        (zext          ) [ 0000000]
zext_ln339        (zext          ) [ 0000000]
shl_ln339         (shl           ) [ 0011110]
br_ln340          (br            ) [ 0011110]
br_ln330          (br            ) [ 0011110]
zext_ln331        (zext          ) [ 0000000]
lshr_ln331        (lshr          ) [ 0000000]
zext_ln331_1      (zext          ) [ 0011110]
br_ln332          (br            ) [ 0011110]
zext_ln328        (zext          ) [ 0011110]
br_ln329          (br            ) [ 0011110]
p_Result_10       (bitconcatenate) [ 0000000]
zext_ln320_1      (zext          ) [ 0000000]
br_ln323          (br            ) [ 0011110]
icmp_ln337_1      (icmp          ) [ 0011110]
br_ln337          (br            ) [ 0011110]
zext_ln338_1      (zext          ) [ 0000000]
zext_ln339_1      (zext          ) [ 0000000]
shl_ln339_1       (shl           ) [ 0011110]
br_ln340          (br            ) [ 0011110]
br_ln330          (br            ) [ 0011110]
zext_ln331_2      (zext          ) [ 0000000]
lshr_ln331_1      (lshr          ) [ 0000000]
zext_ln331_3      (zext          ) [ 0011110]
br_ln332          (br            ) [ 0011110]
zext_ln328_1      (zext          ) [ 0011110]
br_ln329          (br            ) [ 0011110]
ref_tmp6_0        (phi           ) [ 0010100]
sub_ln455         (sub           ) [ 0000000]
r_out_data_V      (select        ) [ 0010010]
ref_tmp10_0       (phi           ) [ 0010100]
sub_ln455_1       (sub           ) [ 0000000]
i_out_data_V      (select        ) [ 0010010]
br_ln45           (br            ) [ 0000000]
write_ln648       (write         ) [ 0000000]
write_ln648       (write         ) [ 0000000]
ret_ln49          (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="eos">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eos"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="real_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="real_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="real_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="imag_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="imag_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="imag_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="t_last_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_last/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="dst_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="128" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_read/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="0" index="3" bw="1" slack="0"/>
<pin id="115" dir="0" index="4" bw="64" slack="0"/>
<pin id="116" dir="0" index="5" bw="1" slack="0"/>
<pin id="117" dir="0" index="6" bw="1" slack="2"/>
<pin id="118" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln648/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="0" index="3" bw="1" slack="0"/>
<pin id="129" dir="0" index="4" bw="64" slack="0"/>
<pin id="130" dir="0" index="5" bw="1" slack="0"/>
<pin id="131" dir="0" index="6" bw="1" slack="2"/>
<pin id="132" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln648/4 "/>
</bind>
</comp>

<comp id="138" class="1005" name="ref_tmp6_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="1"/>
<pin id="140" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ref_tmp6_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="ref_tmp6_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="53" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="54" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="4" bw="64" slack="1"/>
<pin id="148" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="6" bw="1" slack="1"/>
<pin id="150" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="8" bw="1" slack="1"/>
<pin id="152" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="10" bw="1" slack="1"/>
<pin id="154" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ref_tmp6_0/4 "/>
</bind>
</comp>

<comp id="159" class="1005" name="ref_tmp10_0_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="1"/>
<pin id="161" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ref_tmp10_0 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="ref_tmp10_0_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="53" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="54" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="4" bw="64" slack="1"/>
<pin id="169" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="6" bw="1" slack="1"/>
<pin id="171" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="8" bw="1" slack="1"/>
<pin id="173" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="10" bw="1" slack="1"/>
<pin id="175" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ref_tmp10_0/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln145_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="128" slack="0"/>
<pin id="182" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="63" slack="0"/>
<pin id="186" dir="0" index="1" bw="128" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="0" index="3" bw="8" slack="0"/>
<pin id="189" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_Result_7_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="128" slack="0"/>
<pin id="197" dir="0" index="2" bw="7" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_Result_s_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="0" index="1" bw="128" slack="0"/>
<pin id="205" dir="0" index="2" bw="7" slack="0"/>
<pin id="206" dir="0" index="3" bw="7" slack="0"/>
<pin id="207" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln311_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln311/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln315_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="128" slack="0"/>
<pin id="218" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln315/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln323_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="63" slack="0"/>
<pin id="222" dir="0" index="1" bw="63" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sh_amt_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="0" index="1" bw="11" slack="0"/>
<pin id="229" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln326_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln326/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln327_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="0"/>
<pin id="238" dir="0" index="1" bw="11" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln327/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln329_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="12" slack="0"/>
<pin id="244" dir="0" index="1" bw="12" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln329/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sh_amt_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="10" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="0" index="3" bw="5" slack="0"/>
<pin id="259" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln330_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="0"/>
<pin id="266" dir="0" index="1" bw="12" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln330/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln331_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln331/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Result_9_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="128" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Result_4_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="0"/>
<pin id="284" dir="0" index="1" bw="128" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="0" index="3" bw="8" slack="0"/>
<pin id="287" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln311_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln311_1/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_Result_5_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="52" slack="0"/>
<pin id="298" dir="0" index="1" bw="128" slack="0"/>
<pin id="299" dir="0" index="2" bw="8" slack="0"/>
<pin id="300" dir="0" index="3" bw="8" slack="0"/>
<pin id="301" dir="1" index="4" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln323_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="63" slack="0"/>
<pin id="308" dir="0" index="1" bw="63" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323_1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sh_amt_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="12" slack="0"/>
<pin id="314" dir="0" index="1" bw="11" slack="0"/>
<pin id="315" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_2/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln326_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="0"/>
<pin id="320" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln326_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln327_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="0" index="1" bw="11" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln327_1/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln329_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="12" slack="0"/>
<pin id="330" dir="0" index="1" bw="12" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln329_1/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sh_amt_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="10" slack="0"/>
<pin id="337" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_3/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="10" slack="0"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="0" index="3" bw="5" slack="0"/>
<pin id="345" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln330_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="0"/>
<pin id="352" dir="0" index="1" bw="12" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln330_1/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln331_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="0"/>
<pin id="358" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln331_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Result_8_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="53" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="52" slack="1"/>
<pin id="364" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln320_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="53" slack="0"/>
<pin id="369" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln320/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln337_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln337/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln338_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="53" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln338/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln339_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="shl_ln339_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="53" slack="0"/>
<pin id="385" dir="0" index="1" bw="10" slack="0"/>
<pin id="386" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln339/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln331_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="1"/>
<pin id="391" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln331/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="lshr_ln331_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="53" slack="0"/>
<pin id="394" dir="0" index="1" bw="6" slack="0"/>
<pin id="395" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln331/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln331_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="54" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln331_1/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln328_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="53" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln328/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_Result_10_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="53" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="52" slack="1"/>
<pin id="410" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln320_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="53" slack="0"/>
<pin id="415" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln320_1/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln337_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="1"/>
<pin id="419" dir="0" index="1" bw="4" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln337_1/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln338_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="53" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln338_1/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln339_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="1"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339_1/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="shl_ln339_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="53" slack="0"/>
<pin id="431" dir="0" index="1" bw="10" slack="0"/>
<pin id="432" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln339_1/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln331_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="1"/>
<pin id="437" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln331_2/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="lshr_ln331_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="53" slack="0"/>
<pin id="440" dir="0" index="1" bw="6" slack="0"/>
<pin id="441" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln331_1/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln331_3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="54" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln331_3/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln328_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="53" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln328_1/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sub_ln455_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="64" slack="0"/>
<pin id="455" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln455/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="r_out_data_V_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="2"/>
<pin id="460" dir="0" index="1" bw="64" slack="0"/>
<pin id="461" dir="0" index="2" bw="64" slack="0"/>
<pin id="462" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_out_data_V/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sub_ln455_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="0"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln455_1/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="i_out_data_V_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="2"/>
<pin id="474" dir="0" index="1" bw="64" slack="0"/>
<pin id="475" dir="0" index="2" bw="64" slack="0"/>
<pin id="476" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_out_data_V/4 "/>
</bind>
</comp>

<comp id="480" class="1005" name="t_last_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="2"/>
<pin id="482" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="t_last "/>
</bind>
</comp>

<comp id="486" class="1005" name="p_Result_7_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="2"/>
<pin id="488" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="491" class="1005" name="trunc_ln315_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="52" slack="1"/>
<pin id="493" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln315 "/>
</bind>
</comp>

<comp id="496" class="1005" name="icmp_ln323_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln323 "/>
</bind>
</comp>

<comp id="500" class="1005" name="icmp_ln327_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln327 "/>
</bind>
</comp>

<comp id="504" class="1005" name="icmp_ln329_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln329 "/>
</bind>
</comp>

<comp id="508" class="1005" name="sh_amt_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="1"/>
<pin id="510" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="1"/>
<pin id="515" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="518" class="1005" name="icmp_ln330_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln330 "/>
</bind>
</comp>

<comp id="522" class="1005" name="trunc_ln331_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="1"/>
<pin id="524" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln331 "/>
</bind>
</comp>

<comp id="527" class="1005" name="p_Result_9_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="2"/>
<pin id="529" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="532" class="1005" name="p_Result_5_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="52" slack="1"/>
<pin id="534" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="537" class="1005" name="icmp_ln323_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln323_1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="icmp_ln327_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln327_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="icmp_ln329_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln329_1 "/>
</bind>
</comp>

<comp id="549" class="1005" name="sh_amt_3_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="1"/>
<pin id="551" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_3 "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_2_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="1"/>
<pin id="556" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="559" class="1005" name="icmp_ln330_1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln330_1 "/>
</bind>
</comp>

<comp id="563" class="1005" name="trunc_ln331_1_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="6" slack="1"/>
<pin id="565" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln331_1 "/>
</bind>
</comp>

<comp id="568" class="1005" name="icmp_ln337_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln337 "/>
</bind>
</comp>

<comp id="572" class="1005" name="shl_ln339_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="1"/>
<pin id="574" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln339 "/>
</bind>
</comp>

<comp id="577" class="1005" name="zext_ln331_1_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="1"/>
<pin id="579" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln331_1 "/>
</bind>
</comp>

<comp id="582" class="1005" name="zext_ln328_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="1"/>
<pin id="584" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln328 "/>
</bind>
</comp>

<comp id="587" class="1005" name="icmp_ln337_1_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln337_1 "/>
</bind>
</comp>

<comp id="591" class="1005" name="shl_ln339_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="1"/>
<pin id="593" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln339_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="zext_ln331_3_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="1"/>
<pin id="598" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln331_3 "/>
</bind>
</comp>

<comp id="601" class="1005" name="zext_ln328_1_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="1"/>
<pin id="603" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln328_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="r_out_data_V_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="1"/>
<pin id="608" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_out_data_V "/>
</bind>
</comp>

<comp id="611" class="1005" name="i_out_data_V_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_out_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="119"><net_src comp="94" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="123"><net_src comp="96" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="133"><net_src comp="94" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="137"><net_src comp="96" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="141"><net_src comp="92" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="156"><net_src comp="138" pin="1"/><net_sink comp="142" pin=6"/></net>

<net id="157"><net_src comp="138" pin="1"/><net_sink comp="142" pin=8"/></net>

<net id="158"><net_src comp="138" pin="1"/><net_sink comp="142" pin=10"/></net>

<net id="162"><net_src comp="92" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="177"><net_src comp="159" pin="1"/><net_sink comp="163" pin=6"/></net>

<net id="178"><net_src comp="159" pin="1"/><net_sink comp="163" pin=8"/></net>

<net id="179"><net_src comp="159" pin="1"/><net_sink comp="163" pin=10"/></net>

<net id="183"><net_src comp="104" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="104" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="104" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="104" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="215"><net_src comp="202" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="104" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="180" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="212" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="202" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="226" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="232" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="60" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="62" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="64" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="268"><net_src comp="226" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="226" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="104" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="68" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="104" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="70" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="38" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="295"><net_src comp="282" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="72" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="104" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="74" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="310"><net_src comp="184" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="50" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="292" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="282" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="312" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="56" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="58" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="318" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="60" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="62" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="64" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="354"><net_src comp="312" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="66" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="312" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="86" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="88" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="90" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="360" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="387"><net_src comp="376" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="396"><net_src comp="367" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="360" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="86" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="88" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="90" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="406" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="433"><net_src comp="422" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="442"><net_src comp="413" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="406" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="92" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="142" pin="12"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="142" pin="12"/><net_sink comp="458" pin=2"/></net>

<net id="465"><net_src comp="458" pin="3"/><net_sink comp="110" pin=4"/></net>

<net id="470"><net_src comp="92" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="163" pin="12"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="163" pin="12"/><net_sink comp="472" pin=2"/></net>

<net id="479"><net_src comp="472" pin="3"/><net_sink comp="124" pin=4"/></net>

<net id="483"><net_src comp="98" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="110" pin=6"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="124" pin=6"/></net>

<net id="489"><net_src comp="194" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="494"><net_src comp="216" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="499"><net_src comp="220" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="236" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="242" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="248" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="516"><net_src comp="254" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="521"><net_src comp="264" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="270" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="530"><net_src comp="274" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="535"><net_src comp="296" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="540"><net_src comp="306" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="322" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="328" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="334" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="557"><net_src comp="340" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="562"><net_src comp="350" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="356" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="571"><net_src comp="371" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="383" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="580"><net_src comp="398" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="585"><net_src comp="402" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="590"><net_src comp="417" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="429" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="163" pin=4"/></net>

<net id="599"><net_src comp="444" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="604"><net_src comp="448" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="609"><net_src comp="458" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="110" pin=4"/></net>

<net id="614"><net_src comp="472" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="124" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_V_data_V | {5 }
	Port: real_V_keep_V | {5 }
	Port: real_V_last_V | {5 }
	Port: imag_V_data_V | {5 }
	Port: imag_V_keep_V | {5 }
	Port: imag_V_last_V | {5 }
 - Input state : 
	Port: unpackComplex : dst | {2 }
	Port: unpackComplex : eos | {2 }
	Port: unpackComplex : real_V_data_V | {}
	Port: unpackComplex : real_V_keep_V | {}
	Port: unpackComplex : real_V_last_V | {}
	Port: unpackComplex : imag_V_data_V | {}
	Port: unpackComplex : imag_V_keep_V | {}
	Port: unpackComplex : imag_V_last_V | {}
  - Chain level:
	State 1
	State 2
		zext_ln311 : 1
		icmp_ln323 : 1
		sh_amt : 2
		trunc_ln326 : 3
		icmp_ln327 : 1
		br_ln327 : 2
		icmp_ln329 : 3
		br_ln329 : 4
		sh_amt_1 : 4
		tmp : 5
		icmp_ln330 : 3
		trunc_ln331 : 3
		zext_ln311_1 : 1
		icmp_ln323_1 : 1
		sh_amt_2 : 2
		trunc_ln326_1 : 3
		icmp_ln327_1 : 1
		br_ln327 : 2
		icmp_ln329_1 : 3
		br_ln329 : 4
		sh_amt_3 : 4
		tmp_2 : 5
		icmp_ln330_1 : 3
		trunc_ln331_1 : 3
	State 3
		zext_ln320 : 1
		br_ln337 : 1
		zext_ln338 : 1
		shl_ln339 : 2
		lshr_ln331 : 2
		zext_ln331_1 : 3
		zext_ln328 : 1
		zext_ln320_1 : 1
		br_ln337 : 1
		zext_ln338_1 : 1
		shl_ln339_1 : 2
		lshr_ln331_1 : 2
		zext_ln331_3 : 3
		zext_ln328_1 : 1
	State 4
		sub_ln455 : 1
		r_out_data_V : 2
		sub_ln455_1 : 1
		i_out_data_V : 2
		write_ln648 : 3
		write_ln648 : 3
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    shl   |   shl_ln339_fu_383   |    0    |   160   |
|          |  shl_ln339_1_fu_429  |    0    |   160   |
|----------|----------------------|---------|---------|
|   lshr   |   lshr_ln331_fu_392  |    0    |   160   |
|          |  lshr_ln331_1_fu_438 |    0    |   160   |
|----------|----------------------|---------|---------|
|          |     sh_amt_fu_226    |    0    |    12   |
|          |    sh_amt_1_fu_248   |    0    |    14   |
|    sub   |    sh_amt_2_fu_312   |    0    |    12   |
|          |    sh_amt_3_fu_334   |    0    |    14   |
|          |   sub_ln455_fu_452   |    0    |    71   |
|          |  sub_ln455_1_fu_466  |    0    |    71   |
|----------|----------------------|---------|---------|
|          |   icmp_ln323_fu_220  |    0    |    29   |
|          |   icmp_ln327_fu_236  |    0    |    13   |
|          |   icmp_ln329_fu_242  |    0    |    13   |
|          |   icmp_ln330_fu_264  |    0    |    13   |
|   icmp   |  icmp_ln323_1_fu_306 |    0    |    29   |
|          |  icmp_ln327_1_fu_322 |    0    |    13   |
|          |  icmp_ln329_1_fu_328 |    0    |    13   |
|          |  icmp_ln330_1_fu_350 |    0    |    13   |
|          |   icmp_ln337_fu_371  |    0    |    9    |
|          |  icmp_ln337_1_fu_417 |    0    |    9    |
|----------|----------------------|---------|---------|
|  select  |  r_out_data_V_fu_458 |    0    |    64   |
|          |  i_out_data_V_fu_472 |    0    |    64   |
|----------|----------------------|---------|---------|
|   read   |   t_last_read_fu_98  |    0    |    0    |
|          | dst_read_read_fu_104 |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |   grp_write_fu_110   |    0    |    0    |
|          |   grp_write_fu_124   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln145_fu_180  |    0    |    0    |
|          |  trunc_ln315_fu_216  |    0    |    0    |
|   trunc  |  trunc_ln326_fu_232  |    0    |    0    |
|          |  trunc_ln331_fu_270  |    0    |    0    |
|          | trunc_ln326_1_fu_318 |    0    |    0    |
|          | trunc_ln331_1_fu_356 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    trunc_ln_fu_184   |    0    |    0    |
|          |   p_Result_s_fu_202  |    0    |    0    |
|partselect|      tmp_fu_254      |    0    |    0    |
|          |   p_Result_4_fu_282  |    0    |    0    |
|          |   p_Result_5_fu_296  |    0    |    0    |
|          |     tmp_2_fu_340     |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|   p_Result_7_fu_194  |    0    |    0    |
|          |   p_Result_9_fu_274  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln311_fu_212  |    0    |    0    |
|          |  zext_ln311_1_fu_292 |    0    |    0    |
|          |   zext_ln320_fu_367  |    0    |    0    |
|          |   zext_ln338_fu_376  |    0    |    0    |
|          |   zext_ln339_fu_380  |    0    |    0    |
|          |   zext_ln331_fu_389  |    0    |    0    |
|   zext   |  zext_ln331_1_fu_398 |    0    |    0    |
|          |   zext_ln328_fu_402  |    0    |    0    |
|          |  zext_ln320_1_fu_413 |    0    |    0    |
|          |  zext_ln338_1_fu_422 |    0    |    0    |
|          |  zext_ln339_1_fu_426 |    0    |    0    |
|          |  zext_ln331_2_fu_435 |    0    |    0    |
|          |  zext_ln331_3_fu_444 |    0    |    0    |
|          |  zext_ln328_1_fu_448 |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|   p_Result_8_fu_360  |    0    |    0    |
|          |  p_Result_10_fu_406  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   1116  |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| i_out_data_V_reg_611|   64   |
| icmp_ln323_1_reg_537|    1   |
|  icmp_ln323_reg_496 |    1   |
| icmp_ln327_1_reg_541|    1   |
|  icmp_ln327_reg_500 |    1   |
| icmp_ln329_1_reg_545|    1   |
|  icmp_ln329_reg_504 |    1   |
| icmp_ln330_1_reg_559|    1   |
|  icmp_ln330_reg_518 |    1   |
| icmp_ln337_1_reg_587|    1   |
|  icmp_ln337_reg_568 |    1   |
|  p_Result_5_reg_532 |   52   |
|  p_Result_7_reg_486 |    1   |
|  p_Result_9_reg_527 |    1   |
| r_out_data_V_reg_606|   64   |
| ref_tmp10_0_reg_159 |   64   |
|  ref_tmp6_0_reg_138 |   64   |
|   sh_amt_1_reg_508  |   10   |
|   sh_amt_3_reg_549  |   10   |
| shl_ln339_1_reg_591 |   64   |
|  shl_ln339_reg_572  |   64   |
|    t_last_reg_480   |    1   |
|    tmp_2_reg_554    |    4   |
|     tmp_reg_513     |    4   |
| trunc_ln315_reg_491 |   52   |
|trunc_ln331_1_reg_563|    6   |
| trunc_ln331_reg_522 |    6   |
| zext_ln328_1_reg_601|   64   |
|  zext_ln328_reg_582 |   64   |
| zext_ln331_1_reg_577|   64   |
| zext_ln331_3_reg_596|   64   |
+---------------------+--------+
|        Total        |   797  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_110 |  p4  |   2  |  64  |   128  ||    9    |
| grp_write_fu_124 |  p4  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   256  ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1116  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   797  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   797  |  1134  |
+-----------+--------+--------+--------+
