# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sinusoid_DDS.srcs/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" \
"../../../../sinusoid_DDS.srcs/sources_1/new/Sinusoid_DDS_top.vhd" \

# Do not sort compile order
nosort
