
printf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e08  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08003ec8  08003ec8  00004ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f3c  08003f3c  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003f3c  08003f3c  00004f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f44  08003f44  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f44  08003f44  00004f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003f48  08003f48  00004f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003f4c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000061c  20000068  08003fb4  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000684  08003fb4  00005684  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011bf8  00000000  00000000  00005090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002758  00000000  00000000  00016c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f90  00000000  00000000  000193e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c0e  00000000  00000000  0001a370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000161b6  00000000  00000000  0001af7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013cbc  00000000  00000000  00031134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000838ee  00000000  00000000  00044df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c86de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e0c  00000000  00000000  000c8724  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000083  00000000  00000000  000cc530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003eb0 	.word	0x08003eb0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08003eb0 	.word	0x08003eb0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ba 	bl	80003f8 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8b5 	bl	80003f8 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	0008      	movs	r0, r1
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	@ (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000452:	f000 fd67 	bl	8000f24 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000456:	f000 f821 	bl	800049c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800045a:	f000 f9e3 	bl	8000824 <MX_GPIO_Init>
	MX_I2C1_Init();
 800045e:	f000 f899 	bl	8000594 <MX_I2C1_Init>
	MX_SPI1_Init();
 8000462:	f000 f8d7 	bl	8000614 <MX_SPI1_Init>
	MX_SPI2_Init();
 8000466:	f000 f90d 	bl	8000684 <MX_SPI2_Init>
	MX_TSC_Init();
 800046a:	f000 f941 	bl	80006f0 <MX_TSC_Init>
	MX_USART1_UART_Init();
 800046e:	f000 f983 	bl	8000778 <MX_USART1_UART_Init>
	MX_USB_PCD_Init();
 8000472:	f000 f9b1 	bl	80007d8 <MX_USB_PCD_Init>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		printf("Hello\r\n");
 8000476:	4b07      	ldr	r3, [pc, #28]	@ (8000494 <main+0x48>)
 8000478:	0018      	movs	r0, r3
 800047a:	f003 f94f 	bl	800371c <puts>

		for(int i=100000;i>0;i--);
 800047e:	4b06      	ldr	r3, [pc, #24]	@ (8000498 <main+0x4c>)
 8000480:	607b      	str	r3, [r7, #4]
 8000482:	e002      	b.n	800048a <main+0x3e>
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	3b01      	subs	r3, #1
 8000488:	607b      	str	r3, [r7, #4]
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	2b00      	cmp	r3, #0
 800048e:	dcf9      	bgt.n	8000484 <main+0x38>
		printf("Hello\r\n");
 8000490:	e7f1      	b.n	8000476 <main+0x2a>
 8000492:	46c0      	nop			@ (mov r8, r8)
 8000494:	08003ec8 	.word	0x08003ec8
 8000498:	000186a0 	.word	0x000186a0

0800049c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800049c:	b590      	push	{r4, r7, lr}
 800049e:	b09d      	sub	sp, #116	@ 0x74
 80004a0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004a2:	2438      	movs	r4, #56	@ 0x38
 80004a4:	193b      	adds	r3, r7, r4
 80004a6:	0018      	movs	r0, r3
 80004a8:	2338      	movs	r3, #56	@ 0x38
 80004aa:	001a      	movs	r2, r3
 80004ac:	2100      	movs	r1, #0
 80004ae:	f003 fa2b 	bl	8003908 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004b2:	2324      	movs	r3, #36	@ 0x24
 80004b4:	18fb      	adds	r3, r7, r3
 80004b6:	0018      	movs	r0, r3
 80004b8:	2314      	movs	r3, #20
 80004ba:	001a      	movs	r2, r3
 80004bc:	2100      	movs	r1, #0
 80004be:	f003 fa23 	bl	8003908 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004c2:	003b      	movs	r3, r7
 80004c4:	0018      	movs	r0, r3
 80004c6:	2324      	movs	r3, #36	@ 0x24
 80004c8:	001a      	movs	r2, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	f003 fa1c 	bl	8003908 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004d0:	4b2e      	ldr	r3, [pc, #184]	@ (800058c <SystemClock_Config+0xf0>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a2e      	ldr	r2, [pc, #184]	@ (8000590 <SystemClock_Config+0xf4>)
 80004d6:	401a      	ands	r2, r3
 80004d8:	4b2c      	ldr	r3, [pc, #176]	@ (800058c <SystemClock_Config+0xf0>)
 80004da:	2180      	movs	r1, #128	@ 0x80
 80004dc:	0109      	lsls	r1, r1, #4
 80004de:	430a      	orrs	r2, r1
 80004e0:	601a      	str	r2, [r3, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_HSI48;
 80004e2:	193b      	adds	r3, r7, r4
 80004e4:	2221      	movs	r2, #33	@ 0x21
 80004e6:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80004e8:	193b      	adds	r3, r7, r4
 80004ea:	22a0      	movs	r2, #160	@ 0xa0
 80004ec:	02d2      	lsls	r2, r2, #11
 80004ee:	605a      	str	r2, [r3, #4]
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80004f0:	0021      	movs	r1, r4
 80004f2:	187b      	adds	r3, r7, r1
 80004f4:	2201      	movs	r2, #1
 80004f6:	619a      	str	r2, [r3, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004f8:	187b      	adds	r3, r7, r1
 80004fa:	2202      	movs	r2, #2
 80004fc:	629a      	str	r2, [r3, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004fe:	187b      	adds	r3, r7, r1
 8000500:	2280      	movs	r2, #128	@ 0x80
 8000502:	0252      	lsls	r2, r2, #9
 8000504:	62da      	str	r2, [r3, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_12;
 8000506:	187b      	adds	r3, r7, r1
 8000508:	2280      	movs	r2, #128	@ 0x80
 800050a:	0352      	lsls	r2, r2, #13
 800050c:	631a      	str	r2, [r3, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 800050e:	187b      	adds	r3, r7, r1
 8000510:	2280      	movs	r2, #128	@ 0x80
 8000512:	0412      	lsls	r2, r2, #16
 8000514:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000516:	187b      	adds	r3, r7, r1
 8000518:	0018      	movs	r0, r3
 800051a:	f001 fa17 	bl	800194c <HAL_RCC_OscConfig>
 800051e:	1e03      	subs	r3, r0, #0
 8000520:	d001      	beq.n	8000526 <SystemClock_Config+0x8a>
	{
		Error_Handler();
 8000522:	f000 fa2d 	bl	8000980 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000526:	2124      	movs	r1, #36	@ 0x24
 8000528:	187b      	adds	r3, r7, r1
 800052a:	220f      	movs	r2, #15
 800052c:	601a      	str	r2, [r3, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800052e:	187b      	adds	r3, r7, r1
 8000530:	2203      	movs	r2, #3
 8000532:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000534:	187b      	adds	r3, r7, r1
 8000536:	2200      	movs	r2, #0
 8000538:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800053a:	187b      	adds	r3, r7, r1
 800053c:	2200      	movs	r2, #0
 800053e:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2200      	movs	r2, #0
 8000544:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2101      	movs	r1, #1
 800054a:	0018      	movs	r0, r3
 800054c:	f001 fdc2 	bl	80020d4 <HAL_RCC_ClockConfig>
 8000550:	1e03      	subs	r3, r0, #0
 8000552:	d001      	beq.n	8000558 <SystemClock_Config+0xbc>
	{
		Error_Handler();
 8000554:	f000 fa14 	bl	8000980 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8000558:	003b      	movs	r3, r7
 800055a:	2249      	movs	r2, #73	@ 0x49
 800055c:	601a      	str	r2, [r3, #0]
			|RCC_PERIPHCLK_USB;
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800055e:	003b      	movs	r3, r7
 8000560:	2200      	movs	r2, #0
 8000562:	60da      	str	r2, [r3, #12]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000564:	003b      	movs	r3, r7
 8000566:	2200      	movs	r2, #0
 8000568:	619a      	str	r2, [r3, #24]
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800056a:	003b      	movs	r3, r7
 800056c:	2280      	movs	r2, #128	@ 0x80
 800056e:	04d2      	lsls	r2, r2, #19
 8000570:	621a      	str	r2, [r3, #32]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000572:	003b      	movs	r3, r7
 8000574:	0018      	movs	r0, r3
 8000576:	f001 ffb1 	bl	80024dc <HAL_RCCEx_PeriphCLKConfig>
 800057a:	1e03      	subs	r3, r0, #0
 800057c:	d001      	beq.n	8000582 <SystemClock_Config+0xe6>
	{
		Error_Handler();
 800057e:	f000 f9ff 	bl	8000980 <Error_Handler>
	}
}
 8000582:	46c0      	nop			@ (mov r8, r8)
 8000584:	46bd      	mov	sp, r7
 8000586:	b01d      	add	sp, #116	@ 0x74
 8000588:	bd90      	pop	{r4, r7, pc}
 800058a:	46c0      	nop			@ (mov r8, r8)
 800058c:	40007000 	.word	0x40007000
 8000590:	ffffe7ff 	.word	0xffffe7ff

08000594 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000598:	4b1b      	ldr	r3, [pc, #108]	@ (8000608 <MX_I2C1_Init+0x74>)
 800059a:	4a1c      	ldr	r2, [pc, #112]	@ (800060c <MX_I2C1_Init+0x78>)
 800059c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00B07CB4;
 800059e:	4b1a      	ldr	r3, [pc, #104]	@ (8000608 <MX_I2C1_Init+0x74>)
 80005a0:	4a1b      	ldr	r2, [pc, #108]	@ (8000610 <MX_I2C1_Init+0x7c>)
 80005a2:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 80005a4:	4b18      	ldr	r3, [pc, #96]	@ (8000608 <MX_I2C1_Init+0x74>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005aa:	4b17      	ldr	r3, [pc, #92]	@ (8000608 <MX_I2C1_Init+0x74>)
 80005ac:	2201      	movs	r2, #1
 80005ae:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005b0:	4b15      	ldr	r3, [pc, #84]	@ (8000608 <MX_I2C1_Init+0x74>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 80005b6:	4b14      	ldr	r3, [pc, #80]	@ (8000608 <MX_I2C1_Init+0x74>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005bc:	4b12      	ldr	r3, [pc, #72]	@ (8000608 <MX_I2C1_Init+0x74>)
 80005be:	2200      	movs	r2, #0
 80005c0:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005c2:	4b11      	ldr	r3, [pc, #68]	@ (8000608 <MX_I2C1_Init+0x74>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000608 <MX_I2C1_Init+0x74>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000608 <MX_I2C1_Init+0x74>)
 80005d0:	0018      	movs	r0, r3
 80005d2:	f000 ff5f 	bl	8001494 <HAL_I2C_Init>
 80005d6:	1e03      	subs	r3, r0, #0
 80005d8:	d001      	beq.n	80005de <MX_I2C1_Init+0x4a>
	{
		Error_Handler();
 80005da:	f000 f9d1 	bl	8000980 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005de:	4b0a      	ldr	r3, [pc, #40]	@ (8000608 <MX_I2C1_Init+0x74>)
 80005e0:	2100      	movs	r1, #0
 80005e2:	0018      	movs	r0, r3
 80005e4:	f000 fffc 	bl	80015e0 <HAL_I2CEx_ConfigAnalogFilter>
 80005e8:	1e03      	subs	r3, r0, #0
 80005ea:	d001      	beq.n	80005f0 <MX_I2C1_Init+0x5c>
	{
		Error_Handler();
 80005ec:	f000 f9c8 	bl	8000980 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80005f0:	4b05      	ldr	r3, [pc, #20]	@ (8000608 <MX_I2C1_Init+0x74>)
 80005f2:	2100      	movs	r1, #0
 80005f4:	0018      	movs	r0, r3
 80005f6:	f001 f83f 	bl	8001678 <HAL_I2CEx_ConfigDigitalFilter>
 80005fa:	1e03      	subs	r3, r0, #0
 80005fc:	d001      	beq.n	8000602 <MX_I2C1_Init+0x6e>
	{
		Error_Handler();
 80005fe:	f000 f9bf 	bl	8000980 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000602:	46c0      	nop			@ (mov r8, r8)
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000084 	.word	0x20000084
 800060c:	40005400 	.word	0x40005400
 8000610:	00b07cb4 	.word	0x00b07cb4

08000614 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000618:	4b18      	ldr	r3, [pc, #96]	@ (800067c <MX_SPI1_Init+0x68>)
 800061a:	4a19      	ldr	r2, [pc, #100]	@ (8000680 <MX_SPI1_Init+0x6c>)
 800061c:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800061e:	4b17      	ldr	r3, [pc, #92]	@ (800067c <MX_SPI1_Init+0x68>)
 8000620:	2282      	movs	r2, #130	@ 0x82
 8000622:	0052      	lsls	r2, r2, #1
 8000624:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8000626:	4b15      	ldr	r3, [pc, #84]	@ (800067c <MX_SPI1_Init+0x68>)
 8000628:	2280      	movs	r2, #128	@ 0x80
 800062a:	0212      	lsls	r2, r2, #8
 800062c:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800062e:	4b13      	ldr	r3, [pc, #76]	@ (800067c <MX_SPI1_Init+0x68>)
 8000630:	2200      	movs	r2, #0
 8000632:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000634:	4b11      	ldr	r3, [pc, #68]	@ (800067c <MX_SPI1_Init+0x68>)
 8000636:	2200      	movs	r2, #0
 8000638:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800063a:	4b10      	ldr	r3, [pc, #64]	@ (800067c <MX_SPI1_Init+0x68>)
 800063c:	2200      	movs	r2, #0
 800063e:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8000640:	4b0e      	ldr	r3, [pc, #56]	@ (800067c <MX_SPI1_Init+0x68>)
 8000642:	2200      	movs	r2, #0
 8000644:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000646:	4b0d      	ldr	r3, [pc, #52]	@ (800067c <MX_SPI1_Init+0x68>)
 8000648:	2200      	movs	r2, #0
 800064a:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800064c:	4b0b      	ldr	r3, [pc, #44]	@ (800067c <MX_SPI1_Init+0x68>)
 800064e:	2200      	movs	r2, #0
 8000650:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000652:	4b0a      	ldr	r3, [pc, #40]	@ (800067c <MX_SPI1_Init+0x68>)
 8000654:	2200      	movs	r2, #0
 8000656:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000658:	4b08      	ldr	r3, [pc, #32]	@ (800067c <MX_SPI1_Init+0x68>)
 800065a:	2200      	movs	r2, #0
 800065c:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 7;
 800065e:	4b07      	ldr	r3, [pc, #28]	@ (800067c <MX_SPI1_Init+0x68>)
 8000660:	2207      	movs	r2, #7
 8000662:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000664:	4b05      	ldr	r3, [pc, #20]	@ (800067c <MX_SPI1_Init+0x68>)
 8000666:	0018      	movs	r0, r3
 8000668:	f002 f8c6 	bl	80027f8 <HAL_SPI_Init>
 800066c:	1e03      	subs	r3, r0, #0
 800066e:	d001      	beq.n	8000674 <MX_SPI1_Init+0x60>
	{
		Error_Handler();
 8000670:	f000 f986 	bl	8000980 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000674:	46c0      	nop			@ (mov r8, r8)
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	46c0      	nop			@ (mov r8, r8)
 800067c:	200000d8 	.word	0x200000d8
 8000680:	40013000 	.word	0x40013000

08000684 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8000688:	4b17      	ldr	r3, [pc, #92]	@ (80006e8 <MX_SPI2_Init+0x64>)
 800068a:	4a18      	ldr	r2, [pc, #96]	@ (80006ec <MX_SPI2_Init+0x68>)
 800068c:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800068e:	4b16      	ldr	r3, [pc, #88]	@ (80006e8 <MX_SPI2_Init+0x64>)
 8000690:	2282      	movs	r2, #130	@ 0x82
 8000692:	0052      	lsls	r2, r2, #1
 8000694:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000696:	4b14      	ldr	r3, [pc, #80]	@ (80006e8 <MX_SPI2_Init+0x64>)
 8000698:	2200      	movs	r2, #0
 800069a:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800069c:	4b12      	ldr	r3, [pc, #72]	@ (80006e8 <MX_SPI2_Init+0x64>)
 800069e:	2200      	movs	r2, #0
 80006a0:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006a2:	4b11      	ldr	r3, [pc, #68]	@ (80006e8 <MX_SPI2_Init+0x64>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006a8:	4b0f      	ldr	r3, [pc, #60]	@ (80006e8 <MX_SPI2_Init+0x64>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80006ae:	4b0e      	ldr	r3, [pc, #56]	@ (80006e8 <MX_SPI2_Init+0x64>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006b4:	4b0c      	ldr	r3, [pc, #48]	@ (80006e8 <MX_SPI2_Init+0x64>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006ba:	4b0b      	ldr	r3, [pc, #44]	@ (80006e8 <MX_SPI2_Init+0x64>)
 80006bc:	2200      	movs	r2, #0
 80006be:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80006c0:	4b09      	ldr	r3, [pc, #36]	@ (80006e8 <MX_SPI2_Init+0x64>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006c6:	4b08      	ldr	r3, [pc, #32]	@ (80006e8 <MX_SPI2_Init+0x64>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 7;
 80006cc:	4b06      	ldr	r3, [pc, #24]	@ (80006e8 <MX_SPI2_Init+0x64>)
 80006ce:	2207      	movs	r2, #7
 80006d0:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80006d2:	4b05      	ldr	r3, [pc, #20]	@ (80006e8 <MX_SPI2_Init+0x64>)
 80006d4:	0018      	movs	r0, r3
 80006d6:	f002 f88f 	bl	80027f8 <HAL_SPI_Init>
 80006da:	1e03      	subs	r3, r0, #0
 80006dc:	d001      	beq.n	80006e2 <MX_SPI2_Init+0x5e>
	{
		Error_Handler();
 80006de:	f000 f94f 	bl	8000980 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 80006e2:	46c0      	nop			@ (mov r8, r8)
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	20000130 	.word	0x20000130
 80006ec:	40003800 	.word	0x40003800

080006f0 <MX_TSC_Init>:
 * @brief TSC Initialization Function
 * @param None
 * @retval None
 */
static void MX_TSC_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0

	/* USER CODE END TSC_Init 1 */

	/** Configure the TSC peripheral
	 */
	htsc.Instance = TSC;
 80006f4:	4b1e      	ldr	r3, [pc, #120]	@ (8000770 <MX_TSC_Init+0x80>)
 80006f6:	4a1f      	ldr	r2, [pc, #124]	@ (8000774 <MX_TSC_Init+0x84>)
 80006f8:	601a      	str	r2, [r3, #0]
	htsc.Init.CTPulseHighLength = TSC_CTPH_2CYCLES;
 80006fa:	4b1d      	ldr	r3, [pc, #116]	@ (8000770 <MX_TSC_Init+0x80>)
 80006fc:	2280      	movs	r2, #128	@ 0x80
 80006fe:	0552      	lsls	r2, r2, #21
 8000700:	605a      	str	r2, [r3, #4]
	htsc.Init.CTPulseLowLength = TSC_CTPL_2CYCLES;
 8000702:	4b1b      	ldr	r3, [pc, #108]	@ (8000770 <MX_TSC_Init+0x80>)
 8000704:	2280      	movs	r2, #128	@ 0x80
 8000706:	0452      	lsls	r2, r2, #17
 8000708:	609a      	str	r2, [r3, #8]
	htsc.Init.SpreadSpectrum = DISABLE;
 800070a:	4b19      	ldr	r3, [pc, #100]	@ (8000770 <MX_TSC_Init+0x80>)
 800070c:	2200      	movs	r2, #0
 800070e:	731a      	strb	r2, [r3, #12]
	htsc.Init.SpreadSpectrumDeviation = 1;
 8000710:	4b17      	ldr	r3, [pc, #92]	@ (8000770 <MX_TSC_Init+0x80>)
 8000712:	2201      	movs	r2, #1
 8000714:	611a      	str	r2, [r3, #16]
	htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 8000716:	4b16      	ldr	r3, [pc, #88]	@ (8000770 <MX_TSC_Init+0x80>)
 8000718:	2200      	movs	r2, #0
 800071a:	615a      	str	r2, [r3, #20]
	htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 800071c:	4b14      	ldr	r3, [pc, #80]	@ (8000770 <MX_TSC_Init+0x80>)
 800071e:	2280      	movs	r2, #128	@ 0x80
 8000720:	0192      	lsls	r2, r2, #6
 8000722:	619a      	str	r2, [r3, #24]
	htsc.Init.MaxCountValue = TSC_MCV_8191;
 8000724:	4b12      	ldr	r3, [pc, #72]	@ (8000770 <MX_TSC_Init+0x80>)
 8000726:	22a0      	movs	r2, #160	@ 0xa0
 8000728:	61da      	str	r2, [r3, #28]
	htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 800072a:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <MX_TSC_Init+0x80>)
 800072c:	2200      	movs	r2, #0
 800072e:	621a      	str	r2, [r3, #32]
	htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 8000730:	4b0f      	ldr	r3, [pc, #60]	@ (8000770 <MX_TSC_Init+0x80>)
 8000732:	2200      	movs	r2, #0
 8000734:	625a      	str	r2, [r3, #36]	@ 0x24
	htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 8000736:	4b0e      	ldr	r3, [pc, #56]	@ (8000770 <MX_TSC_Init+0x80>)
 8000738:	2200      	movs	r2, #0
 800073a:	629a      	str	r2, [r3, #40]	@ 0x28
	htsc.Init.MaxCountInterrupt = DISABLE;
 800073c:	4b0c      	ldr	r3, [pc, #48]	@ (8000770 <MX_TSC_Init+0x80>)
 800073e:	222c      	movs	r2, #44	@ 0x2c
 8000740:	2100      	movs	r1, #0
 8000742:	5499      	strb	r1, [r3, r2]
	htsc.Init.ChannelIOs = TSC_GROUP1_IO3|TSC_GROUP2_IO3|TSC_GROUP3_IO2;
 8000744:	4b0a      	ldr	r3, [pc, #40]	@ (8000770 <MX_TSC_Init+0x80>)
 8000746:	2291      	movs	r2, #145	@ 0x91
 8000748:	0092      	lsls	r2, r2, #2
 800074a:	631a      	str	r2, [r3, #48]	@ 0x30
	htsc.Init.ShieldIOs = 0;
 800074c:	4b08      	ldr	r3, [pc, #32]	@ (8000770 <MX_TSC_Init+0x80>)
 800074e:	2200      	movs	r2, #0
 8000750:	635a      	str	r2, [r3, #52]	@ 0x34
	htsc.Init.SamplingIOs = TSC_GROUP1_IO4|TSC_GROUP2_IO4|TSC_GROUP3_IO3;
 8000752:	4b07      	ldr	r3, [pc, #28]	@ (8000770 <MX_TSC_Init+0x80>)
 8000754:	2291      	movs	r2, #145	@ 0x91
 8000756:	00d2      	lsls	r2, r2, #3
 8000758:	639a      	str	r2, [r3, #56]	@ 0x38
	if (HAL_TSC_Init(&htsc) != HAL_OK)
 800075a:	4b05      	ldr	r3, [pc, #20]	@ (8000770 <MX_TSC_Init+0x80>)
 800075c:	0018      	movs	r0, r3
 800075e:	f002 f8df 	bl	8002920 <HAL_TSC_Init>
 8000762:	1e03      	subs	r3, r0, #0
 8000764:	d001      	beq.n	800076a <MX_TSC_Init+0x7a>
	{
		Error_Handler();
 8000766:	f000 f90b 	bl	8000980 <Error_Handler>
	}
	/* USER CODE BEGIN TSC_Init 2 */

	/* USER CODE END TSC_Init 2 */

}
 800076a:	46c0      	nop			@ (mov r8, r8)
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	20000188 	.word	0x20000188
 8000774:	40024000 	.word	0x40024000

08000778 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 800077c:	4b14      	ldr	r3, [pc, #80]	@ (80007d0 <MX_USART1_UART_Init+0x58>)
 800077e:	4a15      	ldr	r2, [pc, #84]	@ (80007d4 <MX_USART1_UART_Init+0x5c>)
 8000780:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8000782:	4b13      	ldr	r3, [pc, #76]	@ (80007d0 <MX_USART1_UART_Init+0x58>)
 8000784:	22e1      	movs	r2, #225	@ 0xe1
 8000786:	0252      	lsls	r2, r2, #9
 8000788:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800078a:	4b11      	ldr	r3, [pc, #68]	@ (80007d0 <MX_USART1_UART_Init+0x58>)
 800078c:	2200      	movs	r2, #0
 800078e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000790:	4b0f      	ldr	r3, [pc, #60]	@ (80007d0 <MX_USART1_UART_Init+0x58>)
 8000792:	2200      	movs	r2, #0
 8000794:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000796:	4b0e      	ldr	r3, [pc, #56]	@ (80007d0 <MX_USART1_UART_Init+0x58>)
 8000798:	2200      	movs	r2, #0
 800079a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800079c:	4b0c      	ldr	r3, [pc, #48]	@ (80007d0 <MX_USART1_UART_Init+0x58>)
 800079e:	220c      	movs	r2, #12
 80007a0:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007a2:	4b0b      	ldr	r3, [pc, #44]	@ (80007d0 <MX_USART1_UART_Init+0x58>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007a8:	4b09      	ldr	r3, [pc, #36]	@ (80007d0 <MX_USART1_UART_Init+0x58>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ae:	4b08      	ldr	r3, [pc, #32]	@ (80007d0 <MX_USART1_UART_Init+0x58>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007b4:	4b06      	ldr	r3, [pc, #24]	@ (80007d0 <MX_USART1_UART_Init+0x58>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK)
 80007ba:	4b05      	ldr	r3, [pc, #20]	@ (80007d0 <MX_USART1_UART_Init+0x58>)
 80007bc:	0018      	movs	r0, r3
 80007be:	f002 f955 	bl	8002a6c <HAL_UART_Init>
 80007c2:	1e03      	subs	r3, r0, #0
 80007c4:	d001      	beq.n	80007ca <MX_USART1_UART_Init+0x52>
	{
		Error_Handler();
 80007c6:	f000 f8db 	bl	8000980 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80007ca:	46c0      	nop			@ (mov r8, r8)
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	200001cc 	.word	0x200001cc
 80007d4:	40013800 	.word	0x40013800

080007d8 <MX_USB_PCD_Init>:
 * @brief USB Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_PCD_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
	/* USER CODE END USB_Init 0 */

	/* USER CODE BEGIN USB_Init 1 */

	/* USER CODE END USB_Init 1 */
	hpcd_USB_FS.Instance = USB;
 80007dc:	4b0f      	ldr	r3, [pc, #60]	@ (800081c <MX_USB_PCD_Init+0x44>)
 80007de:	4a10      	ldr	r2, [pc, #64]	@ (8000820 <MX_USB_PCD_Init+0x48>)
 80007e0:	601a      	str	r2, [r3, #0]
	hpcd_USB_FS.Init.dev_endpoints = 8;
 80007e2:	4b0e      	ldr	r3, [pc, #56]	@ (800081c <MX_USB_PCD_Init+0x44>)
 80007e4:	2208      	movs	r2, #8
 80007e6:	711a      	strb	r2, [r3, #4]
	hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80007e8:	4b0c      	ldr	r3, [pc, #48]	@ (800081c <MX_USB_PCD_Init+0x44>)
 80007ea:	2202      	movs	r2, #2
 80007ec:	715a      	strb	r2, [r3, #5]
	hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80007ee:	4b0b      	ldr	r3, [pc, #44]	@ (800081c <MX_USB_PCD_Init+0x44>)
 80007f0:	2202      	movs	r2, #2
 80007f2:	71da      	strb	r2, [r3, #7]
	hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80007f4:	4b09      	ldr	r3, [pc, #36]	@ (800081c <MX_USB_PCD_Init+0x44>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	725a      	strb	r2, [r3, #9]
	hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80007fa:	4b08      	ldr	r3, [pc, #32]	@ (800081c <MX_USB_PCD_Init+0x44>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	729a      	strb	r2, [r3, #10]
	hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000800:	4b06      	ldr	r3, [pc, #24]	@ (800081c <MX_USB_PCD_Init+0x44>)
 8000802:	2200      	movs	r2, #0
 8000804:	72da      	strb	r2, [r3, #11]
	if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000806:	4b05      	ldr	r3, [pc, #20]	@ (800081c <MX_USB_PCD_Init+0x44>)
 8000808:	0018      	movs	r0, r3
 800080a:	f000 ff81 	bl	8001710 <HAL_PCD_Init>
 800080e:	1e03      	subs	r3, r0, #0
 8000810:	d001      	beq.n	8000816 <MX_USB_PCD_Init+0x3e>
	{
		Error_Handler();
 8000812:	f000 f8b5 	bl	8000980 <Error_Handler>
	}
	/* USER CODE BEGIN USB_Init 2 */

	/* USER CODE END USB_Init 2 */

}
 8000816:	46c0      	nop			@ (mov r8, r8)
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	20000254 	.word	0x20000254
 8000820:	40005c00 	.word	0x40005c00

08000824 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000824:	b590      	push	{r4, r7, lr}
 8000826:	b08b      	sub	sp, #44	@ 0x2c
 8000828:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082a:	2414      	movs	r4, #20
 800082c:	193b      	adds	r3, r7, r4
 800082e:	0018      	movs	r0, r3
 8000830:	2314      	movs	r3, #20
 8000832:	001a      	movs	r2, r3
 8000834:	2100      	movs	r1, #0
 8000836:	f003 f867 	bl	8003908 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800083a:	4b4d      	ldr	r3, [pc, #308]	@ (8000970 <MX_GPIO_Init+0x14c>)
 800083c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800083e:	4b4c      	ldr	r3, [pc, #304]	@ (8000970 <MX_GPIO_Init+0x14c>)
 8000840:	2104      	movs	r1, #4
 8000842:	430a      	orrs	r2, r1
 8000844:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000846:	4b4a      	ldr	r3, [pc, #296]	@ (8000970 <MX_GPIO_Init+0x14c>)
 8000848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800084a:	2204      	movs	r2, #4
 800084c:	4013      	ands	r3, r2
 800084e:	613b      	str	r3, [r7, #16]
 8000850:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000852:	4b47      	ldr	r3, [pc, #284]	@ (8000970 <MX_GPIO_Init+0x14c>)
 8000854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000856:	4b46      	ldr	r3, [pc, #280]	@ (8000970 <MX_GPIO_Init+0x14c>)
 8000858:	2180      	movs	r1, #128	@ 0x80
 800085a:	430a      	orrs	r2, r1
 800085c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800085e:	4b44      	ldr	r3, [pc, #272]	@ (8000970 <MX_GPIO_Init+0x14c>)
 8000860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000862:	2280      	movs	r2, #128	@ 0x80
 8000864:	4013      	ands	r3, r2
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800086a:	4b41      	ldr	r3, [pc, #260]	@ (8000970 <MX_GPIO_Init+0x14c>)
 800086c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800086e:	4b40      	ldr	r3, [pc, #256]	@ (8000970 <MX_GPIO_Init+0x14c>)
 8000870:	2101      	movs	r1, #1
 8000872:	430a      	orrs	r2, r1
 8000874:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000876:	4b3e      	ldr	r3, [pc, #248]	@ (8000970 <MX_GPIO_Init+0x14c>)
 8000878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800087a:	2201      	movs	r2, #1
 800087c:	4013      	ands	r3, r2
 800087e:	60bb      	str	r3, [r7, #8]
 8000880:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000882:	4b3b      	ldr	r3, [pc, #236]	@ (8000970 <MX_GPIO_Init+0x14c>)
 8000884:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000886:	4b3a      	ldr	r3, [pc, #232]	@ (8000970 <MX_GPIO_Init+0x14c>)
 8000888:	2102      	movs	r1, #2
 800088a:	430a      	orrs	r2, r1
 800088c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800088e:	4b38      	ldr	r3, [pc, #224]	@ (8000970 <MX_GPIO_Init+0x14c>)
 8000890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000892:	2202      	movs	r2, #2
 8000894:	4013      	ands	r3, r2
 8000896:	607b      	str	r3, [r7, #4]
 8000898:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 800089a:	23a0      	movs	r3, #160	@ 0xa0
 800089c:	05db      	lsls	r3, r3, #23
 800089e:	2200      	movs	r2, #0
 80008a0:	2120      	movs	r1, #32
 80008a2:	0018      	movs	r0, r3
 80008a4:	f000 fdd8 	bl	8001458 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, ePD1_RESET_Pin|ePD1_PWR_ENn_Pin|ePD1_D_C_Pin|LD_G_Pin, GPIO_PIN_RESET);
 80008a8:	4932      	ldr	r1, [pc, #200]	@ (8000974 <MX_GPIO_Init+0x150>)
 80008aa:	4b33      	ldr	r3, [pc, #204]	@ (8000978 <MX_GPIO_Init+0x154>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	0018      	movs	r0, r3
 80008b0:	f000 fdd2 	bl	8001458 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : MFX_IRQ_OUT_Pin */
	GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 80008b4:	193b      	adds	r3, r7, r4
 80008b6:	2280      	movs	r2, #128	@ 0x80
 80008b8:	0192      	lsls	r2, r2, #6
 80008ba:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008bc:	193b      	adds	r3, r7, r4
 80008be:	2288      	movs	r2, #136	@ 0x88
 80008c0:	0352      	lsls	r2, r2, #13
 80008c2:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c4:	193b      	adds	r3, r7, r4
 80008c6:	2200      	movs	r2, #0
 80008c8:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 80008ca:	193b      	adds	r3, r7, r4
 80008cc:	4a2b      	ldr	r2, [pc, #172]	@ (800097c <MX_GPIO_Init+0x158>)
 80008ce:	0019      	movs	r1, r3
 80008d0:	0010      	movs	r0, r2
 80008d2:	f000 fc4b 	bl	800116c <HAL_GPIO_Init>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80008d6:	193b      	adds	r3, r7, r4
 80008d8:	2201      	movs	r2, #1
 80008da:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008dc:	193b      	adds	r3, r7, r4
 80008de:	2290      	movs	r2, #144	@ 0x90
 80008e0:	0352      	lsls	r2, r2, #13
 80008e2:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	193b      	adds	r3, r7, r4
 80008e6:	2200      	movs	r2, #0
 80008e8:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008ea:	193a      	adds	r2, r7, r4
 80008ec:	23a0      	movs	r3, #160	@ 0xa0
 80008ee:	05db      	lsls	r3, r3, #23
 80008f0:	0011      	movs	r1, r2
 80008f2:	0018      	movs	r0, r3
 80008f4:	f000 fc3a 	bl	800116c <HAL_GPIO_Init>

	/*Configure GPIO pins : MFX_WAKEUP_Pin ePD1_BUSY_Pin */
	GPIO_InitStruct.Pin = MFX_WAKEUP_Pin|ePD1_BUSY_Pin;
 80008f8:	193b      	adds	r3, r7, r4
 80008fa:	2281      	movs	r2, #129	@ 0x81
 80008fc:	0052      	lsls	r2, r2, #1
 80008fe:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000900:	193b      	adds	r3, r7, r4
 8000902:	2200      	movs	r2, #0
 8000904:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	193b      	adds	r3, r7, r4
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800090c:	193a      	adds	r2, r7, r4
 800090e:	23a0      	movs	r3, #160	@ 0xa0
 8000910:	05db      	lsls	r3, r3, #23
 8000912:	0011      	movs	r1, r2
 8000914:	0018      	movs	r0, r3
 8000916:	f000 fc29 	bl	800116c <HAL_GPIO_Init>

	/*Configure GPIO pin : LD_R_Pin */
	GPIO_InitStruct.Pin = LD_R_Pin;
 800091a:	193b      	adds	r3, r7, r4
 800091c:	2220      	movs	r2, #32
 800091e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000920:	193b      	adds	r3, r7, r4
 8000922:	2201      	movs	r2, #1
 8000924:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000926:	193b      	adds	r3, r7, r4
 8000928:	2200      	movs	r2, #0
 800092a:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092c:	193b      	adds	r3, r7, r4
 800092e:	2200      	movs	r2, #0
 8000930:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8000932:	193a      	adds	r2, r7, r4
 8000934:	23a0      	movs	r3, #160	@ 0xa0
 8000936:	05db      	lsls	r3, r3, #23
 8000938:	0011      	movs	r1, r2
 800093a:	0018      	movs	r0, r3
 800093c:	f000 fc16 	bl	800116c <HAL_GPIO_Init>

	/*Configure GPIO pins : ePD1_RESET_Pin ePD1_PWR_ENn_Pin ePD1_D_C_Pin LD_G_Pin */
	GPIO_InitStruct.Pin = ePD1_RESET_Pin|ePD1_PWR_ENn_Pin|ePD1_D_C_Pin|LD_G_Pin;
 8000940:	0021      	movs	r1, r4
 8000942:	187b      	adds	r3, r7, r1
 8000944:	4a0b      	ldr	r2, [pc, #44]	@ (8000974 <MX_GPIO_Init+0x150>)
 8000946:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000948:	187b      	adds	r3, r7, r1
 800094a:	2201      	movs	r2, #1
 800094c:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094e:	187b      	adds	r3, r7, r1
 8000950:	2200      	movs	r2, #0
 8000952:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000954:	187b      	adds	r3, r7, r1
 8000956:	2200      	movs	r2, #0
 8000958:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800095a:	187b      	adds	r3, r7, r1
 800095c:	4a06      	ldr	r2, [pc, #24]	@ (8000978 <MX_GPIO_Init+0x154>)
 800095e:	0019      	movs	r1, r3
 8000960:	0010      	movs	r0, r2
 8000962:	f000 fc03 	bl	800116c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000966:	46c0      	nop			@ (mov r8, r8)
 8000968:	46bd      	mov	sp, r7
 800096a:	b00b      	add	sp, #44	@ 0x2c
 800096c:	bd90      	pop	{r4, r7, pc}
 800096e:	46c0      	nop			@ (mov r8, r8)
 8000970:	40021000 	.word	0x40021000
 8000974:	00000c14 	.word	0x00000c14
 8000978:	50000400 	.word	0x50000400
 800097c:	50000800 	.word	0x50000800

08000980 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000984:	b672      	cpsid	i
}
 8000986:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000988:	46c0      	nop			@ (mov r8, r8)
 800098a:	e7fd      	b.n	8000988 <Error_Handler+0x8>

0800098c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000990:	4b07      	ldr	r3, [pc, #28]	@ (80009b0 <HAL_MspInit+0x24>)
 8000992:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000994:	4b06      	ldr	r3, [pc, #24]	@ (80009b0 <HAL_MspInit+0x24>)
 8000996:	2101      	movs	r1, #1
 8000998:	430a      	orrs	r2, r1
 800099a:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800099c:	4b04      	ldr	r3, [pc, #16]	@ (80009b0 <HAL_MspInit+0x24>)
 800099e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80009a0:	4b03      	ldr	r3, [pc, #12]	@ (80009b0 <HAL_MspInit+0x24>)
 80009a2:	2180      	movs	r1, #128	@ 0x80
 80009a4:	0549      	lsls	r1, r1, #21
 80009a6:	430a      	orrs	r2, r1
 80009a8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009aa:	46c0      	nop			@ (mov r8, r8)
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	40021000 	.word	0x40021000

080009b4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009b4:	b590      	push	{r4, r7, lr}
 80009b6:	b089      	sub	sp, #36	@ 0x24
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009bc:	240c      	movs	r4, #12
 80009be:	193b      	adds	r3, r7, r4
 80009c0:	0018      	movs	r0, r3
 80009c2:	2314      	movs	r3, #20
 80009c4:	001a      	movs	r2, r3
 80009c6:	2100      	movs	r1, #0
 80009c8:	f002 ff9e 	bl	8003908 <memset>

  if(hi2c->Instance==I2C1)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4a18      	ldr	r2, [pc, #96]	@ (8000a34 <HAL_I2C_MspInit+0x80>)
 80009d2:	4293      	cmp	r3, r2
 80009d4:	d129      	bne.n	8000a2a <HAL_I2C_MspInit+0x76>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009d6:	4b18      	ldr	r3, [pc, #96]	@ (8000a38 <HAL_I2C_MspInit+0x84>)
 80009d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80009da:	4b17      	ldr	r3, [pc, #92]	@ (8000a38 <HAL_I2C_MspInit+0x84>)
 80009dc:	2102      	movs	r1, #2
 80009de:	430a      	orrs	r2, r1
 80009e0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80009e2:	4b15      	ldr	r3, [pc, #84]	@ (8000a38 <HAL_I2C_MspInit+0x84>)
 80009e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009e6:	2202      	movs	r2, #2
 80009e8:	4013      	ands	r3, r2
 80009ea:	60bb      	str	r3, [r7, #8]
 80009ec:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = MFX_I2C_SCL_Pin|MFX_I2C_SDA_Pin;
 80009ee:	193b      	adds	r3, r7, r4
 80009f0:	22c0      	movs	r2, #192	@ 0xc0
 80009f2:	0092      	lsls	r2, r2, #2
 80009f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009f6:	0021      	movs	r1, r4
 80009f8:	187b      	adds	r3, r7, r1
 80009fa:	2212      	movs	r2, #18
 80009fc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009fe:	187b      	adds	r3, r7, r1
 8000a00:	2201      	movs	r2, #1
 8000a02:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a04:	187b      	adds	r3, r7, r1
 8000a06:	2203      	movs	r2, #3
 8000a08:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a0a:	187b      	adds	r3, r7, r1
 8000a0c:	2204      	movs	r2, #4
 8000a0e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a10:	187b      	adds	r3, r7, r1
 8000a12:	4a0a      	ldr	r2, [pc, #40]	@ (8000a3c <HAL_I2C_MspInit+0x88>)
 8000a14:	0019      	movs	r1, r3
 8000a16:	0010      	movs	r0, r2
 8000a18:	f000 fba8 	bl	800116c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a1c:	4b06      	ldr	r3, [pc, #24]	@ (8000a38 <HAL_I2C_MspInit+0x84>)
 8000a1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000a20:	4b05      	ldr	r3, [pc, #20]	@ (8000a38 <HAL_I2C_MspInit+0x84>)
 8000a22:	2180      	movs	r1, #128	@ 0x80
 8000a24:	0389      	lsls	r1, r1, #14
 8000a26:	430a      	orrs	r2, r1
 8000a28:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000a2a:	46c0      	nop			@ (mov r8, r8)
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	b009      	add	sp, #36	@ 0x24
 8000a30:	bd90      	pop	{r4, r7, pc}
 8000a32:	46c0      	nop			@ (mov r8, r8)
 8000a34:	40005400 	.word	0x40005400
 8000a38:	40021000 	.word	0x40021000
 8000a3c:	50000400 	.word	0x50000400

08000a40 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a40:	b590      	push	{r4, r7, lr}
 8000a42:	b08b      	sub	sp, #44	@ 0x2c
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a48:	2414      	movs	r4, #20
 8000a4a:	193b      	adds	r3, r7, r4
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	2314      	movs	r3, #20
 8000a50:	001a      	movs	r2, r3
 8000a52:	2100      	movs	r1, #0
 8000a54:	f002 ff58 	bl	8003908 <memset>
  if(hspi->Instance==SPI1)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a41      	ldr	r2, [pc, #260]	@ (8000b64 <HAL_SPI_MspInit+0x124>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d14c      	bne.n	8000afc <HAL_SPI_MspInit+0xbc>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a62:	4b41      	ldr	r3, [pc, #260]	@ (8000b68 <HAL_SPI_MspInit+0x128>)
 8000a64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a66:	4b40      	ldr	r3, [pc, #256]	@ (8000b68 <HAL_SPI_MspInit+0x128>)
 8000a68:	2180      	movs	r1, #128	@ 0x80
 8000a6a:	0149      	lsls	r1, r1, #5
 8000a6c:	430a      	orrs	r2, r1
 8000a6e:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a70:	4b3d      	ldr	r3, [pc, #244]	@ (8000b68 <HAL_SPI_MspInit+0x128>)
 8000a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a74:	4b3c      	ldr	r3, [pc, #240]	@ (8000b68 <HAL_SPI_MspInit+0x128>)
 8000a76:	2101      	movs	r1, #1
 8000a78:	430a      	orrs	r2, r1
 8000a7a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a7c:	4b3a      	ldr	r3, [pc, #232]	@ (8000b68 <HAL_SPI_MspInit+0x128>)
 8000a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a80:	2201      	movs	r2, #1
 8000a82:	4013      	ands	r3, r2
 8000a84:	613b      	str	r3, [r7, #16]
 8000a86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a88:	4b37      	ldr	r3, [pc, #220]	@ (8000b68 <HAL_SPI_MspInit+0x128>)
 8000a8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a8c:	4b36      	ldr	r3, [pc, #216]	@ (8000b68 <HAL_SPI_MspInit+0x128>)
 8000a8e:	2102      	movs	r1, #2
 8000a90:	430a      	orrs	r2, r1
 8000a92:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a94:	4b34      	ldr	r3, [pc, #208]	@ (8000b68 <HAL_SPI_MspInit+0x128>)
 8000a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a98:	2202      	movs	r2, #2
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	60fb      	str	r3, [r7, #12]
 8000a9e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA15     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ePD1_CS_Pin;
 8000aa0:	193b      	adds	r3, r7, r4
 8000aa2:	2280      	movs	r2, #128	@ 0x80
 8000aa4:	0212      	lsls	r2, r2, #8
 8000aa6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa8:	193b      	adds	r3, r7, r4
 8000aaa:	2202      	movs	r2, #2
 8000aac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	193b      	adds	r3, r7, r4
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab4:	193b      	adds	r3, r7, r4
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000aba:	193b      	adds	r3, r7, r4
 8000abc:	2200      	movs	r2, #0
 8000abe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(ePD1_CS_GPIO_Port, &GPIO_InitStruct);
 8000ac0:	193a      	adds	r2, r7, r4
 8000ac2:	23a0      	movs	r3, #160	@ 0xa0
 8000ac4:	05db      	lsls	r3, r3, #23
 8000ac6:	0011      	movs	r1, r2
 8000ac8:	0018      	movs	r0, r3
 8000aca:	f000 fb4f 	bl	800116c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ePD1_SCK_Pin|ePD1_MOSI_Pin;
 8000ace:	0021      	movs	r1, r4
 8000ad0:	187b      	adds	r3, r7, r1
 8000ad2:	2228      	movs	r2, #40	@ 0x28
 8000ad4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad6:	187b      	adds	r3, r7, r1
 8000ad8:	2202      	movs	r2, #2
 8000ada:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	187b      	adds	r3, r7, r1
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae2:	187b      	adds	r3, r7, r1
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000ae8:	187b      	adds	r3, r7, r1
 8000aea:	2200      	movs	r2, #0
 8000aec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aee:	187b      	adds	r3, r7, r1
 8000af0:	4a1e      	ldr	r2, [pc, #120]	@ (8000b6c <HAL_SPI_MspInit+0x12c>)
 8000af2:	0019      	movs	r1, r3
 8000af4:	0010      	movs	r0, r2
 8000af6:	f000 fb39 	bl	800116c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000afa:	e02e      	b.n	8000b5a <HAL_SPI_MspInit+0x11a>
  else if(hspi->Instance==SPI2)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a1b      	ldr	r2, [pc, #108]	@ (8000b70 <HAL_SPI_MspInit+0x130>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d129      	bne.n	8000b5a <HAL_SPI_MspInit+0x11a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000b06:	4b18      	ldr	r3, [pc, #96]	@ (8000b68 <HAL_SPI_MspInit+0x128>)
 8000b08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b0a:	4b17      	ldr	r3, [pc, #92]	@ (8000b68 <HAL_SPI_MspInit+0x128>)
 8000b0c:	2180      	movs	r1, #128	@ 0x80
 8000b0e:	01c9      	lsls	r1, r1, #7
 8000b10:	430a      	orrs	r2, r1
 8000b12:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b14:	4b14      	ldr	r3, [pc, #80]	@ (8000b68 <HAL_SPI_MspInit+0x128>)
 8000b16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b18:	4b13      	ldr	r3, [pc, #76]	@ (8000b68 <HAL_SPI_MspInit+0x128>)
 8000b1a:	2102      	movs	r1, #2
 8000b1c:	430a      	orrs	r2, r1
 8000b1e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b20:	4b11      	ldr	r3, [pc, #68]	@ (8000b68 <HAL_SPI_MspInit+0x128>)
 8000b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b24:	2202      	movs	r2, #2
 8000b26:	4013      	ands	r3, r2
 8000b28:	60bb      	str	r3, [r7, #8]
 8000b2a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = NFC_NSS_Pin|NFC_SCK_Pin|NFC_MISO_Pin|NFC_MOSI_Pin;
 8000b2c:	2114      	movs	r1, #20
 8000b2e:	187b      	adds	r3, r7, r1
 8000b30:	22f0      	movs	r2, #240	@ 0xf0
 8000b32:	0212      	lsls	r2, r2, #8
 8000b34:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b36:	187b      	adds	r3, r7, r1
 8000b38:	2202      	movs	r2, #2
 8000b3a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3c:	187b      	adds	r3, r7, r1
 8000b3e:	2200      	movs	r2, #0
 8000b40:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b42:	187b      	adds	r3, r7, r1
 8000b44:	2203      	movs	r2, #3
 8000b46:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000b48:	187b      	adds	r3, r7, r1
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b4e:	187b      	adds	r3, r7, r1
 8000b50:	4a06      	ldr	r2, [pc, #24]	@ (8000b6c <HAL_SPI_MspInit+0x12c>)
 8000b52:	0019      	movs	r1, r3
 8000b54:	0010      	movs	r0, r2
 8000b56:	f000 fb09 	bl	800116c <HAL_GPIO_Init>
}
 8000b5a:	46c0      	nop			@ (mov r8, r8)
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	b00b      	add	sp, #44	@ 0x2c
 8000b60:	bd90      	pop	{r4, r7, pc}
 8000b62:	46c0      	nop			@ (mov r8, r8)
 8000b64:	40013000 	.word	0x40013000
 8000b68:	40021000 	.word	0x40021000
 8000b6c:	50000400 	.word	0x50000400
 8000b70:	40003800 	.word	0x40003800

08000b74 <HAL_TSC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htsc: TSC handle pointer
  * @retval None
  */
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 8000b74:	b590      	push	{r4, r7, lr}
 8000b76:	b08b      	sub	sp, #44	@ 0x2c
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7c:	2414      	movs	r4, #20
 8000b7e:	193b      	adds	r3, r7, r4
 8000b80:	0018      	movs	r0, r3
 8000b82:	2314      	movs	r3, #20
 8000b84:	001a      	movs	r2, r3
 8000b86:	2100      	movs	r1, #0
 8000b88:	f002 febe 	bl	8003908 <memset>
  if(htsc->Instance==TSC)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a41      	ldr	r2, [pc, #260]	@ (8000c98 <HAL_TSC_MspInit+0x124>)
 8000b92:	4293      	cmp	r3, r2
 8000b94:	d17c      	bne.n	8000c90 <HAL_TSC_MspInit+0x11c>
  {
    /* USER CODE BEGIN TSC_MspInit 0 */

    /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 8000b96:	4b41      	ldr	r3, [pc, #260]	@ (8000c9c <HAL_TSC_MspInit+0x128>)
 8000b98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b9a:	4b40      	ldr	r3, [pc, #256]	@ (8000c9c <HAL_TSC_MspInit+0x128>)
 8000b9c:	2180      	movs	r1, #128	@ 0x80
 8000b9e:	0249      	lsls	r1, r1, #9
 8000ba0:	430a      	orrs	r2, r1
 8000ba2:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ba4:	4b3d      	ldr	r3, [pc, #244]	@ (8000c9c <HAL_TSC_MspInit+0x128>)
 8000ba6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ba8:	2380      	movs	r3, #128	@ 0x80
 8000baa:	025b      	lsls	r3, r3, #9
 8000bac:	4013      	ands	r3, r2
 8000bae:	613b      	str	r3, [r7, #16]
 8000bb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb2:	4b3a      	ldr	r3, [pc, #232]	@ (8000c9c <HAL_TSC_MspInit+0x128>)
 8000bb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000bb6:	4b39      	ldr	r3, [pc, #228]	@ (8000c9c <HAL_TSC_MspInit+0x128>)
 8000bb8:	2101      	movs	r1, #1
 8000bba:	430a      	orrs	r2, r1
 8000bbc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000bbe:	4b37      	ldr	r3, [pc, #220]	@ (8000c9c <HAL_TSC_MspInit+0x128>)
 8000bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	60fb      	str	r3, [r7, #12]
 8000bc8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bca:	4b34      	ldr	r3, [pc, #208]	@ (8000c9c <HAL_TSC_MspInit+0x128>)
 8000bcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000bce:	4b33      	ldr	r3, [pc, #204]	@ (8000c9c <HAL_TSC_MspInit+0x128>)
 8000bd0:	2102      	movs	r1, #2
 8000bd2:	430a      	orrs	r2, r1
 8000bd4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000bd6:	4b31      	ldr	r3, [pc, #196]	@ (8000c9c <HAL_TSC_MspInit+0x128>)
 8000bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bda:	2202      	movs	r2, #2
 8000bdc:	4013      	ands	r3, r2
 8000bde:	60bb      	str	r3, [r7, #8]
 8000be0:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TSC_G2_IO3
    PA7     ------> TSC_G2_IO4
    PB0     ------> TSC_G3_IO2
    PB1     ------> TSC_G3_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000be2:	193b      	adds	r3, r7, r4
 8000be4:	2244      	movs	r2, #68	@ 0x44
 8000be6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be8:	193b      	adds	r3, r7, r4
 8000bea:	2202      	movs	r2, #2
 8000bec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bee:	193b      	adds	r3, r7, r4
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf4:	193b      	adds	r3, r7, r4
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000bfa:	193b      	adds	r3, r7, r4
 8000bfc:	2203      	movs	r2, #3
 8000bfe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c00:	193a      	adds	r2, r7, r4
 8000c02:	23a0      	movs	r3, #160	@ 0xa0
 8000c04:	05db      	lsls	r3, r3, #23
 8000c06:	0011      	movs	r1, r2
 8000c08:	0018      	movs	r0, r3
 8000c0a:	f000 faaf 	bl	800116c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7;
 8000c0e:	193b      	adds	r3, r7, r4
 8000c10:	2288      	movs	r2, #136	@ 0x88
 8000c12:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c14:	193b      	adds	r3, r7, r4
 8000c16:	2212      	movs	r2, #18
 8000c18:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1a:	193b      	adds	r3, r7, r4
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c20:	193b      	adds	r3, r7, r4
 8000c22:	2200      	movs	r2, #0
 8000c24:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000c26:	193b      	adds	r3, r7, r4
 8000c28:	2203      	movs	r2, #3
 8000c2a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c2c:	193a      	adds	r2, r7, r4
 8000c2e:	23a0      	movs	r3, #160	@ 0xa0
 8000c30:	05db      	lsls	r3, r3, #23
 8000c32:	0011      	movs	r1, r2
 8000c34:	0018      	movs	r0, r3
 8000c36:	f000 fa99 	bl	800116c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c3a:	193b      	adds	r3, r7, r4
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c40:	193b      	adds	r3, r7, r4
 8000c42:	2202      	movs	r2, #2
 8000c44:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c46:	193b      	adds	r3, r7, r4
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4c:	193b      	adds	r3, r7, r4
 8000c4e:	2200      	movs	r2, #0
 8000c50:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000c52:	193b      	adds	r3, r7, r4
 8000c54:	2203      	movs	r2, #3
 8000c56:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c58:	193b      	adds	r3, r7, r4
 8000c5a:	4a11      	ldr	r2, [pc, #68]	@ (8000ca0 <HAL_TSC_MspInit+0x12c>)
 8000c5c:	0019      	movs	r1, r3
 8000c5e:	0010      	movs	r0, r2
 8000c60:	f000 fa84 	bl	800116c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c64:	0021      	movs	r1, r4
 8000c66:	187b      	adds	r3, r7, r1
 8000c68:	2202      	movs	r2, #2
 8000c6a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c6c:	187b      	adds	r3, r7, r1
 8000c6e:	2212      	movs	r2, #18
 8000c70:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c72:	187b      	adds	r3, r7, r1
 8000c74:	2200      	movs	r2, #0
 8000c76:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c78:	187b      	adds	r3, r7, r1
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000c7e:	187b      	adds	r3, r7, r1
 8000c80:	2203      	movs	r2, #3
 8000c82:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c84:	187b      	adds	r3, r7, r1
 8000c86:	4a06      	ldr	r2, [pc, #24]	@ (8000ca0 <HAL_TSC_MspInit+0x12c>)
 8000c88:	0019      	movs	r1, r3
 8000c8a:	0010      	movs	r0, r2
 8000c8c:	f000 fa6e 	bl	800116c <HAL_GPIO_Init>

    /* USER CODE END TSC_MspInit 1 */

  }

}
 8000c90:	46c0      	nop			@ (mov r8, r8)
 8000c92:	46bd      	mov	sp, r7
 8000c94:	b00b      	add	sp, #44	@ 0x2c
 8000c96:	bd90      	pop	{r4, r7, pc}
 8000c98:	40024000 	.word	0x40024000
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	50000400 	.word	0x50000400

08000ca4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ca4:	b590      	push	{r4, r7, lr}
 8000ca6:	b089      	sub	sp, #36	@ 0x24
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cac:	240c      	movs	r4, #12
 8000cae:	193b      	adds	r3, r7, r4
 8000cb0:	0018      	movs	r0, r3
 8000cb2:	2314      	movs	r3, #20
 8000cb4:	001a      	movs	r2, r3
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	f002 fe26 	bl	8003908 <memset>
  if(huart->Instance==USART1)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a18      	ldr	r2, [pc, #96]	@ (8000d24 <HAL_UART_MspInit+0x80>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d12a      	bne.n	8000d1c <HAL_UART_MspInit+0x78>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cc6:	4b18      	ldr	r3, [pc, #96]	@ (8000d28 <HAL_UART_MspInit+0x84>)
 8000cc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cca:	4b17      	ldr	r3, [pc, #92]	@ (8000d28 <HAL_UART_MspInit+0x84>)
 8000ccc:	2180      	movs	r1, #128	@ 0x80
 8000cce:	01c9      	lsls	r1, r1, #7
 8000cd0:	430a      	orrs	r2, r1
 8000cd2:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd4:	4b14      	ldr	r3, [pc, #80]	@ (8000d28 <HAL_UART_MspInit+0x84>)
 8000cd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000cd8:	4b13      	ldr	r3, [pc, #76]	@ (8000d28 <HAL_UART_MspInit+0x84>)
 8000cda:	2101      	movs	r1, #1
 8000cdc:	430a      	orrs	r2, r1
 8000cde:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ce0:	4b11      	ldr	r3, [pc, #68]	@ (8000d28 <HAL_UART_MspInit+0x84>)
 8000ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	60bb      	str	r3, [r7, #8]
 8000cea:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000cec:	193b      	adds	r3, r7, r4
 8000cee:	22c0      	movs	r2, #192	@ 0xc0
 8000cf0:	00d2      	lsls	r2, r2, #3
 8000cf2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf4:	0021      	movs	r1, r4
 8000cf6:	187b      	adds	r3, r7, r1
 8000cf8:	2202      	movs	r2, #2
 8000cfa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfc:	187b      	adds	r3, r7, r1
 8000cfe:	2200      	movs	r2, #0
 8000d00:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d02:	187b      	adds	r3, r7, r1
 8000d04:	2203      	movs	r2, #3
 8000d06:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000d08:	187b      	adds	r3, r7, r1
 8000d0a:	2204      	movs	r2, #4
 8000d0c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d0e:	187a      	adds	r2, r7, r1
 8000d10:	23a0      	movs	r3, #160	@ 0xa0
 8000d12:	05db      	lsls	r3, r3, #23
 8000d14:	0011      	movs	r1, r2
 8000d16:	0018      	movs	r0, r3
 8000d18:	f000 fa28 	bl	800116c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000d1c:	46c0      	nop			@ (mov r8, r8)
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	b009      	add	sp, #36	@ 0x24
 8000d22:	bd90      	pop	{r4, r7, pc}
 8000d24:	40013800 	.word	0x40013800
 8000d28:	40021000 	.word	0x40021000

08000d2c <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a06      	ldr	r2, [pc, #24]	@ (8000d54 <HAL_PCD_MspInit+0x28>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d106      	bne.n	8000d4c <HAL_PCD_MspInit+0x20>
  {
    /* USER CODE BEGIN USB_MspInit 0 */

    /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000d3e:	4b06      	ldr	r3, [pc, #24]	@ (8000d58 <HAL_PCD_MspInit+0x2c>)
 8000d40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000d42:	4b05      	ldr	r3, [pc, #20]	@ (8000d58 <HAL_PCD_MspInit+0x2c>)
 8000d44:	2180      	movs	r1, #128	@ 0x80
 8000d46:	0409      	lsls	r1, r1, #16
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END USB_MspInit 1 */

  }

}
 8000d4c:	46c0      	nop			@ (mov r8, r8)
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	b002      	add	sp, #8
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40005c00 	.word	0x40005c00
 8000d58:	40021000 	.word	0x40021000

08000d5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d60:	46c0      	nop			@ (mov r8, r8)
 8000d62:	e7fd      	b.n	8000d60 <NMI_Handler+0x4>

08000d64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d68:	46c0      	nop			@ (mov r8, r8)
 8000d6a:	e7fd      	b.n	8000d68 <HardFault_Handler+0x4>

08000d6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d70:	46c0      	nop			@ (mov r8, r8)
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}

08000d76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d76:	b580      	push	{r7, lr}
 8000d78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d7a:	46c0      	nop			@ (mov r8, r8)
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d84:	f000 f922 	bl	8000fcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d88:	46c0      	nop			@ (mov r8, r8)
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b086      	sub	sp, #24
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	60f8      	str	r0, [r7, #12]
 8000d96:	60b9      	str	r1, [r7, #8]
 8000d98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	617b      	str	r3, [r7, #20]
 8000d9e:	e00a      	b.n	8000db6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000da0:	e000      	b.n	8000da4 <_read+0x16>
 8000da2:	bf00      	nop
 8000da4:	0001      	movs	r1, r0
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	1c5a      	adds	r2, r3, #1
 8000daa:	60ba      	str	r2, [r7, #8]
 8000dac:	b2ca      	uxtb	r2, r1
 8000dae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	3301      	adds	r3, #1
 8000db4:	617b      	str	r3, [r7, #20]
 8000db6:	697a      	ldr	r2, [r7, #20]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	dbf0      	blt.n	8000da0 <_read+0x12>
  }

  return len;
 8000dbe:	687b      	ldr	r3, [r7, #4]
}
 8000dc0:	0018      	movs	r0, r3
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	b006      	add	sp, #24
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b086      	sub	sp, #24
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	60f8      	str	r0, [r7, #12]
 8000dd0:	60b9      	str	r1, [r7, #8]
 8000dd2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	617b      	str	r3, [r7, #20]
 8000dd8:	e009      	b.n	8000dee <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	1c5a      	adds	r2, r3, #1
 8000dde:	60ba      	str	r2, [r7, #8]
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	0018      	movs	r0, r3
 8000de4:	e000      	b.n	8000de8 <_write+0x20>
 8000de6:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	3301      	adds	r3, #1
 8000dec:	617b      	str	r3, [r7, #20]
 8000dee:	697a      	ldr	r2, [r7, #20]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	429a      	cmp	r2, r3
 8000df4:	dbf1      	blt.n	8000dda <_write+0x12>
  }
  return len;
 8000df6:	687b      	ldr	r3, [r7, #4]
}
 8000df8:	0018      	movs	r0, r3
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	b006      	add	sp, #24
 8000dfe:	bd80      	pop	{r7, pc}

08000e00 <_close>:

int _close(int file)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	425b      	negs	r3, r3
}
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	b002      	add	sp, #8
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	2280      	movs	r2, #128	@ 0x80
 8000e22:	0192      	lsls	r2, r2, #6
 8000e24:	605a      	str	r2, [r3, #4]
  return 0;
 8000e26:	2300      	movs	r3, #0
}
 8000e28:	0018      	movs	r0, r3
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	b002      	add	sp, #8
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <_isatty>:

int _isatty(int file)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e38:	2301      	movs	r3, #1
}
 8000e3a:	0018      	movs	r0, r3
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	b002      	add	sp, #8
 8000e40:	bd80      	pop	{r7, pc}

08000e42 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e42:	b580      	push	{r7, lr}
 8000e44:	b084      	sub	sp, #16
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	60f8      	str	r0, [r7, #12]
 8000e4a:	60b9      	str	r1, [r7, #8]
 8000e4c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e4e:	2300      	movs	r3, #0
}
 8000e50:	0018      	movs	r0, r3
 8000e52:	46bd      	mov	sp, r7
 8000e54:	b004      	add	sp, #16
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b086      	sub	sp, #24
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e60:	4a14      	ldr	r2, [pc, #80]	@ (8000eb4 <_sbrk+0x5c>)
 8000e62:	4b15      	ldr	r3, [pc, #84]	@ (8000eb8 <_sbrk+0x60>)
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e6c:	4b13      	ldr	r3, [pc, #76]	@ (8000ebc <_sbrk+0x64>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d102      	bne.n	8000e7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e74:	4b11      	ldr	r3, [pc, #68]	@ (8000ebc <_sbrk+0x64>)
 8000e76:	4a12      	ldr	r2, [pc, #72]	@ (8000ec0 <_sbrk+0x68>)
 8000e78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e7a:	4b10      	ldr	r3, [pc, #64]	@ (8000ebc <_sbrk+0x64>)
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	18d3      	adds	r3, r2, r3
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d207      	bcs.n	8000e98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e88:	f002 fd94 	bl	80039b4 <__errno>
 8000e8c:	0003      	movs	r3, r0
 8000e8e:	220c      	movs	r2, #12
 8000e90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e92:	2301      	movs	r3, #1
 8000e94:	425b      	negs	r3, r3
 8000e96:	e009      	b.n	8000eac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e98:	4b08      	ldr	r3, [pc, #32]	@ (8000ebc <_sbrk+0x64>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e9e:	4b07      	ldr	r3, [pc, #28]	@ (8000ebc <_sbrk+0x64>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	18d2      	adds	r2, r2, r3
 8000ea6:	4b05      	ldr	r3, [pc, #20]	@ (8000ebc <_sbrk+0x64>)
 8000ea8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000eaa:	68fb      	ldr	r3, [r7, #12]
}
 8000eac:	0018      	movs	r0, r3
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	b006      	add	sp, #24
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	20002000 	.word	0x20002000
 8000eb8:	00000400 	.word	0x00000400
 8000ebc:	20000530 	.word	0x20000530
 8000ec0:	20000688 	.word	0x20000688

08000ec4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ec8:	46c0      	nop			@ (mov r8, r8)
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
	...

08000ed0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000ed0:	480d      	ldr	r0, [pc, #52]	@ (8000f08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ed2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ed4:	f7ff fff6 	bl	8000ec4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ed8:	480c      	ldr	r0, [pc, #48]	@ (8000f0c <LoopForever+0x6>)
  ldr r1, =_edata
 8000eda:	490d      	ldr	r1, [pc, #52]	@ (8000f10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000edc:	4a0d      	ldr	r2, [pc, #52]	@ (8000f14 <LoopForever+0xe>)
  movs r3, #0
 8000ede:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ee0:	e002      	b.n	8000ee8 <LoopCopyDataInit>

08000ee2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ee2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ee4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ee6:	3304      	adds	r3, #4

08000ee8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ee8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000eec:	d3f9      	bcc.n	8000ee2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eee:	4a0a      	ldr	r2, [pc, #40]	@ (8000f18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ef0:	4c0a      	ldr	r4, [pc, #40]	@ (8000f1c <LoopForever+0x16>)
  movs r3, #0
 8000ef2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ef4:	e001      	b.n	8000efa <LoopFillZerobss>

08000ef6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ef6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ef8:	3204      	adds	r2, #4

08000efa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000efa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000efc:	d3fb      	bcc.n	8000ef6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000efe:	f002 fd5f 	bl	80039c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f02:	f7ff faa3 	bl	800044c <main>

08000f06 <LoopForever>:

LoopForever:
    b LoopForever
 8000f06:	e7fe      	b.n	8000f06 <LoopForever>
  ldr   r0, =_estack
 8000f08:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000f0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f10:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000f14:	08003f4c 	.word	0x08003f4c
  ldr r2, =_sbss
 8000f18:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000f1c:	20000684 	.word	0x20000684

08000f20 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f20:	e7fe      	b.n	8000f20 <ADC1_COMP_IRQHandler>
	...

08000f24 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f2a:	1dfb      	adds	r3, r7, #7
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000f30:	4b0b      	ldr	r3, [pc, #44]	@ (8000f60 <HAL_Init+0x3c>)
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	4b0a      	ldr	r3, [pc, #40]	@ (8000f60 <HAL_Init+0x3c>)
 8000f36:	2140      	movs	r1, #64	@ 0x40
 8000f38:	430a      	orrs	r2, r1
 8000f3a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	f000 f811 	bl	8000f64 <HAL_InitTick>
 8000f42:	1e03      	subs	r3, r0, #0
 8000f44:	d003      	beq.n	8000f4e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000f46:	1dfb      	adds	r3, r7, #7
 8000f48:	2201      	movs	r2, #1
 8000f4a:	701a      	strb	r2, [r3, #0]
 8000f4c:	e001      	b.n	8000f52 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f4e:	f7ff fd1d 	bl	800098c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f52:	1dfb      	adds	r3, r7, #7
 8000f54:	781b      	ldrb	r3, [r3, #0]
}
 8000f56:	0018      	movs	r0, r3
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	b002      	add	sp, #8
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	46c0      	nop			@ (mov r8, r8)
 8000f60:	40022000 	.word	0x40022000

08000f64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f64:	b590      	push	{r4, r7, lr}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f6c:	4b14      	ldr	r3, [pc, #80]	@ (8000fc0 <HAL_InitTick+0x5c>)
 8000f6e:	681c      	ldr	r4, [r3, #0]
 8000f70:	4b14      	ldr	r3, [pc, #80]	@ (8000fc4 <HAL_InitTick+0x60>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	0019      	movs	r1, r3
 8000f76:	23fa      	movs	r3, #250	@ 0xfa
 8000f78:	0098      	lsls	r0, r3, #2
 8000f7a:	f7ff f8c5 	bl	8000108 <__udivsi3>
 8000f7e:	0003      	movs	r3, r0
 8000f80:	0019      	movs	r1, r3
 8000f82:	0020      	movs	r0, r4
 8000f84:	f7ff f8c0 	bl	8000108 <__udivsi3>
 8000f88:	0003      	movs	r3, r0
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	f000 f8e1 	bl	8001152 <HAL_SYSTICK_Config>
 8000f90:	1e03      	subs	r3, r0, #0
 8000f92:	d001      	beq.n	8000f98 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000f94:	2301      	movs	r3, #1
 8000f96:	e00f      	b.n	8000fb8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2b03      	cmp	r3, #3
 8000f9c:	d80b      	bhi.n	8000fb6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f9e:	6879      	ldr	r1, [r7, #4]
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	425b      	negs	r3, r3
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	0018      	movs	r0, r3
 8000fa8:	f000 f8be 	bl	8001128 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fac:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <HAL_InitTick+0x64>)
 8000fae:	687a      	ldr	r2, [r7, #4]
 8000fb0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	e000      	b.n	8000fb8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
}
 8000fb8:	0018      	movs	r0, r3
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	b003      	add	sp, #12
 8000fbe:	bd90      	pop	{r4, r7, pc}
 8000fc0:	20000000 	.word	0x20000000
 8000fc4:	20000008 	.word	0x20000008
 8000fc8:	20000004 	.word	0x20000004

08000fcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fd0:	4b05      	ldr	r3, [pc, #20]	@ (8000fe8 <HAL_IncTick+0x1c>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	001a      	movs	r2, r3
 8000fd6:	4b05      	ldr	r3, [pc, #20]	@ (8000fec <HAL_IncTick+0x20>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	18d2      	adds	r2, r2, r3
 8000fdc:	4b03      	ldr	r3, [pc, #12]	@ (8000fec <HAL_IncTick+0x20>)
 8000fde:	601a      	str	r2, [r3, #0]
}
 8000fe0:	46c0      	nop			@ (mov r8, r8)
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	46c0      	nop			@ (mov r8, r8)
 8000fe8:	20000008 	.word	0x20000008
 8000fec:	20000534 	.word	0x20000534

08000ff0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ff4:	4b02      	ldr	r3, [pc, #8]	@ (8001000 <HAL_GetTick+0x10>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
}
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	46c0      	nop			@ (mov r8, r8)
 8001000:	20000534 	.word	0x20000534

08001004 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001004:	b590      	push	{r4, r7, lr}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	0002      	movs	r2, r0
 800100c:	6039      	str	r1, [r7, #0]
 800100e:	1dfb      	adds	r3, r7, #7
 8001010:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001012:	1dfb      	adds	r3, r7, #7
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	2b7f      	cmp	r3, #127	@ 0x7f
 8001018:	d828      	bhi.n	800106c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800101a:	4a2f      	ldr	r2, [pc, #188]	@ (80010d8 <__NVIC_SetPriority+0xd4>)
 800101c:	1dfb      	adds	r3, r7, #7
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	b25b      	sxtb	r3, r3
 8001022:	089b      	lsrs	r3, r3, #2
 8001024:	33c0      	adds	r3, #192	@ 0xc0
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	589b      	ldr	r3, [r3, r2]
 800102a:	1dfa      	adds	r2, r7, #7
 800102c:	7812      	ldrb	r2, [r2, #0]
 800102e:	0011      	movs	r1, r2
 8001030:	2203      	movs	r2, #3
 8001032:	400a      	ands	r2, r1
 8001034:	00d2      	lsls	r2, r2, #3
 8001036:	21ff      	movs	r1, #255	@ 0xff
 8001038:	4091      	lsls	r1, r2
 800103a:	000a      	movs	r2, r1
 800103c:	43d2      	mvns	r2, r2
 800103e:	401a      	ands	r2, r3
 8001040:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	019b      	lsls	r3, r3, #6
 8001046:	22ff      	movs	r2, #255	@ 0xff
 8001048:	401a      	ands	r2, r3
 800104a:	1dfb      	adds	r3, r7, #7
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	0018      	movs	r0, r3
 8001050:	2303      	movs	r3, #3
 8001052:	4003      	ands	r3, r0
 8001054:	00db      	lsls	r3, r3, #3
 8001056:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001058:	481f      	ldr	r0, [pc, #124]	@ (80010d8 <__NVIC_SetPriority+0xd4>)
 800105a:	1dfb      	adds	r3, r7, #7
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	b25b      	sxtb	r3, r3
 8001060:	089b      	lsrs	r3, r3, #2
 8001062:	430a      	orrs	r2, r1
 8001064:	33c0      	adds	r3, #192	@ 0xc0
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800106a:	e031      	b.n	80010d0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800106c:	4a1b      	ldr	r2, [pc, #108]	@ (80010dc <__NVIC_SetPriority+0xd8>)
 800106e:	1dfb      	adds	r3, r7, #7
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	0019      	movs	r1, r3
 8001074:	230f      	movs	r3, #15
 8001076:	400b      	ands	r3, r1
 8001078:	3b08      	subs	r3, #8
 800107a:	089b      	lsrs	r3, r3, #2
 800107c:	3306      	adds	r3, #6
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	18d3      	adds	r3, r2, r3
 8001082:	3304      	adds	r3, #4
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	1dfa      	adds	r2, r7, #7
 8001088:	7812      	ldrb	r2, [r2, #0]
 800108a:	0011      	movs	r1, r2
 800108c:	2203      	movs	r2, #3
 800108e:	400a      	ands	r2, r1
 8001090:	00d2      	lsls	r2, r2, #3
 8001092:	21ff      	movs	r1, #255	@ 0xff
 8001094:	4091      	lsls	r1, r2
 8001096:	000a      	movs	r2, r1
 8001098:	43d2      	mvns	r2, r2
 800109a:	401a      	ands	r2, r3
 800109c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	019b      	lsls	r3, r3, #6
 80010a2:	22ff      	movs	r2, #255	@ 0xff
 80010a4:	401a      	ands	r2, r3
 80010a6:	1dfb      	adds	r3, r7, #7
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	0018      	movs	r0, r3
 80010ac:	2303      	movs	r3, #3
 80010ae:	4003      	ands	r3, r0
 80010b0:	00db      	lsls	r3, r3, #3
 80010b2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010b4:	4809      	ldr	r0, [pc, #36]	@ (80010dc <__NVIC_SetPriority+0xd8>)
 80010b6:	1dfb      	adds	r3, r7, #7
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	001c      	movs	r4, r3
 80010bc:	230f      	movs	r3, #15
 80010be:	4023      	ands	r3, r4
 80010c0:	3b08      	subs	r3, #8
 80010c2:	089b      	lsrs	r3, r3, #2
 80010c4:	430a      	orrs	r2, r1
 80010c6:	3306      	adds	r3, #6
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	18c3      	adds	r3, r0, r3
 80010cc:	3304      	adds	r3, #4
 80010ce:	601a      	str	r2, [r3, #0]
}
 80010d0:	46c0      	nop			@ (mov r8, r8)
 80010d2:	46bd      	mov	sp, r7
 80010d4:	b003      	add	sp, #12
 80010d6:	bd90      	pop	{r4, r7, pc}
 80010d8:	e000e100 	.word	0xe000e100
 80010dc:	e000ed00 	.word	0xe000ed00

080010e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	1e5a      	subs	r2, r3, #1
 80010ec:	2380      	movs	r3, #128	@ 0x80
 80010ee:	045b      	lsls	r3, r3, #17
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d301      	bcc.n	80010f8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010f4:	2301      	movs	r3, #1
 80010f6:	e010      	b.n	800111a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001124 <SysTick_Config+0x44>)
 80010fa:	687a      	ldr	r2, [r7, #4]
 80010fc:	3a01      	subs	r2, #1
 80010fe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001100:	2301      	movs	r3, #1
 8001102:	425b      	negs	r3, r3
 8001104:	2103      	movs	r1, #3
 8001106:	0018      	movs	r0, r3
 8001108:	f7ff ff7c 	bl	8001004 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800110c:	4b05      	ldr	r3, [pc, #20]	@ (8001124 <SysTick_Config+0x44>)
 800110e:	2200      	movs	r2, #0
 8001110:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001112:	4b04      	ldr	r3, [pc, #16]	@ (8001124 <SysTick_Config+0x44>)
 8001114:	2207      	movs	r2, #7
 8001116:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001118:	2300      	movs	r3, #0
}
 800111a:	0018      	movs	r0, r3
 800111c:	46bd      	mov	sp, r7
 800111e:	b002      	add	sp, #8
 8001120:	bd80      	pop	{r7, pc}
 8001122:	46c0      	nop			@ (mov r8, r8)
 8001124:	e000e010 	.word	0xe000e010

08001128 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	60b9      	str	r1, [r7, #8]
 8001130:	607a      	str	r2, [r7, #4]
 8001132:	210f      	movs	r1, #15
 8001134:	187b      	adds	r3, r7, r1
 8001136:	1c02      	adds	r2, r0, #0
 8001138:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800113a:	68ba      	ldr	r2, [r7, #8]
 800113c:	187b      	adds	r3, r7, r1
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	b25b      	sxtb	r3, r3
 8001142:	0011      	movs	r1, r2
 8001144:	0018      	movs	r0, r3
 8001146:	f7ff ff5d 	bl	8001004 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 800114a:	46c0      	nop			@ (mov r8, r8)
 800114c:	46bd      	mov	sp, r7
 800114e:	b004      	add	sp, #16
 8001150:	bd80      	pop	{r7, pc}

08001152 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	b082      	sub	sp, #8
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	0018      	movs	r0, r3
 800115e:	f7ff ffbf 	bl	80010e0 <SysTick_Config>
 8001162:	0003      	movs	r3, r0
}
 8001164:	0018      	movs	r0, r3
 8001166:	46bd      	mov	sp, r7
 8001168:	b002      	add	sp, #8
 800116a:	bd80      	pop	{r7, pc}

0800116c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001176:	2300      	movs	r3, #0
 8001178:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800117e:	2300      	movs	r3, #0
 8001180:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001182:	e14f      	b.n	8001424 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2101      	movs	r1, #1
 800118a:	697a      	ldr	r2, [r7, #20]
 800118c:	4091      	lsls	r1, r2
 800118e:	000a      	movs	r2, r1
 8001190:	4013      	ands	r3, r2
 8001192:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d100      	bne.n	800119c <HAL_GPIO_Init+0x30>
 800119a:	e140      	b.n	800141e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	2203      	movs	r2, #3
 80011a2:	4013      	ands	r3, r2
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d005      	beq.n	80011b4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	2203      	movs	r2, #3
 80011ae:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	d130      	bne.n	8001216 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	2203      	movs	r2, #3
 80011c0:	409a      	lsls	r2, r3
 80011c2:	0013      	movs	r3, r2
 80011c4:	43da      	mvns	r2, r3
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	4013      	ands	r3, r2
 80011ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	68da      	ldr	r2, [r3, #12]
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	005b      	lsls	r3, r3, #1
 80011d4:	409a      	lsls	r2, r3
 80011d6:	0013      	movs	r3, r2
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	4313      	orrs	r3, r2
 80011dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	693a      	ldr	r2, [r7, #16]
 80011e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011ea:	2201      	movs	r2, #1
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	409a      	lsls	r2, r3
 80011f0:	0013      	movs	r3, r2
 80011f2:	43da      	mvns	r2, r3
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	4013      	ands	r3, r2
 80011f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	091b      	lsrs	r3, r3, #4
 8001200:	2201      	movs	r2, #1
 8001202:	401a      	ands	r2, r3
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	409a      	lsls	r2, r3
 8001208:	0013      	movs	r3, r2
 800120a:	693a      	ldr	r2, [r7, #16]
 800120c:	4313      	orrs	r3, r2
 800120e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	693a      	ldr	r2, [r7, #16]
 8001214:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	2203      	movs	r2, #3
 800121c:	4013      	ands	r3, r2
 800121e:	2b03      	cmp	r3, #3
 8001220:	d017      	beq.n	8001252 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	68db      	ldr	r3, [r3, #12]
 8001226:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	2203      	movs	r2, #3
 800122e:	409a      	lsls	r2, r3
 8001230:	0013      	movs	r3, r2
 8001232:	43da      	mvns	r2, r3
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	4013      	ands	r3, r2
 8001238:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	689a      	ldr	r2, [r3, #8]
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	409a      	lsls	r2, r3
 8001244:	0013      	movs	r3, r2
 8001246:	693a      	ldr	r2, [r7, #16]
 8001248:	4313      	orrs	r3, r2
 800124a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	2203      	movs	r2, #3
 8001258:	4013      	ands	r3, r2
 800125a:	2b02      	cmp	r3, #2
 800125c:	d123      	bne.n	80012a6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	08da      	lsrs	r2, r3, #3
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	3208      	adds	r2, #8
 8001266:	0092      	lsls	r2, r2, #2
 8001268:	58d3      	ldr	r3, [r2, r3]
 800126a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	2207      	movs	r2, #7
 8001270:	4013      	ands	r3, r2
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	220f      	movs	r2, #15
 8001276:	409a      	lsls	r2, r3
 8001278:	0013      	movs	r3, r2
 800127a:	43da      	mvns	r2, r3
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	4013      	ands	r3, r2
 8001280:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	691a      	ldr	r2, [r3, #16]
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	2107      	movs	r1, #7
 800128a:	400b      	ands	r3, r1
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	409a      	lsls	r2, r3
 8001290:	0013      	movs	r3, r2
 8001292:	693a      	ldr	r2, [r7, #16]
 8001294:	4313      	orrs	r3, r2
 8001296:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	08da      	lsrs	r2, r3, #3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	3208      	adds	r2, #8
 80012a0:	0092      	lsls	r2, r2, #2
 80012a2:	6939      	ldr	r1, [r7, #16]
 80012a4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	2203      	movs	r2, #3
 80012b2:	409a      	lsls	r2, r3
 80012b4:	0013      	movs	r3, r2
 80012b6:	43da      	mvns	r2, r3
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	4013      	ands	r3, r2
 80012bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	2203      	movs	r2, #3
 80012c4:	401a      	ands	r2, r3
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	409a      	lsls	r2, r3
 80012cc:	0013      	movs	r3, r2
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	685a      	ldr	r2, [r3, #4]
 80012de:	23c0      	movs	r3, #192	@ 0xc0
 80012e0:	029b      	lsls	r3, r3, #10
 80012e2:	4013      	ands	r3, r2
 80012e4:	d100      	bne.n	80012e8 <HAL_GPIO_Init+0x17c>
 80012e6:	e09a      	b.n	800141e <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012e8:	4b54      	ldr	r3, [pc, #336]	@ (800143c <HAL_GPIO_Init+0x2d0>)
 80012ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012ec:	4b53      	ldr	r3, [pc, #332]	@ (800143c <HAL_GPIO_Init+0x2d0>)
 80012ee:	2101      	movs	r1, #1
 80012f0:	430a      	orrs	r2, r1
 80012f2:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80012f4:	4a52      	ldr	r2, [pc, #328]	@ (8001440 <HAL_GPIO_Init+0x2d4>)
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	089b      	lsrs	r3, r3, #2
 80012fa:	3302      	adds	r3, #2
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	589b      	ldr	r3, [r3, r2]
 8001300:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	2203      	movs	r2, #3
 8001306:	4013      	ands	r3, r2
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	220f      	movs	r2, #15
 800130c:	409a      	lsls	r2, r3
 800130e:	0013      	movs	r3, r2
 8001310:	43da      	mvns	r2, r3
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	4013      	ands	r3, r2
 8001316:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	23a0      	movs	r3, #160	@ 0xa0
 800131c:	05db      	lsls	r3, r3, #23
 800131e:	429a      	cmp	r2, r3
 8001320:	d019      	beq.n	8001356 <HAL_GPIO_Init+0x1ea>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a47      	ldr	r2, [pc, #284]	@ (8001444 <HAL_GPIO_Init+0x2d8>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d013      	beq.n	8001352 <HAL_GPIO_Init+0x1e6>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a46      	ldr	r2, [pc, #280]	@ (8001448 <HAL_GPIO_Init+0x2dc>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d00d      	beq.n	800134e <HAL_GPIO_Init+0x1e2>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a45      	ldr	r2, [pc, #276]	@ (800144c <HAL_GPIO_Init+0x2e0>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d007      	beq.n	800134a <HAL_GPIO_Init+0x1de>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4a44      	ldr	r2, [pc, #272]	@ (8001450 <HAL_GPIO_Init+0x2e4>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d101      	bne.n	8001346 <HAL_GPIO_Init+0x1da>
 8001342:	2305      	movs	r3, #5
 8001344:	e008      	b.n	8001358 <HAL_GPIO_Init+0x1ec>
 8001346:	2306      	movs	r3, #6
 8001348:	e006      	b.n	8001358 <HAL_GPIO_Init+0x1ec>
 800134a:	2303      	movs	r3, #3
 800134c:	e004      	b.n	8001358 <HAL_GPIO_Init+0x1ec>
 800134e:	2302      	movs	r3, #2
 8001350:	e002      	b.n	8001358 <HAL_GPIO_Init+0x1ec>
 8001352:	2301      	movs	r3, #1
 8001354:	e000      	b.n	8001358 <HAL_GPIO_Init+0x1ec>
 8001356:	2300      	movs	r3, #0
 8001358:	697a      	ldr	r2, [r7, #20]
 800135a:	2103      	movs	r1, #3
 800135c:	400a      	ands	r2, r1
 800135e:	0092      	lsls	r2, r2, #2
 8001360:	4093      	lsls	r3, r2
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	4313      	orrs	r3, r2
 8001366:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001368:	4935      	ldr	r1, [pc, #212]	@ (8001440 <HAL_GPIO_Init+0x2d4>)
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	089b      	lsrs	r3, r3, #2
 800136e:	3302      	adds	r3, #2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001376:	4b37      	ldr	r3, [pc, #220]	@ (8001454 <HAL_GPIO_Init+0x2e8>)
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	43da      	mvns	r2, r3
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	4013      	ands	r3, r2
 8001384:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	685a      	ldr	r2, [r3, #4]
 800138a:	2380      	movs	r3, #128	@ 0x80
 800138c:	035b      	lsls	r3, r3, #13
 800138e:	4013      	ands	r3, r2
 8001390:	d003      	beq.n	800139a <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001392:	693a      	ldr	r2, [r7, #16]
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	4313      	orrs	r3, r2
 8001398:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800139a:	4b2e      	ldr	r3, [pc, #184]	@ (8001454 <HAL_GPIO_Init+0x2e8>)
 800139c:	693a      	ldr	r2, [r7, #16]
 800139e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80013a0:	4b2c      	ldr	r3, [pc, #176]	@ (8001454 <HAL_GPIO_Init+0x2e8>)
 80013a2:	68db      	ldr	r3, [r3, #12]
 80013a4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	43da      	mvns	r2, r3
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	4013      	ands	r3, r2
 80013ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	685a      	ldr	r2, [r3, #4]
 80013b4:	2380      	movs	r3, #128	@ 0x80
 80013b6:	039b      	lsls	r3, r3, #14
 80013b8:	4013      	ands	r3, r2
 80013ba:	d003      	beq.n	80013c4 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80013bc:	693a      	ldr	r2, [r7, #16]
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80013c4:	4b23      	ldr	r3, [pc, #140]	@ (8001454 <HAL_GPIO_Init+0x2e8>)
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80013ca:	4b22      	ldr	r3, [pc, #136]	@ (8001454 <HAL_GPIO_Init+0x2e8>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	43da      	mvns	r2, r3
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	4013      	ands	r3, r2
 80013d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	685a      	ldr	r2, [r3, #4]
 80013de:	2380      	movs	r3, #128	@ 0x80
 80013e0:	029b      	lsls	r3, r3, #10
 80013e2:	4013      	ands	r3, r2
 80013e4:	d003      	beq.n	80013ee <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80013e6:	693a      	ldr	r2, [r7, #16]
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	4313      	orrs	r3, r2
 80013ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80013ee:	4b19      	ldr	r3, [pc, #100]	@ (8001454 <HAL_GPIO_Init+0x2e8>)
 80013f0:	693a      	ldr	r2, [r7, #16]
 80013f2:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013f4:	4b17      	ldr	r3, [pc, #92]	@ (8001454 <HAL_GPIO_Init+0x2e8>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	43da      	mvns	r2, r3
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	4013      	ands	r3, r2
 8001402:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685a      	ldr	r2, [r3, #4]
 8001408:	2380      	movs	r3, #128	@ 0x80
 800140a:	025b      	lsls	r3, r3, #9
 800140c:	4013      	ands	r3, r2
 800140e:	d003      	beq.n	8001418 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001410:	693a      	ldr	r2, [r7, #16]
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	4313      	orrs	r3, r2
 8001416:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001418:	4b0e      	ldr	r3, [pc, #56]	@ (8001454 <HAL_GPIO_Init+0x2e8>)
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	3301      	adds	r3, #1
 8001422:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	40da      	lsrs	r2, r3
 800142c:	1e13      	subs	r3, r2, #0
 800142e:	d000      	beq.n	8001432 <HAL_GPIO_Init+0x2c6>
 8001430:	e6a8      	b.n	8001184 <HAL_GPIO_Init+0x18>
  }
}
 8001432:	46c0      	nop			@ (mov r8, r8)
 8001434:	46c0      	nop			@ (mov r8, r8)
 8001436:	46bd      	mov	sp, r7
 8001438:	b006      	add	sp, #24
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40021000 	.word	0x40021000
 8001440:	40010000 	.word	0x40010000
 8001444:	50000400 	.word	0x50000400
 8001448:	50000800 	.word	0x50000800
 800144c:	50000c00 	.word	0x50000c00
 8001450:	50001c00 	.word	0x50001c00
 8001454:	40010400 	.word	0x40010400

08001458 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	0008      	movs	r0, r1
 8001462:	0011      	movs	r1, r2
 8001464:	1cbb      	adds	r3, r7, #2
 8001466:	1c02      	adds	r2, r0, #0
 8001468:	801a      	strh	r2, [r3, #0]
 800146a:	1c7b      	adds	r3, r7, #1
 800146c:	1c0a      	adds	r2, r1, #0
 800146e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001470:	1c7b      	adds	r3, r7, #1
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d004      	beq.n	8001482 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001478:	1cbb      	adds	r3, r7, #2
 800147a:	881a      	ldrh	r2, [r3, #0]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001480:	e003      	b.n	800148a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001482:	1cbb      	adds	r3, r7, #2
 8001484:	881a      	ldrh	r2, [r3, #0]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800148a:	46c0      	nop			@ (mov r8, r8)
 800148c:	46bd      	mov	sp, r7
 800148e:	b002      	add	sp, #8
 8001490:	bd80      	pop	{r7, pc}
	...

08001494 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d101      	bne.n	80014a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e08f      	b.n	80015c6 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2241      	movs	r2, #65	@ 0x41
 80014aa:	5c9b      	ldrb	r3, [r3, r2]
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d107      	bne.n	80014c2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2240      	movs	r2, #64	@ 0x40
 80014b6:	2100      	movs	r1, #0
 80014b8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	0018      	movs	r0, r3
 80014be:	f7ff fa79 	bl	80009b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2241      	movs	r2, #65	@ 0x41
 80014c6:	2124      	movs	r1, #36	@ 0x24
 80014c8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2101      	movs	r1, #1
 80014d6:	438a      	bics	r2, r1
 80014d8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685a      	ldr	r2, [r3, #4]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	493b      	ldr	r1, [pc, #236]	@ (80015d0 <HAL_I2C_Init+0x13c>)
 80014e4:	400a      	ands	r2, r1
 80014e6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	689a      	ldr	r2, [r3, #8]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4938      	ldr	r1, [pc, #224]	@ (80015d4 <HAL_I2C_Init+0x140>)
 80014f4:	400a      	ands	r2, r1
 80014f6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d108      	bne.n	8001512 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	689a      	ldr	r2, [r3, #8]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2180      	movs	r1, #128	@ 0x80
 800150a:	0209      	lsls	r1, r1, #8
 800150c:	430a      	orrs	r2, r1
 800150e:	609a      	str	r2, [r3, #8]
 8001510:	e007      	b.n	8001522 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	689a      	ldr	r2, [r3, #8]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2184      	movs	r1, #132	@ 0x84
 800151c:	0209      	lsls	r1, r1, #8
 800151e:	430a      	orrs	r2, r1
 8001520:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	2b02      	cmp	r3, #2
 8001528:	d109      	bne.n	800153e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	685a      	ldr	r2, [r3, #4]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2180      	movs	r1, #128	@ 0x80
 8001536:	0109      	lsls	r1, r1, #4
 8001538:	430a      	orrs	r2, r1
 800153a:	605a      	str	r2, [r3, #4]
 800153c:	e007      	b.n	800154e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	685a      	ldr	r2, [r3, #4]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4923      	ldr	r1, [pc, #140]	@ (80015d8 <HAL_I2C_Init+0x144>)
 800154a:	400a      	ands	r2, r1
 800154c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	685a      	ldr	r2, [r3, #4]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4920      	ldr	r1, [pc, #128]	@ (80015dc <HAL_I2C_Init+0x148>)
 800155a:	430a      	orrs	r2, r1
 800155c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	68da      	ldr	r2, [r3, #12]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	491a      	ldr	r1, [pc, #104]	@ (80015d4 <HAL_I2C_Init+0x140>)
 800156a:	400a      	ands	r2, r1
 800156c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	691a      	ldr	r2, [r3, #16]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	695b      	ldr	r3, [r3, #20]
 8001576:	431a      	orrs	r2, r3
 8001578:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	699b      	ldr	r3, [r3, #24]
 800157e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	430a      	orrs	r2, r1
 8001586:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	69d9      	ldr	r1, [r3, #28]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6a1a      	ldr	r2, [r3, #32]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	430a      	orrs	r2, r1
 8001596:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	2101      	movs	r1, #1
 80015a4:	430a      	orrs	r2, r1
 80015a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2200      	movs	r2, #0
 80015ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2241      	movs	r2, #65	@ 0x41
 80015b2:	2120      	movs	r1, #32
 80015b4:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2200      	movs	r2, #0
 80015ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2242      	movs	r2, #66	@ 0x42
 80015c0:	2100      	movs	r1, #0
 80015c2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	0018      	movs	r0, r3
 80015c8:	46bd      	mov	sp, r7
 80015ca:	b002      	add	sp, #8
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	46c0      	nop			@ (mov r8, r8)
 80015d0:	f0ffffff 	.word	0xf0ffffff
 80015d4:	ffff7fff 	.word	0xffff7fff
 80015d8:	fffff7ff 	.word	0xfffff7ff
 80015dc:	02008000 	.word	0x02008000

080015e0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2241      	movs	r2, #65	@ 0x41
 80015ee:	5c9b      	ldrb	r3, [r3, r2]
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b20      	cmp	r3, #32
 80015f4:	d138      	bne.n	8001668 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2240      	movs	r2, #64	@ 0x40
 80015fa:	5c9b      	ldrb	r3, [r3, r2]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d101      	bne.n	8001604 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001600:	2302      	movs	r3, #2
 8001602:	e032      	b.n	800166a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2240      	movs	r2, #64	@ 0x40
 8001608:	2101      	movs	r1, #1
 800160a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2241      	movs	r2, #65	@ 0x41
 8001610:	2124      	movs	r1, #36	@ 0x24
 8001612:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2101      	movs	r1, #1
 8001620:	438a      	bics	r2, r1
 8001622:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4911      	ldr	r1, [pc, #68]	@ (8001674 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001630:	400a      	ands	r2, r1
 8001632:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	6819      	ldr	r1, [r3, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	683a      	ldr	r2, [r7, #0]
 8001640:	430a      	orrs	r2, r1
 8001642:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2101      	movs	r1, #1
 8001650:	430a      	orrs	r2, r1
 8001652:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2241      	movs	r2, #65	@ 0x41
 8001658:	2120      	movs	r1, #32
 800165a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2240      	movs	r2, #64	@ 0x40
 8001660:	2100      	movs	r1, #0
 8001662:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001664:	2300      	movs	r3, #0
 8001666:	e000      	b.n	800166a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001668:	2302      	movs	r3, #2
  }
}
 800166a:	0018      	movs	r0, r3
 800166c:	46bd      	mov	sp, r7
 800166e:	b002      	add	sp, #8
 8001670:	bd80      	pop	{r7, pc}
 8001672:	46c0      	nop			@ (mov r8, r8)
 8001674:	ffffefff 	.word	0xffffefff

08001678 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2241      	movs	r2, #65	@ 0x41
 8001686:	5c9b      	ldrb	r3, [r3, r2]
 8001688:	b2db      	uxtb	r3, r3
 800168a:	2b20      	cmp	r3, #32
 800168c:	d139      	bne.n	8001702 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2240      	movs	r2, #64	@ 0x40
 8001692:	5c9b      	ldrb	r3, [r3, r2]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d101      	bne.n	800169c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001698:	2302      	movs	r3, #2
 800169a:	e033      	b.n	8001704 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2240      	movs	r2, #64	@ 0x40
 80016a0:	2101      	movs	r1, #1
 80016a2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2241      	movs	r2, #65	@ 0x41
 80016a8:	2124      	movs	r1, #36	@ 0x24
 80016aa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2101      	movs	r1, #1
 80016b8:	438a      	bics	r2, r1
 80016ba:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	4a11      	ldr	r2, [pc, #68]	@ (800170c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80016c8:	4013      	ands	r3, r2
 80016ca:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	021b      	lsls	r3, r3, #8
 80016d0:	68fa      	ldr	r2, [r7, #12]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	68fa      	ldr	r2, [r7, #12]
 80016dc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2101      	movs	r1, #1
 80016ea:	430a      	orrs	r2, r1
 80016ec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2241      	movs	r2, #65	@ 0x41
 80016f2:	2120      	movs	r1, #32
 80016f4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2240      	movs	r2, #64	@ 0x40
 80016fa:	2100      	movs	r1, #0
 80016fc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80016fe:	2300      	movs	r3, #0
 8001700:	e000      	b.n	8001704 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001702:	2302      	movs	r3, #2
  }
}
 8001704:	0018      	movs	r0, r3
 8001706:	46bd      	mov	sp, r7
 8001708:	b004      	add	sp, #16
 800170a:	bd80      	pop	{r7, pc}
 800170c:	fffff0ff 	.word	0xfffff0ff

08001710 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001710:	b590      	push	{r4, r7, lr}
 8001712:	b085      	sub	sp, #20
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d101      	bne.n	8001722 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e0e4      	b.n	80018ec <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4a73      	ldr	r2, [pc, #460]	@ (80018f4 <HAL_PCD_Init+0x1e4>)
 8001726:	5c9b      	ldrb	r3, [r3, r2]
 8001728:	b2db      	uxtb	r3, r3
 800172a:	2b00      	cmp	r3, #0
 800172c:	d108      	bne.n	8001740 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	23a4      	movs	r3, #164	@ 0xa4
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	2100      	movs	r1, #0
 8001736:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	0018      	movs	r0, r3
 800173c:	f7ff faf6 	bl	8000d2c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	4a6c      	ldr	r2, [pc, #432]	@ (80018f4 <HAL_PCD_Init+0x1e4>)
 8001744:	2103      	movs	r1, #3
 8001746:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	0018      	movs	r0, r3
 800174e:	f001 fe95 	bl	800347c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001752:	230f      	movs	r3, #15
 8001754:	18fb      	adds	r3, r7, r3
 8001756:	2200      	movs	r2, #0
 8001758:	701a      	strb	r2, [r3, #0]
 800175a:	e047      	b.n	80017ec <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800175c:	200f      	movs	r0, #15
 800175e:	183b      	adds	r3, r7, r0
 8001760:	781a      	ldrb	r2, [r3, #0]
 8001762:	6879      	ldr	r1, [r7, #4]
 8001764:	0013      	movs	r3, r2
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	189b      	adds	r3, r3, r2
 800176a:	00db      	lsls	r3, r3, #3
 800176c:	18cb      	adds	r3, r1, r3
 800176e:	3311      	adds	r3, #17
 8001770:	2201      	movs	r2, #1
 8001772:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001774:	183b      	adds	r3, r7, r0
 8001776:	781a      	ldrb	r2, [r3, #0]
 8001778:	6879      	ldr	r1, [r7, #4]
 800177a:	0013      	movs	r3, r2
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	189b      	adds	r3, r3, r2
 8001780:	00db      	lsls	r3, r3, #3
 8001782:	18cb      	adds	r3, r1, r3
 8001784:	3310      	adds	r3, #16
 8001786:	183a      	adds	r2, r7, r0
 8001788:	7812      	ldrb	r2, [r2, #0]
 800178a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800178c:	183b      	adds	r3, r7, r0
 800178e:	781a      	ldrb	r2, [r3, #0]
 8001790:	6879      	ldr	r1, [r7, #4]
 8001792:	0013      	movs	r3, r2
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	189b      	adds	r3, r3, r2
 8001798:	00db      	lsls	r3, r3, #3
 800179a:	18cb      	adds	r3, r1, r3
 800179c:	3313      	adds	r3, #19
 800179e:	2200      	movs	r2, #0
 80017a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80017a2:	183b      	adds	r3, r7, r0
 80017a4:	781a      	ldrb	r2, [r3, #0]
 80017a6:	6879      	ldr	r1, [r7, #4]
 80017a8:	0013      	movs	r3, r2
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	189b      	adds	r3, r3, r2
 80017ae:	00db      	lsls	r3, r3, #3
 80017b0:	18cb      	adds	r3, r1, r3
 80017b2:	3320      	adds	r3, #32
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80017b8:	183b      	adds	r3, r7, r0
 80017ba:	781a      	ldrb	r2, [r3, #0]
 80017bc:	6879      	ldr	r1, [r7, #4]
 80017be:	0013      	movs	r3, r2
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	189b      	adds	r3, r3, r2
 80017c4:	00db      	lsls	r3, r3, #3
 80017c6:	18cb      	adds	r3, r1, r3
 80017c8:	3324      	adds	r3, #36	@ 0x24
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80017ce:	183b      	adds	r3, r7, r0
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	6879      	ldr	r1, [r7, #4]
 80017d4:	1c5a      	adds	r2, r3, #1
 80017d6:	0013      	movs	r3, r2
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	189b      	adds	r3, r3, r2
 80017dc:	00db      	lsls	r3, r3, #3
 80017de:	2200      	movs	r2, #0
 80017e0:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80017e2:	183b      	adds	r3, r7, r0
 80017e4:	781a      	ldrb	r2, [r3, #0]
 80017e6:	183b      	adds	r3, r7, r0
 80017e8:	3201      	adds	r2, #1
 80017ea:	701a      	strb	r2, [r3, #0]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	791b      	ldrb	r3, [r3, #4]
 80017f0:	210f      	movs	r1, #15
 80017f2:	187a      	adds	r2, r7, r1
 80017f4:	7812      	ldrb	r2, [r2, #0]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d3b0      	bcc.n	800175c <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80017fa:	187b      	adds	r3, r7, r1
 80017fc:	2200      	movs	r2, #0
 80017fe:	701a      	strb	r2, [r3, #0]
 8001800:	e056      	b.n	80018b0 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001802:	240f      	movs	r4, #15
 8001804:	193b      	adds	r3, r7, r4
 8001806:	781a      	ldrb	r2, [r3, #0]
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	2352      	movs	r3, #82	@ 0x52
 800180c:	33ff      	adds	r3, #255	@ 0xff
 800180e:	0019      	movs	r1, r3
 8001810:	0013      	movs	r3, r2
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	189b      	adds	r3, r3, r2
 8001816:	00db      	lsls	r3, r3, #3
 8001818:	18c3      	adds	r3, r0, r3
 800181a:	185b      	adds	r3, r3, r1
 800181c:	2200      	movs	r2, #0
 800181e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001820:	193b      	adds	r3, r7, r4
 8001822:	781a      	ldrb	r2, [r3, #0]
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	23a8      	movs	r3, #168	@ 0xa8
 8001828:	0059      	lsls	r1, r3, #1
 800182a:	0013      	movs	r3, r2
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	189b      	adds	r3, r3, r2
 8001830:	00db      	lsls	r3, r3, #3
 8001832:	18c3      	adds	r3, r0, r3
 8001834:	185b      	adds	r3, r3, r1
 8001836:	193a      	adds	r2, r7, r4
 8001838:	7812      	ldrb	r2, [r2, #0]
 800183a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800183c:	193b      	adds	r3, r7, r4
 800183e:	781a      	ldrb	r2, [r3, #0]
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	2354      	movs	r3, #84	@ 0x54
 8001844:	33ff      	adds	r3, #255	@ 0xff
 8001846:	0019      	movs	r1, r3
 8001848:	0013      	movs	r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	189b      	adds	r3, r3, r2
 800184e:	00db      	lsls	r3, r3, #3
 8001850:	18c3      	adds	r3, r0, r3
 8001852:	185b      	adds	r3, r3, r1
 8001854:	2200      	movs	r2, #0
 8001856:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001858:	193b      	adds	r3, r7, r4
 800185a:	781a      	ldrb	r2, [r3, #0]
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	23b0      	movs	r3, #176	@ 0xb0
 8001860:	0059      	lsls	r1, r3, #1
 8001862:	0013      	movs	r3, r2
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	189b      	adds	r3, r3, r2
 8001868:	00db      	lsls	r3, r3, #3
 800186a:	18c3      	adds	r3, r0, r3
 800186c:	185b      	adds	r3, r3, r1
 800186e:	2200      	movs	r2, #0
 8001870:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001872:	193b      	adds	r3, r7, r4
 8001874:	781a      	ldrb	r2, [r3, #0]
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	23b2      	movs	r3, #178	@ 0xb2
 800187a:	0059      	lsls	r1, r3, #1
 800187c:	0013      	movs	r3, r2
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	189b      	adds	r3, r3, r2
 8001882:	00db      	lsls	r3, r3, #3
 8001884:	18c3      	adds	r3, r0, r3
 8001886:	185b      	adds	r3, r3, r1
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800188c:	193b      	adds	r3, r7, r4
 800188e:	781a      	ldrb	r2, [r3, #0]
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	23b4      	movs	r3, #180	@ 0xb4
 8001894:	0059      	lsls	r1, r3, #1
 8001896:	0013      	movs	r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	189b      	adds	r3, r3, r2
 800189c:	00db      	lsls	r3, r3, #3
 800189e:	18c3      	adds	r3, r0, r3
 80018a0:	185b      	adds	r3, r3, r1
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80018a6:	193b      	adds	r3, r7, r4
 80018a8:	781a      	ldrb	r2, [r3, #0]
 80018aa:	193b      	adds	r3, r7, r4
 80018ac:	3201      	adds	r2, #1
 80018ae:	701a      	strb	r2, [r3, #0]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	791b      	ldrb	r3, [r3, #4]
 80018b4:	220f      	movs	r2, #15
 80018b6:	18ba      	adds	r2, r7, r2
 80018b8:	7812      	ldrb	r2, [r2, #0]
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d3a1      	bcc.n	8001802 <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6818      	ldr	r0, [r3, #0]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6859      	ldr	r1, [r3, #4]
 80018c6:	689a      	ldr	r2, [r3, #8]
 80018c8:	f001 fdf2 	bl	80034b0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2200      	movs	r2, #0
 80018d0:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a07      	ldr	r2, [pc, #28]	@ (80018f4 <HAL_PCD_Init+0x1e4>)
 80018d6:	2101      	movs	r1, #1
 80018d8:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	7a9b      	ldrb	r3, [r3, #10]
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d103      	bne.n	80018ea <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	0018      	movs	r0, r3
 80018e6:	f000 f807 	bl	80018f8 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80018ea:	2300      	movs	r3, #0
}
 80018ec:	0018      	movs	r0, r3
 80018ee:	46bd      	mov	sp, r7
 80018f0:	b005      	add	sp, #20
 80018f2:	bd90      	pop	{r4, r7, pc}
 80018f4:	00000291 	.word	0x00000291

080018f8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8001906:	687a      	ldr	r2, [r7, #4]
 8001908:	23b4      	movs	r3, #180	@ 0xb4
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	2101      	movs	r1, #1
 800190e:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	23b2      	movs	r3, #178	@ 0xb2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	2100      	movs	r1, #0
 8001918:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	2254      	movs	r2, #84	@ 0x54
 800191e:	5a9b      	ldrh	r3, [r3, r2]
 8001920:	b29b      	uxth	r3, r3
 8001922:	2201      	movs	r2, #1
 8001924:	4313      	orrs	r3, r2
 8001926:	b299      	uxth	r1, r3
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2254      	movs	r2, #84	@ 0x54
 800192c:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	2254      	movs	r2, #84	@ 0x54
 8001932:	5a9b      	ldrh	r3, [r3, r2]
 8001934:	b29b      	uxth	r3, r3
 8001936:	2202      	movs	r2, #2
 8001938:	4313      	orrs	r3, r2
 800193a:	b299      	uxth	r1, r3
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	2254      	movs	r2, #84	@ 0x54
 8001940:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8001942:	2300      	movs	r3, #0
}
 8001944:	0018      	movs	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	b004      	add	sp, #16
 800194a:	bd80      	pop	{r7, pc}

0800194c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800194c:	b5b0      	push	{r4, r5, r7, lr}
 800194e:	b08a      	sub	sp, #40	@ 0x28
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d102      	bne.n	8001960 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	f000 fbaf 	bl	80020be <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001960:	4bcf      	ldr	r3, [pc, #828]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	220c      	movs	r2, #12
 8001966:	4013      	ands	r3, r2
 8001968:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800196a:	4bcd      	ldr	r3, [pc, #820]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 800196c:	68da      	ldr	r2, [r3, #12]
 800196e:	2380      	movs	r3, #128	@ 0x80
 8001970:	025b      	lsls	r3, r3, #9
 8001972:	4013      	ands	r3, r2
 8001974:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2201      	movs	r2, #1
 800197c:	4013      	ands	r3, r2
 800197e:	d100      	bne.n	8001982 <HAL_RCC_OscConfig+0x36>
 8001980:	e07e      	b.n	8001a80 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001982:	6a3b      	ldr	r3, [r7, #32]
 8001984:	2b08      	cmp	r3, #8
 8001986:	d007      	beq.n	8001998 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001988:	6a3b      	ldr	r3, [r7, #32]
 800198a:	2b0c      	cmp	r3, #12
 800198c:	d112      	bne.n	80019b4 <HAL_RCC_OscConfig+0x68>
 800198e:	69fa      	ldr	r2, [r7, #28]
 8001990:	2380      	movs	r3, #128	@ 0x80
 8001992:	025b      	lsls	r3, r3, #9
 8001994:	429a      	cmp	r2, r3
 8001996:	d10d      	bne.n	80019b4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001998:	4bc1      	ldr	r3, [pc, #772]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	2380      	movs	r3, #128	@ 0x80
 800199e:	029b      	lsls	r3, r3, #10
 80019a0:	4013      	ands	r3, r2
 80019a2:	d100      	bne.n	80019a6 <HAL_RCC_OscConfig+0x5a>
 80019a4:	e06b      	b.n	8001a7e <HAL_RCC_OscConfig+0x132>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d167      	bne.n	8001a7e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	f000 fb85 	bl	80020be <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	685a      	ldr	r2, [r3, #4]
 80019b8:	2380      	movs	r3, #128	@ 0x80
 80019ba:	025b      	lsls	r3, r3, #9
 80019bc:	429a      	cmp	r2, r3
 80019be:	d107      	bne.n	80019d0 <HAL_RCC_OscConfig+0x84>
 80019c0:	4bb7      	ldr	r3, [pc, #732]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	4bb6      	ldr	r3, [pc, #728]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 80019c6:	2180      	movs	r1, #128	@ 0x80
 80019c8:	0249      	lsls	r1, r1, #9
 80019ca:	430a      	orrs	r2, r1
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	e027      	b.n	8001a20 <HAL_RCC_OscConfig+0xd4>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	23a0      	movs	r3, #160	@ 0xa0
 80019d6:	02db      	lsls	r3, r3, #11
 80019d8:	429a      	cmp	r2, r3
 80019da:	d10e      	bne.n	80019fa <HAL_RCC_OscConfig+0xae>
 80019dc:	4bb0      	ldr	r3, [pc, #704]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	4baf      	ldr	r3, [pc, #700]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 80019e2:	2180      	movs	r1, #128	@ 0x80
 80019e4:	02c9      	lsls	r1, r1, #11
 80019e6:	430a      	orrs	r2, r1
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	4bad      	ldr	r3, [pc, #692]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	4bac      	ldr	r3, [pc, #688]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 80019f0:	2180      	movs	r1, #128	@ 0x80
 80019f2:	0249      	lsls	r1, r1, #9
 80019f4:	430a      	orrs	r2, r1
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	e012      	b.n	8001a20 <HAL_RCC_OscConfig+0xd4>
 80019fa:	4ba9      	ldr	r3, [pc, #676]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	4ba8      	ldr	r3, [pc, #672]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001a00:	49a8      	ldr	r1, [pc, #672]	@ (8001ca4 <HAL_RCC_OscConfig+0x358>)
 8001a02:	400a      	ands	r2, r1
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	4ba6      	ldr	r3, [pc, #664]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	2380      	movs	r3, #128	@ 0x80
 8001a0c:	025b      	lsls	r3, r3, #9
 8001a0e:	4013      	ands	r3, r2
 8001a10:	60fb      	str	r3, [r7, #12]
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	4ba2      	ldr	r3, [pc, #648]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	4ba1      	ldr	r3, [pc, #644]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001a1a:	49a3      	ldr	r1, [pc, #652]	@ (8001ca8 <HAL_RCC_OscConfig+0x35c>)
 8001a1c:	400a      	ands	r2, r1
 8001a1e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d015      	beq.n	8001a54 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a28:	f7ff fae2 	bl	8000ff0 <HAL_GetTick>
 8001a2c:	0003      	movs	r3, r0
 8001a2e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a30:	e009      	b.n	8001a46 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a32:	f7ff fadd 	bl	8000ff0 <HAL_GetTick>
 8001a36:	0002      	movs	r2, r0
 8001a38:	69bb      	ldr	r3, [r7, #24]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	2b64      	cmp	r3, #100	@ 0x64
 8001a3e:	d902      	bls.n	8001a46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a40:	2303      	movs	r3, #3
 8001a42:	f000 fb3c 	bl	80020be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a46:	4b96      	ldr	r3, [pc, #600]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	2380      	movs	r3, #128	@ 0x80
 8001a4c:	029b      	lsls	r3, r3, #10
 8001a4e:	4013      	ands	r3, r2
 8001a50:	d0ef      	beq.n	8001a32 <HAL_RCC_OscConfig+0xe6>
 8001a52:	e015      	b.n	8001a80 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a54:	f7ff facc 	bl	8000ff0 <HAL_GetTick>
 8001a58:	0003      	movs	r3, r0
 8001a5a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001a5c:	e008      	b.n	8001a70 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a5e:	f7ff fac7 	bl	8000ff0 <HAL_GetTick>
 8001a62:	0002      	movs	r2, r0
 8001a64:	69bb      	ldr	r3, [r7, #24]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	2b64      	cmp	r3, #100	@ 0x64
 8001a6a:	d901      	bls.n	8001a70 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	e326      	b.n	80020be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001a70:	4b8b      	ldr	r3, [pc, #556]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	2380      	movs	r3, #128	@ 0x80
 8001a76:	029b      	lsls	r3, r3, #10
 8001a78:	4013      	ands	r3, r2
 8001a7a:	d1f0      	bne.n	8001a5e <HAL_RCC_OscConfig+0x112>
 8001a7c:	e000      	b.n	8001a80 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a7e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2202      	movs	r2, #2
 8001a86:	4013      	ands	r3, r2
 8001a88:	d100      	bne.n	8001a8c <HAL_RCC_OscConfig+0x140>
 8001a8a:	e08b      	b.n	8001ba4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a92:	6a3b      	ldr	r3, [r7, #32]
 8001a94:	2b04      	cmp	r3, #4
 8001a96:	d005      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001a98:	6a3b      	ldr	r3, [r7, #32]
 8001a9a:	2b0c      	cmp	r3, #12
 8001a9c:	d13e      	bne.n	8001b1c <HAL_RCC_OscConfig+0x1d0>
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d13b      	bne.n	8001b1c <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001aa4:	4b7e      	ldr	r3, [pc, #504]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2204      	movs	r2, #4
 8001aaa:	4013      	ands	r3, r2
 8001aac:	d004      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x16c>
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d101      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e302      	b.n	80020be <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ab8:	4b79      	ldr	r3, [pc, #484]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	4a7b      	ldr	r2, [pc, #492]	@ (8001cac <HAL_RCC_OscConfig+0x360>)
 8001abe:	4013      	ands	r3, r2
 8001ac0:	0019      	movs	r1, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	691b      	ldr	r3, [r3, #16]
 8001ac6:	021a      	lsls	r2, r3, #8
 8001ac8:	4b75      	ldr	r3, [pc, #468]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001aca:	430a      	orrs	r2, r1
 8001acc:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001ace:	4b74      	ldr	r3, [pc, #464]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	2209      	movs	r2, #9
 8001ad4:	4393      	bics	r3, r2
 8001ad6:	0019      	movs	r1, r3
 8001ad8:	4b71      	ldr	r3, [pc, #452]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001ada:	697a      	ldr	r2, [r7, #20]
 8001adc:	430a      	orrs	r2, r1
 8001ade:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ae0:	f000 fc40 	bl	8002364 <HAL_RCC_GetSysClockFreq>
 8001ae4:	0001      	movs	r1, r0
 8001ae6:	4b6e      	ldr	r3, [pc, #440]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	091b      	lsrs	r3, r3, #4
 8001aec:	220f      	movs	r2, #15
 8001aee:	4013      	ands	r3, r2
 8001af0:	4a6f      	ldr	r2, [pc, #444]	@ (8001cb0 <HAL_RCC_OscConfig+0x364>)
 8001af2:	5cd3      	ldrb	r3, [r2, r3]
 8001af4:	000a      	movs	r2, r1
 8001af6:	40da      	lsrs	r2, r3
 8001af8:	4b6e      	ldr	r3, [pc, #440]	@ (8001cb4 <HAL_RCC_OscConfig+0x368>)
 8001afa:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001afc:	4b6e      	ldr	r3, [pc, #440]	@ (8001cb8 <HAL_RCC_OscConfig+0x36c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2513      	movs	r5, #19
 8001b02:	197c      	adds	r4, r7, r5
 8001b04:	0018      	movs	r0, r3
 8001b06:	f7ff fa2d 	bl	8000f64 <HAL_InitTick>
 8001b0a:	0003      	movs	r3, r0
 8001b0c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001b0e:	197b      	adds	r3, r7, r5
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d046      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8001b16:	197b      	adds	r3, r7, r5
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	e2d0      	b.n	80020be <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d027      	beq.n	8001b72 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001b22:	4b5f      	ldr	r3, [pc, #380]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	2209      	movs	r2, #9
 8001b28:	4393      	bics	r3, r2
 8001b2a:	0019      	movs	r1, r3
 8001b2c:	4b5c      	ldr	r3, [pc, #368]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001b2e:	697a      	ldr	r2, [r7, #20]
 8001b30:	430a      	orrs	r2, r1
 8001b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b34:	f7ff fa5c 	bl	8000ff0 <HAL_GetTick>
 8001b38:	0003      	movs	r3, r0
 8001b3a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b3c:	e008      	b.n	8001b50 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b3e:	f7ff fa57 	bl	8000ff0 <HAL_GetTick>
 8001b42:	0002      	movs	r2, r0
 8001b44:	69bb      	ldr	r3, [r7, #24]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d901      	bls.n	8001b50 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e2b6      	b.n	80020be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b50:	4b53      	ldr	r3, [pc, #332]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2204      	movs	r2, #4
 8001b56:	4013      	ands	r3, r2
 8001b58:	d0f1      	beq.n	8001b3e <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b5a:	4b51      	ldr	r3, [pc, #324]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	4a53      	ldr	r2, [pc, #332]	@ (8001cac <HAL_RCC_OscConfig+0x360>)
 8001b60:	4013      	ands	r3, r2
 8001b62:	0019      	movs	r1, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	691b      	ldr	r3, [r3, #16]
 8001b68:	021a      	lsls	r2, r3, #8
 8001b6a:	4b4d      	ldr	r3, [pc, #308]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	605a      	str	r2, [r3, #4]
 8001b70:	e018      	b.n	8001ba4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b72:	4b4b      	ldr	r3, [pc, #300]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	4b4a      	ldr	r3, [pc, #296]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001b78:	2101      	movs	r1, #1
 8001b7a:	438a      	bics	r2, r1
 8001b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b7e:	f7ff fa37 	bl	8000ff0 <HAL_GetTick>
 8001b82:	0003      	movs	r3, r0
 8001b84:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b86:	e008      	b.n	8001b9a <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b88:	f7ff fa32 	bl	8000ff0 <HAL_GetTick>
 8001b8c:	0002      	movs	r2, r0
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e291      	b.n	80020be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b9a:	4b41      	ldr	r3, [pc, #260]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2204      	movs	r2, #4
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	d1f1      	bne.n	8001b88 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2210      	movs	r2, #16
 8001baa:	4013      	ands	r3, r2
 8001bac:	d100      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x264>
 8001bae:	e0a1      	b.n	8001cf4 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bb0:	6a3b      	ldr	r3, [r7, #32]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d140      	bne.n	8001c38 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001bb6:	4b3a      	ldr	r3, [pc, #232]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	2380      	movs	r3, #128	@ 0x80
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	d005      	beq.n	8001bce <HAL_RCC_OscConfig+0x282>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	69db      	ldr	r3, [r3, #28]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d101      	bne.n	8001bce <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e277      	b.n	80020be <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bce:	4b34      	ldr	r3, [pc, #208]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	4a3a      	ldr	r2, [pc, #232]	@ (8001cbc <HAL_RCC_OscConfig+0x370>)
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	0019      	movs	r1, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001bdc:	4b30      	ldr	r3, [pc, #192]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001bde:	430a      	orrs	r2, r1
 8001be0:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001be2:	4b2f      	ldr	r3, [pc, #188]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	021b      	lsls	r3, r3, #8
 8001be8:	0a19      	lsrs	r1, r3, #8
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a1b      	ldr	r3, [r3, #32]
 8001bee:	061a      	lsls	r2, r3, #24
 8001bf0:	4b2b      	ldr	r3, [pc, #172]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001bf2:	430a      	orrs	r2, r1
 8001bf4:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bfa:	0b5b      	lsrs	r3, r3, #13
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	2280      	movs	r2, #128	@ 0x80
 8001c00:	0212      	lsls	r2, r2, #8
 8001c02:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001c04:	4b26      	ldr	r3, [pc, #152]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	091b      	lsrs	r3, r3, #4
 8001c0a:	210f      	movs	r1, #15
 8001c0c:	400b      	ands	r3, r1
 8001c0e:	4928      	ldr	r1, [pc, #160]	@ (8001cb0 <HAL_RCC_OscConfig+0x364>)
 8001c10:	5ccb      	ldrb	r3, [r1, r3]
 8001c12:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001c14:	4b27      	ldr	r3, [pc, #156]	@ (8001cb4 <HAL_RCC_OscConfig+0x368>)
 8001c16:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001c18:	4b27      	ldr	r3, [pc, #156]	@ (8001cb8 <HAL_RCC_OscConfig+0x36c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2513      	movs	r5, #19
 8001c1e:	197c      	adds	r4, r7, r5
 8001c20:	0018      	movs	r0, r3
 8001c22:	f7ff f99f 	bl	8000f64 <HAL_InitTick>
 8001c26:	0003      	movs	r3, r0
 8001c28:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001c2a:	197b      	adds	r3, r7, r5
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d060      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8001c32:	197b      	adds	r3, r7, r5
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	e242      	b.n	80020be <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	69db      	ldr	r3, [r3, #28]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d03f      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c40:	4b17      	ldr	r3, [pc, #92]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	4b16      	ldr	r3, [pc, #88]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001c46:	2180      	movs	r1, #128	@ 0x80
 8001c48:	0049      	lsls	r1, r1, #1
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4e:	f7ff f9cf 	bl	8000ff0 <HAL_GetTick>
 8001c52:	0003      	movs	r3, r0
 8001c54:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001c56:	e008      	b.n	8001c6a <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c58:	f7ff f9ca 	bl	8000ff0 <HAL_GetTick>
 8001c5c:	0002      	movs	r2, r0
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d901      	bls.n	8001c6a <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e229      	b.n	80020be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	2380      	movs	r3, #128	@ 0x80
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	4013      	ands	r3, r2
 8001c74:	d0f0      	beq.n	8001c58 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c76:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	4a10      	ldr	r2, [pc, #64]	@ (8001cbc <HAL_RCC_OscConfig+0x370>)
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	0019      	movs	r1, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c84:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001c86:	430a      	orrs	r2, r1
 8001c88:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c8a:	4b05      	ldr	r3, [pc, #20]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	021b      	lsls	r3, r3, #8
 8001c90:	0a19      	lsrs	r1, r3, #8
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a1b      	ldr	r3, [r3, #32]
 8001c96:	061a      	lsls	r2, r3, #24
 8001c98:	4b01      	ldr	r3, [pc, #4]	@ (8001ca0 <HAL_RCC_OscConfig+0x354>)
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	e029      	b.n	8001cf4 <HAL_RCC_OscConfig+0x3a8>
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	fffeffff 	.word	0xfffeffff
 8001ca8:	fffbffff 	.word	0xfffbffff
 8001cac:	ffffe0ff 	.word	0xffffe0ff
 8001cb0:	08003ed0 	.word	0x08003ed0
 8001cb4:	20000000 	.word	0x20000000
 8001cb8:	20000004 	.word	0x20000004
 8001cbc:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001cc0:	4bbd      	ldr	r3, [pc, #756]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	4bbc      	ldr	r3, [pc, #752]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001cc6:	49bd      	ldr	r1, [pc, #756]	@ (8001fbc <HAL_RCC_OscConfig+0x670>)
 8001cc8:	400a      	ands	r2, r1
 8001cca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ccc:	f7ff f990 	bl	8000ff0 <HAL_GetTick>
 8001cd0:	0003      	movs	r3, r0
 8001cd2:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001cd4:	e008      	b.n	8001ce8 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001cd6:	f7ff f98b 	bl	8000ff0 <HAL_GetTick>
 8001cda:	0002      	movs	r2, r0
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d901      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e1ea      	b.n	80020be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001ce8:	4bb3      	ldr	r3, [pc, #716]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	2380      	movs	r3, #128	@ 0x80
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	d1f0      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2208      	movs	r2, #8
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d036      	beq.n	8001d6c <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	695b      	ldr	r3, [r3, #20]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d019      	beq.n	8001d3a <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d06:	4bac      	ldr	r3, [pc, #688]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001d08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001d0a:	4bab      	ldr	r3, [pc, #684]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001d0c:	2101      	movs	r1, #1
 8001d0e:	430a      	orrs	r2, r1
 8001d10:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d12:	f7ff f96d 	bl	8000ff0 <HAL_GetTick>
 8001d16:	0003      	movs	r3, r0
 8001d18:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d1c:	f7ff f968 	bl	8000ff0 <HAL_GetTick>
 8001d20:	0002      	movs	r2, r0
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e1c7      	b.n	80020be <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001d2e:	4ba2      	ldr	r3, [pc, #648]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001d30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d32:	2202      	movs	r2, #2
 8001d34:	4013      	ands	r3, r2
 8001d36:	d0f1      	beq.n	8001d1c <HAL_RCC_OscConfig+0x3d0>
 8001d38:	e018      	b.n	8001d6c <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d3a:	4b9f      	ldr	r3, [pc, #636]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001d3c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001d3e:	4b9e      	ldr	r3, [pc, #632]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001d40:	2101      	movs	r1, #1
 8001d42:	438a      	bics	r2, r1
 8001d44:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d46:	f7ff f953 	bl	8000ff0 <HAL_GetTick>
 8001d4a:	0003      	movs	r3, r0
 8001d4c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001d4e:	e008      	b.n	8001d62 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d50:	f7ff f94e 	bl	8000ff0 <HAL_GetTick>
 8001d54:	0002      	movs	r2, r0
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d901      	bls.n	8001d62 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e1ad      	b.n	80020be <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001d62:	4b95      	ldr	r3, [pc, #596]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001d64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d66:	2202      	movs	r2, #2
 8001d68:	4013      	ands	r3, r2
 8001d6a:	d1f1      	bne.n	8001d50 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2204      	movs	r2, #4
 8001d72:	4013      	ands	r3, r2
 8001d74:	d100      	bne.n	8001d78 <HAL_RCC_OscConfig+0x42c>
 8001d76:	e0ae      	b.n	8001ed6 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d78:	2027      	movs	r0, #39	@ 0x27
 8001d7a:	183b      	adds	r3, r7, r0
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d80:	4b8d      	ldr	r3, [pc, #564]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001d82:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001d84:	2380      	movs	r3, #128	@ 0x80
 8001d86:	055b      	lsls	r3, r3, #21
 8001d88:	4013      	ands	r3, r2
 8001d8a:	d109      	bne.n	8001da0 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d8c:	4b8a      	ldr	r3, [pc, #552]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001d8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001d90:	4b89      	ldr	r3, [pc, #548]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001d92:	2180      	movs	r1, #128	@ 0x80
 8001d94:	0549      	lsls	r1, r1, #21
 8001d96:	430a      	orrs	r2, r1
 8001d98:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001d9a:	183b      	adds	r3, r7, r0
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da0:	4b87      	ldr	r3, [pc, #540]	@ (8001fc0 <HAL_RCC_OscConfig+0x674>)
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	2380      	movs	r3, #128	@ 0x80
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	4013      	ands	r3, r2
 8001daa:	d11a      	bne.n	8001de2 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dac:	4b84      	ldr	r3, [pc, #528]	@ (8001fc0 <HAL_RCC_OscConfig+0x674>)
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	4b83      	ldr	r3, [pc, #524]	@ (8001fc0 <HAL_RCC_OscConfig+0x674>)
 8001db2:	2180      	movs	r1, #128	@ 0x80
 8001db4:	0049      	lsls	r1, r1, #1
 8001db6:	430a      	orrs	r2, r1
 8001db8:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dba:	f7ff f919 	bl	8000ff0 <HAL_GetTick>
 8001dbe:	0003      	movs	r3, r0
 8001dc0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dc2:	e008      	b.n	8001dd6 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dc4:	f7ff f914 	bl	8000ff0 <HAL_GetTick>
 8001dc8:	0002      	movs	r2, r0
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	2b64      	cmp	r3, #100	@ 0x64
 8001dd0:	d901      	bls.n	8001dd6 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e173      	b.n	80020be <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd6:	4b7a      	ldr	r3, [pc, #488]	@ (8001fc0 <HAL_RCC_OscConfig+0x674>)
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	2380      	movs	r3, #128	@ 0x80
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	4013      	ands	r3, r2
 8001de0:	d0f0      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	689a      	ldr	r2, [r3, #8]
 8001de6:	2380      	movs	r3, #128	@ 0x80
 8001de8:	005b      	lsls	r3, r3, #1
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d107      	bne.n	8001dfe <HAL_RCC_OscConfig+0x4b2>
 8001dee:	4b72      	ldr	r3, [pc, #456]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001df0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001df2:	4b71      	ldr	r3, [pc, #452]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001df4:	2180      	movs	r1, #128	@ 0x80
 8001df6:	0049      	lsls	r1, r1, #1
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	651a      	str	r2, [r3, #80]	@ 0x50
 8001dfc:	e031      	b.n	8001e62 <HAL_RCC_OscConfig+0x516>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d10c      	bne.n	8001e20 <HAL_RCC_OscConfig+0x4d4>
 8001e06:	4b6c      	ldr	r3, [pc, #432]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001e08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e0a:	4b6b      	ldr	r3, [pc, #428]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001e0c:	496b      	ldr	r1, [pc, #428]	@ (8001fbc <HAL_RCC_OscConfig+0x670>)
 8001e0e:	400a      	ands	r2, r1
 8001e10:	651a      	str	r2, [r3, #80]	@ 0x50
 8001e12:	4b69      	ldr	r3, [pc, #420]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001e14:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e16:	4b68      	ldr	r3, [pc, #416]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001e18:	496a      	ldr	r1, [pc, #424]	@ (8001fc4 <HAL_RCC_OscConfig+0x678>)
 8001e1a:	400a      	ands	r2, r1
 8001e1c:	651a      	str	r2, [r3, #80]	@ 0x50
 8001e1e:	e020      	b.n	8001e62 <HAL_RCC_OscConfig+0x516>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689a      	ldr	r2, [r3, #8]
 8001e24:	23a0      	movs	r3, #160	@ 0xa0
 8001e26:	00db      	lsls	r3, r3, #3
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d10e      	bne.n	8001e4a <HAL_RCC_OscConfig+0x4fe>
 8001e2c:	4b62      	ldr	r3, [pc, #392]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001e2e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e30:	4b61      	ldr	r3, [pc, #388]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001e32:	2180      	movs	r1, #128	@ 0x80
 8001e34:	00c9      	lsls	r1, r1, #3
 8001e36:	430a      	orrs	r2, r1
 8001e38:	651a      	str	r2, [r3, #80]	@ 0x50
 8001e3a:	4b5f      	ldr	r3, [pc, #380]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001e3c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e3e:	4b5e      	ldr	r3, [pc, #376]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001e40:	2180      	movs	r1, #128	@ 0x80
 8001e42:	0049      	lsls	r1, r1, #1
 8001e44:	430a      	orrs	r2, r1
 8001e46:	651a      	str	r2, [r3, #80]	@ 0x50
 8001e48:	e00b      	b.n	8001e62 <HAL_RCC_OscConfig+0x516>
 8001e4a:	4b5b      	ldr	r3, [pc, #364]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001e4c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e4e:	4b5a      	ldr	r3, [pc, #360]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001e50:	495a      	ldr	r1, [pc, #360]	@ (8001fbc <HAL_RCC_OscConfig+0x670>)
 8001e52:	400a      	ands	r2, r1
 8001e54:	651a      	str	r2, [r3, #80]	@ 0x50
 8001e56:	4b58      	ldr	r3, [pc, #352]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001e58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e5a:	4b57      	ldr	r3, [pc, #348]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001e5c:	4959      	ldr	r1, [pc, #356]	@ (8001fc4 <HAL_RCC_OscConfig+0x678>)
 8001e5e:	400a      	ands	r2, r1
 8001e60:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d015      	beq.n	8001e96 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e6a:	f7ff f8c1 	bl	8000ff0 <HAL_GetTick>
 8001e6e:	0003      	movs	r3, r0
 8001e70:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e72:	e009      	b.n	8001e88 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e74:	f7ff f8bc 	bl	8000ff0 <HAL_GetTick>
 8001e78:	0002      	movs	r2, r0
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	4a52      	ldr	r2, [pc, #328]	@ (8001fc8 <HAL_RCC_OscConfig+0x67c>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d901      	bls.n	8001e88 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8001e84:	2303      	movs	r3, #3
 8001e86:	e11a      	b.n	80020be <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e88:	4b4b      	ldr	r3, [pc, #300]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001e8a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e8c:	2380      	movs	r3, #128	@ 0x80
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4013      	ands	r3, r2
 8001e92:	d0ef      	beq.n	8001e74 <HAL_RCC_OscConfig+0x528>
 8001e94:	e014      	b.n	8001ec0 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e96:	f7ff f8ab 	bl	8000ff0 <HAL_GetTick>
 8001e9a:	0003      	movs	r3, r0
 8001e9c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e9e:	e009      	b.n	8001eb4 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ea0:	f7ff f8a6 	bl	8000ff0 <HAL_GetTick>
 8001ea4:	0002      	movs	r2, r0
 8001ea6:	69bb      	ldr	r3, [r7, #24]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	4a47      	ldr	r2, [pc, #284]	@ (8001fc8 <HAL_RCC_OscConfig+0x67c>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d901      	bls.n	8001eb4 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e104      	b.n	80020be <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001eb4:	4b40      	ldr	r3, [pc, #256]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001eb6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001eb8:	2380      	movs	r3, #128	@ 0x80
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d1ef      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ec0:	2327      	movs	r3, #39	@ 0x27
 8001ec2:	18fb      	adds	r3, r7, r3
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d105      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eca:	4b3b      	ldr	r3, [pc, #236]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001ecc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ece:	4b3a      	ldr	r3, [pc, #232]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001ed0:	493e      	ldr	r1, [pc, #248]	@ (8001fcc <HAL_RCC_OscConfig+0x680>)
 8001ed2:	400a      	ands	r2, r1
 8001ed4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	2220      	movs	r2, #32
 8001edc:	4013      	ands	r3, r2
 8001ede:	d049      	beq.n	8001f74 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d026      	beq.n	8001f36 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001ee8:	4b33      	ldr	r3, [pc, #204]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001eea:	689a      	ldr	r2, [r3, #8]
 8001eec:	4b32      	ldr	r3, [pc, #200]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001eee:	2101      	movs	r1, #1
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	4b30      	ldr	r3, [pc, #192]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001ef6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ef8:	4b2f      	ldr	r3, [pc, #188]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001efa:	2101      	movs	r1, #1
 8001efc:	430a      	orrs	r2, r1
 8001efe:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f00:	4b33      	ldr	r3, [pc, #204]	@ (8001fd0 <HAL_RCC_OscConfig+0x684>)
 8001f02:	6a1a      	ldr	r2, [r3, #32]
 8001f04:	4b32      	ldr	r3, [pc, #200]	@ (8001fd0 <HAL_RCC_OscConfig+0x684>)
 8001f06:	2180      	movs	r1, #128	@ 0x80
 8001f08:	0189      	lsls	r1, r1, #6
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f0e:	f7ff f86f 	bl	8000ff0 <HAL_GetTick>
 8001f12:	0003      	movs	r3, r0
 8001f14:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001f16:	e008      	b.n	8001f2a <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f18:	f7ff f86a 	bl	8000ff0 <HAL_GetTick>
 8001f1c:	0002      	movs	r2, r0
 8001f1e:	69bb      	ldr	r3, [r7, #24]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d901      	bls.n	8001f2a <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e0c9      	b.n	80020be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001f2a:	4b23      	ldr	r3, [pc, #140]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	2202      	movs	r2, #2
 8001f30:	4013      	ands	r3, r2
 8001f32:	d0f1      	beq.n	8001f18 <HAL_RCC_OscConfig+0x5cc>
 8001f34:	e01e      	b.n	8001f74 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001f36:	4b20      	ldr	r3, [pc, #128]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001f38:	689a      	ldr	r2, [r3, #8]
 8001f3a:	4b1f      	ldr	r3, [pc, #124]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001f3c:	2101      	movs	r1, #1
 8001f3e:	438a      	bics	r2, r1
 8001f40:	609a      	str	r2, [r3, #8]
 8001f42:	4b23      	ldr	r3, [pc, #140]	@ (8001fd0 <HAL_RCC_OscConfig+0x684>)
 8001f44:	6a1a      	ldr	r2, [r3, #32]
 8001f46:	4b22      	ldr	r3, [pc, #136]	@ (8001fd0 <HAL_RCC_OscConfig+0x684>)
 8001f48:	4922      	ldr	r1, [pc, #136]	@ (8001fd4 <HAL_RCC_OscConfig+0x688>)
 8001f4a:	400a      	ands	r2, r1
 8001f4c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4e:	f7ff f84f 	bl	8000ff0 <HAL_GetTick>
 8001f52:	0003      	movs	r3, r0
 8001f54:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001f56:	e008      	b.n	8001f6a <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f58:	f7ff f84a 	bl	8000ff0 <HAL_GetTick>
 8001f5c:	0002      	movs	r2, r0
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d901      	bls.n	8001f6a <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e0a9      	b.n	80020be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001f6a:	4b13      	ldr	r3, [pc, #76]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	2202      	movs	r2, #2
 8001f70:	4013      	ands	r3, r2
 8001f72:	d1f1      	bne.n	8001f58 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d100      	bne.n	8001f7e <HAL_RCC_OscConfig+0x632>
 8001f7c:	e09e      	b.n	80020bc <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f7e:	6a3b      	ldr	r3, [r7, #32]
 8001f80:	2b0c      	cmp	r3, #12
 8001f82:	d100      	bne.n	8001f86 <HAL_RCC_OscConfig+0x63a>
 8001f84:	e077      	b.n	8002076 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d158      	bne.n	8002040 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	4b09      	ldr	r3, [pc, #36]	@ (8001fb8 <HAL_RCC_OscConfig+0x66c>)
 8001f94:	4910      	ldr	r1, [pc, #64]	@ (8001fd8 <HAL_RCC_OscConfig+0x68c>)
 8001f96:	400a      	ands	r2, r1
 8001f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f9a:	f7ff f829 	bl	8000ff0 <HAL_GetTick>
 8001f9e:	0003      	movs	r3, r0
 8001fa0:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001fa2:	e01b      	b.n	8001fdc <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fa4:	f7ff f824 	bl	8000ff0 <HAL_GetTick>
 8001fa8:	0002      	movs	r2, r0
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d914      	bls.n	8001fdc <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e083      	b.n	80020be <HAL_RCC_OscConfig+0x772>
 8001fb6:	46c0      	nop			@ (mov r8, r8)
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	fffffeff 	.word	0xfffffeff
 8001fc0:	40007000 	.word	0x40007000
 8001fc4:	fffffbff 	.word	0xfffffbff
 8001fc8:	00001388 	.word	0x00001388
 8001fcc:	efffffff 	.word	0xefffffff
 8001fd0:	40010000 	.word	0x40010000
 8001fd4:	ffffdfff 	.word	0xffffdfff
 8001fd8:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001fdc:	4b3a      	ldr	r3, [pc, #232]	@ (80020c8 <HAL_RCC_OscConfig+0x77c>)
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	2380      	movs	r3, #128	@ 0x80
 8001fe2:	049b      	lsls	r3, r3, #18
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	d1dd      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fe8:	4b37      	ldr	r3, [pc, #220]	@ (80020c8 <HAL_RCC_OscConfig+0x77c>)
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	4a37      	ldr	r2, [pc, #220]	@ (80020cc <HAL_RCC_OscConfig+0x780>)
 8001fee:	4013      	ands	r3, r2
 8001ff0:	0019      	movs	r1, r3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffa:	431a      	orrs	r2, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002000:	431a      	orrs	r2, r3
 8002002:	4b31      	ldr	r3, [pc, #196]	@ (80020c8 <HAL_RCC_OscConfig+0x77c>)
 8002004:	430a      	orrs	r2, r1
 8002006:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002008:	4b2f      	ldr	r3, [pc, #188]	@ (80020c8 <HAL_RCC_OscConfig+0x77c>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	4b2e      	ldr	r3, [pc, #184]	@ (80020c8 <HAL_RCC_OscConfig+0x77c>)
 800200e:	2180      	movs	r1, #128	@ 0x80
 8002010:	0449      	lsls	r1, r1, #17
 8002012:	430a      	orrs	r2, r1
 8002014:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002016:	f7fe ffeb 	bl	8000ff0 <HAL_GetTick>
 800201a:	0003      	movs	r3, r0
 800201c:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800201e:	e008      	b.n	8002032 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002020:	f7fe ffe6 	bl	8000ff0 <HAL_GetTick>
 8002024:	0002      	movs	r2, r0
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	2b02      	cmp	r3, #2
 800202c:	d901      	bls.n	8002032 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 800202e:	2303      	movs	r3, #3
 8002030:	e045      	b.n	80020be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002032:	4b25      	ldr	r3, [pc, #148]	@ (80020c8 <HAL_RCC_OscConfig+0x77c>)
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	2380      	movs	r3, #128	@ 0x80
 8002038:	049b      	lsls	r3, r3, #18
 800203a:	4013      	ands	r3, r2
 800203c:	d0f0      	beq.n	8002020 <HAL_RCC_OscConfig+0x6d4>
 800203e:	e03d      	b.n	80020bc <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002040:	4b21      	ldr	r3, [pc, #132]	@ (80020c8 <HAL_RCC_OscConfig+0x77c>)
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	4b20      	ldr	r3, [pc, #128]	@ (80020c8 <HAL_RCC_OscConfig+0x77c>)
 8002046:	4922      	ldr	r1, [pc, #136]	@ (80020d0 <HAL_RCC_OscConfig+0x784>)
 8002048:	400a      	ands	r2, r1
 800204a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204c:	f7fe ffd0 	bl	8000ff0 <HAL_GetTick>
 8002050:	0003      	movs	r3, r0
 8002052:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002054:	e008      	b.n	8002068 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002056:	f7fe ffcb 	bl	8000ff0 <HAL_GetTick>
 800205a:	0002      	movs	r2, r0
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d901      	bls.n	8002068 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e02a      	b.n	80020be <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002068:	4b17      	ldr	r3, [pc, #92]	@ (80020c8 <HAL_RCC_OscConfig+0x77c>)
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	2380      	movs	r3, #128	@ 0x80
 800206e:	049b      	lsls	r3, r3, #18
 8002070:	4013      	ands	r3, r2
 8002072:	d1f0      	bne.n	8002056 <HAL_RCC_OscConfig+0x70a>
 8002074:	e022      	b.n	80020bc <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800207a:	2b01      	cmp	r3, #1
 800207c:	d101      	bne.n	8002082 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e01d      	b.n	80020be <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002082:	4b11      	ldr	r3, [pc, #68]	@ (80020c8 <HAL_RCC_OscConfig+0x77c>)
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002088:	69fa      	ldr	r2, [r7, #28]
 800208a:	2380      	movs	r3, #128	@ 0x80
 800208c:	025b      	lsls	r3, r3, #9
 800208e:	401a      	ands	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002094:	429a      	cmp	r2, r3
 8002096:	d10f      	bne.n	80020b8 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002098:	69fa      	ldr	r2, [r7, #28]
 800209a:	23f0      	movs	r3, #240	@ 0xf0
 800209c:	039b      	lsls	r3, r3, #14
 800209e:	401a      	ands	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d107      	bne.n	80020b8 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80020a8:	69fa      	ldr	r2, [r7, #28]
 80020aa:	23c0      	movs	r3, #192	@ 0xc0
 80020ac:	041b      	lsls	r3, r3, #16
 80020ae:	401a      	ands	r2, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d001      	beq.n	80020bc <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e000      	b.n	80020be <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 80020bc:	2300      	movs	r3, #0
}
 80020be:	0018      	movs	r0, r3
 80020c0:	46bd      	mov	sp, r7
 80020c2:	b00a      	add	sp, #40	@ 0x28
 80020c4:	bdb0      	pop	{r4, r5, r7, pc}
 80020c6:	46c0      	nop			@ (mov r8, r8)
 80020c8:	40021000 	.word	0x40021000
 80020cc:	ff02ffff 	.word	0xff02ffff
 80020d0:	feffffff 	.word	0xfeffffff

080020d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020d4:	b5b0      	push	{r4, r5, r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d101      	bne.n	80020e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e128      	b.n	800233a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020e8:	4b96      	ldr	r3, [pc, #600]	@ (8002344 <HAL_RCC_ClockConfig+0x270>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2201      	movs	r2, #1
 80020ee:	4013      	ands	r3, r2
 80020f0:	683a      	ldr	r2, [r7, #0]
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d91e      	bls.n	8002134 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020f6:	4b93      	ldr	r3, [pc, #588]	@ (8002344 <HAL_RCC_ClockConfig+0x270>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	2201      	movs	r2, #1
 80020fc:	4393      	bics	r3, r2
 80020fe:	0019      	movs	r1, r3
 8002100:	4b90      	ldr	r3, [pc, #576]	@ (8002344 <HAL_RCC_ClockConfig+0x270>)
 8002102:	683a      	ldr	r2, [r7, #0]
 8002104:	430a      	orrs	r2, r1
 8002106:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002108:	f7fe ff72 	bl	8000ff0 <HAL_GetTick>
 800210c:	0003      	movs	r3, r0
 800210e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002110:	e009      	b.n	8002126 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002112:	f7fe ff6d 	bl	8000ff0 <HAL_GetTick>
 8002116:	0002      	movs	r2, r0
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	4a8a      	ldr	r2, [pc, #552]	@ (8002348 <HAL_RCC_ClockConfig+0x274>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e109      	b.n	800233a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002126:	4b87      	ldr	r3, [pc, #540]	@ (8002344 <HAL_RCC_ClockConfig+0x270>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2201      	movs	r2, #1
 800212c:	4013      	ands	r3, r2
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	429a      	cmp	r2, r3
 8002132:	d1ee      	bne.n	8002112 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2202      	movs	r2, #2
 800213a:	4013      	ands	r3, r2
 800213c:	d009      	beq.n	8002152 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800213e:	4b83      	ldr	r3, [pc, #524]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	22f0      	movs	r2, #240	@ 0xf0
 8002144:	4393      	bics	r3, r2
 8002146:	0019      	movs	r1, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	689a      	ldr	r2, [r3, #8]
 800214c:	4b7f      	ldr	r3, [pc, #508]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 800214e:	430a      	orrs	r2, r1
 8002150:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2201      	movs	r2, #1
 8002158:	4013      	ands	r3, r2
 800215a:	d100      	bne.n	800215e <HAL_RCC_ClockConfig+0x8a>
 800215c:	e089      	b.n	8002272 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	2b02      	cmp	r3, #2
 8002164:	d107      	bne.n	8002176 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002166:	4b79      	ldr	r3, [pc, #484]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	2380      	movs	r3, #128	@ 0x80
 800216c:	029b      	lsls	r3, r3, #10
 800216e:	4013      	ands	r3, r2
 8002170:	d120      	bne.n	80021b4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e0e1      	b.n	800233a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	2b03      	cmp	r3, #3
 800217c:	d107      	bne.n	800218e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800217e:	4b73      	ldr	r3, [pc, #460]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	2380      	movs	r3, #128	@ 0x80
 8002184:	049b      	lsls	r3, r3, #18
 8002186:	4013      	ands	r3, r2
 8002188:	d114      	bne.n	80021b4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e0d5      	b.n	800233a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d106      	bne.n	80021a4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002196:	4b6d      	ldr	r3, [pc, #436]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2204      	movs	r2, #4
 800219c:	4013      	ands	r3, r2
 800219e:	d109      	bne.n	80021b4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e0ca      	b.n	800233a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80021a4:	4b69      	ldr	r3, [pc, #420]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	2380      	movs	r3, #128	@ 0x80
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	4013      	ands	r3, r2
 80021ae:	d101      	bne.n	80021b4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e0c2      	b.n	800233a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021b4:	4b65      	ldr	r3, [pc, #404]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	2203      	movs	r2, #3
 80021ba:	4393      	bics	r3, r2
 80021bc:	0019      	movs	r1, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685a      	ldr	r2, [r3, #4]
 80021c2:	4b62      	ldr	r3, [pc, #392]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 80021c4:	430a      	orrs	r2, r1
 80021c6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021c8:	f7fe ff12 	bl	8000ff0 <HAL_GetTick>
 80021cc:	0003      	movs	r3, r0
 80021ce:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	2b02      	cmp	r3, #2
 80021d6:	d111      	bne.n	80021fc <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80021d8:	e009      	b.n	80021ee <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021da:	f7fe ff09 	bl	8000ff0 <HAL_GetTick>
 80021de:	0002      	movs	r2, r0
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	4a58      	ldr	r2, [pc, #352]	@ (8002348 <HAL_RCC_ClockConfig+0x274>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e0a5      	b.n	800233a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80021ee:	4b57      	ldr	r3, [pc, #348]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	220c      	movs	r2, #12
 80021f4:	4013      	ands	r3, r2
 80021f6:	2b08      	cmp	r3, #8
 80021f8:	d1ef      	bne.n	80021da <HAL_RCC_ClockConfig+0x106>
 80021fa:	e03a      	b.n	8002272 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	2b03      	cmp	r3, #3
 8002202:	d111      	bne.n	8002228 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002204:	e009      	b.n	800221a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002206:	f7fe fef3 	bl	8000ff0 <HAL_GetTick>
 800220a:	0002      	movs	r2, r0
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	4a4d      	ldr	r2, [pc, #308]	@ (8002348 <HAL_RCC_ClockConfig+0x274>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d901      	bls.n	800221a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e08f      	b.n	800233a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800221a:	4b4c      	ldr	r3, [pc, #304]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	220c      	movs	r2, #12
 8002220:	4013      	ands	r3, r2
 8002222:	2b0c      	cmp	r3, #12
 8002224:	d1ef      	bne.n	8002206 <HAL_RCC_ClockConfig+0x132>
 8002226:	e024      	b.n	8002272 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	2b01      	cmp	r3, #1
 800222e:	d11b      	bne.n	8002268 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002230:	e009      	b.n	8002246 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002232:	f7fe fedd 	bl	8000ff0 <HAL_GetTick>
 8002236:	0002      	movs	r2, r0
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	4a42      	ldr	r2, [pc, #264]	@ (8002348 <HAL_RCC_ClockConfig+0x274>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d901      	bls.n	8002246 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e079      	b.n	800233a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002246:	4b41      	ldr	r3, [pc, #260]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	220c      	movs	r2, #12
 800224c:	4013      	ands	r3, r2
 800224e:	2b04      	cmp	r3, #4
 8002250:	d1ef      	bne.n	8002232 <HAL_RCC_ClockConfig+0x15e>
 8002252:	e00e      	b.n	8002272 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002254:	f7fe fecc 	bl	8000ff0 <HAL_GetTick>
 8002258:	0002      	movs	r2, r0
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	4a3a      	ldr	r2, [pc, #232]	@ (8002348 <HAL_RCC_ClockConfig+0x274>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d901      	bls.n	8002268 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002264:	2303      	movs	r3, #3
 8002266:	e068      	b.n	800233a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002268:	4b38      	ldr	r3, [pc, #224]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	220c      	movs	r2, #12
 800226e:	4013      	ands	r3, r2
 8002270:	d1f0      	bne.n	8002254 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002272:	4b34      	ldr	r3, [pc, #208]	@ (8002344 <HAL_RCC_ClockConfig+0x270>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2201      	movs	r2, #1
 8002278:	4013      	ands	r3, r2
 800227a:	683a      	ldr	r2, [r7, #0]
 800227c:	429a      	cmp	r2, r3
 800227e:	d21e      	bcs.n	80022be <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002280:	4b30      	ldr	r3, [pc, #192]	@ (8002344 <HAL_RCC_ClockConfig+0x270>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2201      	movs	r2, #1
 8002286:	4393      	bics	r3, r2
 8002288:	0019      	movs	r1, r3
 800228a:	4b2e      	ldr	r3, [pc, #184]	@ (8002344 <HAL_RCC_ClockConfig+0x270>)
 800228c:	683a      	ldr	r2, [r7, #0]
 800228e:	430a      	orrs	r2, r1
 8002290:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002292:	f7fe fead 	bl	8000ff0 <HAL_GetTick>
 8002296:	0003      	movs	r3, r0
 8002298:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800229a:	e009      	b.n	80022b0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800229c:	f7fe fea8 	bl	8000ff0 <HAL_GetTick>
 80022a0:	0002      	movs	r2, r0
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	4a28      	ldr	r2, [pc, #160]	@ (8002348 <HAL_RCC_ClockConfig+0x274>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d901      	bls.n	80022b0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80022ac:	2303      	movs	r3, #3
 80022ae:	e044      	b.n	800233a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022b0:	4b24      	ldr	r3, [pc, #144]	@ (8002344 <HAL_RCC_ClockConfig+0x270>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2201      	movs	r2, #1
 80022b6:	4013      	ands	r3, r2
 80022b8:	683a      	ldr	r2, [r7, #0]
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d1ee      	bne.n	800229c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	2204      	movs	r2, #4
 80022c4:	4013      	ands	r3, r2
 80022c6:	d009      	beq.n	80022dc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022c8:	4b20      	ldr	r3, [pc, #128]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	4a20      	ldr	r2, [pc, #128]	@ (8002350 <HAL_RCC_ClockConfig+0x27c>)
 80022ce:	4013      	ands	r3, r2
 80022d0:	0019      	movs	r1, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	68da      	ldr	r2, [r3, #12]
 80022d6:	4b1d      	ldr	r3, [pc, #116]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 80022d8:	430a      	orrs	r2, r1
 80022da:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2208      	movs	r2, #8
 80022e2:	4013      	ands	r3, r2
 80022e4:	d00a      	beq.n	80022fc <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80022e6:	4b19      	ldr	r3, [pc, #100]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 80022e8:	68db      	ldr	r3, [r3, #12]
 80022ea:	4a1a      	ldr	r2, [pc, #104]	@ (8002354 <HAL_RCC_ClockConfig+0x280>)
 80022ec:	4013      	ands	r3, r2
 80022ee:	0019      	movs	r1, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	691b      	ldr	r3, [r3, #16]
 80022f4:	00da      	lsls	r2, r3, #3
 80022f6:	4b15      	ldr	r3, [pc, #84]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 80022f8:	430a      	orrs	r2, r1
 80022fa:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80022fc:	f000 f832 	bl	8002364 <HAL_RCC_GetSysClockFreq>
 8002300:	0001      	movs	r1, r0
 8002302:	4b12      	ldr	r3, [pc, #72]	@ (800234c <HAL_RCC_ClockConfig+0x278>)
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	091b      	lsrs	r3, r3, #4
 8002308:	220f      	movs	r2, #15
 800230a:	4013      	ands	r3, r2
 800230c:	4a12      	ldr	r2, [pc, #72]	@ (8002358 <HAL_RCC_ClockConfig+0x284>)
 800230e:	5cd3      	ldrb	r3, [r2, r3]
 8002310:	000a      	movs	r2, r1
 8002312:	40da      	lsrs	r2, r3
 8002314:	4b11      	ldr	r3, [pc, #68]	@ (800235c <HAL_RCC_ClockConfig+0x288>)
 8002316:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002318:	4b11      	ldr	r3, [pc, #68]	@ (8002360 <HAL_RCC_ClockConfig+0x28c>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	250b      	movs	r5, #11
 800231e:	197c      	adds	r4, r7, r5
 8002320:	0018      	movs	r0, r3
 8002322:	f7fe fe1f 	bl	8000f64 <HAL_InitTick>
 8002326:	0003      	movs	r3, r0
 8002328:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800232a:	197b      	adds	r3, r7, r5
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d002      	beq.n	8002338 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002332:	197b      	adds	r3, r7, r5
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	e000      	b.n	800233a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002338:	2300      	movs	r3, #0
}
 800233a:	0018      	movs	r0, r3
 800233c:	46bd      	mov	sp, r7
 800233e:	b004      	add	sp, #16
 8002340:	bdb0      	pop	{r4, r5, r7, pc}
 8002342:	46c0      	nop			@ (mov r8, r8)
 8002344:	40022000 	.word	0x40022000
 8002348:	00001388 	.word	0x00001388
 800234c:	40021000 	.word	0x40021000
 8002350:	fffff8ff 	.word	0xfffff8ff
 8002354:	ffffc7ff 	.word	0xffffc7ff
 8002358:	08003ed0 	.word	0x08003ed0
 800235c:	20000000 	.word	0x20000000
 8002360:	20000004 	.word	0x20000004

08002364 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800236a:	4b3c      	ldr	r3, [pc, #240]	@ (800245c <HAL_RCC_GetSysClockFreq+0xf8>)
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	220c      	movs	r2, #12
 8002374:	4013      	ands	r3, r2
 8002376:	2b0c      	cmp	r3, #12
 8002378:	d013      	beq.n	80023a2 <HAL_RCC_GetSysClockFreq+0x3e>
 800237a:	d85c      	bhi.n	8002436 <HAL_RCC_GetSysClockFreq+0xd2>
 800237c:	2b04      	cmp	r3, #4
 800237e:	d002      	beq.n	8002386 <HAL_RCC_GetSysClockFreq+0x22>
 8002380:	2b08      	cmp	r3, #8
 8002382:	d00b      	beq.n	800239c <HAL_RCC_GetSysClockFreq+0x38>
 8002384:	e057      	b.n	8002436 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002386:	4b35      	ldr	r3, [pc, #212]	@ (800245c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2210      	movs	r2, #16
 800238c:	4013      	ands	r3, r2
 800238e:	d002      	beq.n	8002396 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002390:	4b33      	ldr	r3, [pc, #204]	@ (8002460 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002392:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002394:	e05d      	b.n	8002452 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8002396:	4b33      	ldr	r3, [pc, #204]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x100>)
 8002398:	613b      	str	r3, [r7, #16]
      break;
 800239a:	e05a      	b.n	8002452 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800239c:	4b32      	ldr	r3, [pc, #200]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x104>)
 800239e:	613b      	str	r3, [r7, #16]
      break;
 80023a0:	e057      	b.n	8002452 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	0c9b      	lsrs	r3, r3, #18
 80023a6:	220f      	movs	r2, #15
 80023a8:	4013      	ands	r3, r2
 80023aa:	4a30      	ldr	r2, [pc, #192]	@ (800246c <HAL_RCC_GetSysClockFreq+0x108>)
 80023ac:	5cd3      	ldrb	r3, [r2, r3]
 80023ae:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	0d9b      	lsrs	r3, r3, #22
 80023b4:	2203      	movs	r2, #3
 80023b6:	4013      	ands	r3, r2
 80023b8:	3301      	adds	r3, #1
 80023ba:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023bc:	4b27      	ldr	r3, [pc, #156]	@ (800245c <HAL_RCC_GetSysClockFreq+0xf8>)
 80023be:	68da      	ldr	r2, [r3, #12]
 80023c0:	2380      	movs	r3, #128	@ 0x80
 80023c2:	025b      	lsls	r3, r3, #9
 80023c4:	4013      	ands	r3, r2
 80023c6:	d00f      	beq.n	80023e8 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80023c8:	68b9      	ldr	r1, [r7, #8]
 80023ca:	000a      	movs	r2, r1
 80023cc:	0152      	lsls	r2, r2, #5
 80023ce:	1a52      	subs	r2, r2, r1
 80023d0:	0193      	lsls	r3, r2, #6
 80023d2:	1a9b      	subs	r3, r3, r2
 80023d4:	00db      	lsls	r3, r3, #3
 80023d6:	185b      	adds	r3, r3, r1
 80023d8:	025b      	lsls	r3, r3, #9
 80023da:	6879      	ldr	r1, [r7, #4]
 80023dc:	0018      	movs	r0, r3
 80023de:	f7fd fe93 	bl	8000108 <__udivsi3>
 80023e2:	0003      	movs	r3, r0
 80023e4:	617b      	str	r3, [r7, #20]
 80023e6:	e023      	b.n	8002430 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80023e8:	4b1c      	ldr	r3, [pc, #112]	@ (800245c <HAL_RCC_GetSysClockFreq+0xf8>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2210      	movs	r2, #16
 80023ee:	4013      	ands	r3, r2
 80023f0:	d00f      	beq.n	8002412 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80023f2:	68b9      	ldr	r1, [r7, #8]
 80023f4:	000a      	movs	r2, r1
 80023f6:	0152      	lsls	r2, r2, #5
 80023f8:	1a52      	subs	r2, r2, r1
 80023fa:	0193      	lsls	r3, r2, #6
 80023fc:	1a9b      	subs	r3, r3, r2
 80023fe:	00db      	lsls	r3, r3, #3
 8002400:	185b      	adds	r3, r3, r1
 8002402:	021b      	lsls	r3, r3, #8
 8002404:	6879      	ldr	r1, [r7, #4]
 8002406:	0018      	movs	r0, r3
 8002408:	f7fd fe7e 	bl	8000108 <__udivsi3>
 800240c:	0003      	movs	r3, r0
 800240e:	617b      	str	r3, [r7, #20]
 8002410:	e00e      	b.n	8002430 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8002412:	68b9      	ldr	r1, [r7, #8]
 8002414:	000a      	movs	r2, r1
 8002416:	0152      	lsls	r2, r2, #5
 8002418:	1a52      	subs	r2, r2, r1
 800241a:	0193      	lsls	r3, r2, #6
 800241c:	1a9b      	subs	r3, r3, r2
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	185b      	adds	r3, r3, r1
 8002422:	029b      	lsls	r3, r3, #10
 8002424:	6879      	ldr	r1, [r7, #4]
 8002426:	0018      	movs	r0, r3
 8002428:	f7fd fe6e 	bl	8000108 <__udivsi3>
 800242c:	0003      	movs	r3, r0
 800242e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	613b      	str	r3, [r7, #16]
      break;
 8002434:	e00d      	b.n	8002452 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002436:	4b09      	ldr	r3, [pc, #36]	@ (800245c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	0b5b      	lsrs	r3, r3, #13
 800243c:	2207      	movs	r2, #7
 800243e:	4013      	ands	r3, r2
 8002440:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	3301      	adds	r3, #1
 8002446:	2280      	movs	r2, #128	@ 0x80
 8002448:	0212      	lsls	r2, r2, #8
 800244a:	409a      	lsls	r2, r3
 800244c:	0013      	movs	r3, r2
 800244e:	613b      	str	r3, [r7, #16]
      break;
 8002450:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002452:	693b      	ldr	r3, [r7, #16]
}
 8002454:	0018      	movs	r0, r3
 8002456:	46bd      	mov	sp, r7
 8002458:	b006      	add	sp, #24
 800245a:	bd80      	pop	{r7, pc}
 800245c:	40021000 	.word	0x40021000
 8002460:	003d0900 	.word	0x003d0900
 8002464:	00f42400 	.word	0x00f42400
 8002468:	007a1200 	.word	0x007a1200
 800246c:	08003ee8 	.word	0x08003ee8

08002470 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002474:	4b02      	ldr	r3, [pc, #8]	@ (8002480 <HAL_RCC_GetHCLKFreq+0x10>)
 8002476:	681b      	ldr	r3, [r3, #0]
}
 8002478:	0018      	movs	r0, r3
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	46c0      	nop			@ (mov r8, r8)
 8002480:	20000000 	.word	0x20000000

08002484 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002488:	f7ff fff2 	bl	8002470 <HAL_RCC_GetHCLKFreq>
 800248c:	0001      	movs	r1, r0
 800248e:	4b06      	ldr	r3, [pc, #24]	@ (80024a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	0a1b      	lsrs	r3, r3, #8
 8002494:	2207      	movs	r2, #7
 8002496:	4013      	ands	r3, r2
 8002498:	4a04      	ldr	r2, [pc, #16]	@ (80024ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800249a:	5cd3      	ldrb	r3, [r2, r3]
 800249c:	40d9      	lsrs	r1, r3
 800249e:	000b      	movs	r3, r1
}
 80024a0:	0018      	movs	r0, r3
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	46c0      	nop			@ (mov r8, r8)
 80024a8:	40021000 	.word	0x40021000
 80024ac:	08003ee0 	.word	0x08003ee0

080024b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80024b4:	f7ff ffdc 	bl	8002470 <HAL_RCC_GetHCLKFreq>
 80024b8:	0001      	movs	r1, r0
 80024ba:	4b06      	ldr	r3, [pc, #24]	@ (80024d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	0adb      	lsrs	r3, r3, #11
 80024c0:	2207      	movs	r2, #7
 80024c2:	4013      	ands	r3, r2
 80024c4:	4a04      	ldr	r2, [pc, #16]	@ (80024d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80024c6:	5cd3      	ldrb	r3, [r2, r3]
 80024c8:	40d9      	lsrs	r1, r3
 80024ca:	000b      	movs	r3, r1
}
 80024cc:	0018      	movs	r0, r3
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	46c0      	nop			@ (mov r8, r8)
 80024d4:	40021000 	.word	0x40021000
 80024d8:	08003ee0 	.word	0x08003ee0

080024dc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b086      	sub	sp, #24
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80024e4:	2317      	movs	r3, #23
 80024e6:	18fb      	adds	r3, r7, r3
 80024e8:	2200      	movs	r2, #0
 80024ea:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2220      	movs	r2, #32
 80024f2:	4013      	ands	r3, r2
 80024f4:	d106      	bne.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	2380      	movs	r3, #128	@ 0x80
 80024fc:	011b      	lsls	r3, r3, #4
 80024fe:	4013      	ands	r3, r2
 8002500:	d100      	bne.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8002502:	e104      	b.n	800270e <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002504:	4bb1      	ldr	r3, [pc, #708]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002506:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002508:	2380      	movs	r3, #128	@ 0x80
 800250a:	055b      	lsls	r3, r3, #21
 800250c:	4013      	ands	r3, r2
 800250e:	d10a      	bne.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002510:	4bae      	ldr	r3, [pc, #696]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002512:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002514:	4bad      	ldr	r3, [pc, #692]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002516:	2180      	movs	r1, #128	@ 0x80
 8002518:	0549      	lsls	r1, r1, #21
 800251a:	430a      	orrs	r2, r1
 800251c:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800251e:	2317      	movs	r3, #23
 8002520:	18fb      	adds	r3, r7, r3
 8002522:	2201      	movs	r2, #1
 8002524:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002526:	4baa      	ldr	r3, [pc, #680]	@ (80027d0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	2380      	movs	r3, #128	@ 0x80
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	4013      	ands	r3, r2
 8002530:	d11a      	bne.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002532:	4ba7      	ldr	r3, [pc, #668]	@ (80027d0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	4ba6      	ldr	r3, [pc, #664]	@ (80027d0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002538:	2180      	movs	r1, #128	@ 0x80
 800253a:	0049      	lsls	r1, r1, #1
 800253c:	430a      	orrs	r2, r1
 800253e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002540:	f7fe fd56 	bl	8000ff0 <HAL_GetTick>
 8002544:	0003      	movs	r3, r0
 8002546:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002548:	e008      	b.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800254a:	f7fe fd51 	bl	8000ff0 <HAL_GetTick>
 800254e:	0002      	movs	r2, r0
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	2b64      	cmp	r3, #100	@ 0x64
 8002556:	d901      	bls.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e133      	b.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800255c:	4b9c      	ldr	r3, [pc, #624]	@ (80027d0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	2380      	movs	r3, #128	@ 0x80
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	4013      	ands	r3, r2
 8002566:	d0f0      	beq.n	800254a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002568:	4b98      	ldr	r3, [pc, #608]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	23c0      	movs	r3, #192	@ 0xc0
 800256e:	039b      	lsls	r3, r3, #14
 8002570:	4013      	ands	r3, r2
 8002572:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685a      	ldr	r2, [r3, #4]
 8002578:	23c0      	movs	r3, #192	@ 0xc0
 800257a:	039b      	lsls	r3, r3, #14
 800257c:	4013      	ands	r3, r2
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	429a      	cmp	r2, r3
 8002582:	d107      	bne.n	8002594 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	689a      	ldr	r2, [r3, #8]
 8002588:	23c0      	movs	r3, #192	@ 0xc0
 800258a:	039b      	lsls	r3, r3, #14
 800258c:	4013      	ands	r3, r2
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	429a      	cmp	r2, r3
 8002592:	d013      	beq.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685a      	ldr	r2, [r3, #4]
 8002598:	23c0      	movs	r3, #192	@ 0xc0
 800259a:	029b      	lsls	r3, r3, #10
 800259c:	401a      	ands	r2, r3
 800259e:	23c0      	movs	r3, #192	@ 0xc0
 80025a0:	029b      	lsls	r3, r3, #10
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d10a      	bne.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80025a6:	4b89      	ldr	r3, [pc, #548]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	2380      	movs	r3, #128	@ 0x80
 80025ac:	029b      	lsls	r3, r3, #10
 80025ae:	401a      	ands	r2, r3
 80025b0:	2380      	movs	r3, #128	@ 0x80
 80025b2:	029b      	lsls	r3, r3, #10
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d101      	bne.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e103      	b.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80025bc:	4b83      	ldr	r3, [pc, #524]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80025be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80025c0:	23c0      	movs	r3, #192	@ 0xc0
 80025c2:	029b      	lsls	r3, r3, #10
 80025c4:	4013      	ands	r3, r2
 80025c6:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d049      	beq.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x186>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	685a      	ldr	r2, [r3, #4]
 80025d2:	23c0      	movs	r3, #192	@ 0xc0
 80025d4:	029b      	lsls	r3, r3, #10
 80025d6:	4013      	ands	r3, r2
 80025d8:	68fa      	ldr	r2, [r7, #12]
 80025da:	429a      	cmp	r2, r3
 80025dc:	d004      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2220      	movs	r2, #32
 80025e4:	4013      	ands	r3, r2
 80025e6:	d10d      	bne.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	23c0      	movs	r3, #192	@ 0xc0
 80025ee:	029b      	lsls	r3, r3, #10
 80025f0:	4013      	ands	r3, r2
 80025f2:	68fa      	ldr	r2, [r7, #12]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d034      	beq.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	2380      	movs	r3, #128	@ 0x80
 80025fe:	011b      	lsls	r3, r3, #4
 8002600:	4013      	ands	r3, r2
 8002602:	d02e      	beq.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002604:	4b71      	ldr	r3, [pc, #452]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002606:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002608:	4a72      	ldr	r2, [pc, #456]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800260a:	4013      	ands	r3, r2
 800260c:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800260e:	4b6f      	ldr	r3, [pc, #444]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002610:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002612:	4b6e      	ldr	r3, [pc, #440]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002614:	2180      	movs	r1, #128	@ 0x80
 8002616:	0309      	lsls	r1, r1, #12
 8002618:	430a      	orrs	r2, r1
 800261a:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800261c:	4b6b      	ldr	r3, [pc, #428]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800261e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002620:	4b6a      	ldr	r3, [pc, #424]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002622:	496d      	ldr	r1, [pc, #436]	@ (80027d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002624:	400a      	ands	r2, r1
 8002626:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002628:	4b68      	ldr	r3, [pc, #416]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800262a:	68fa      	ldr	r2, [r7, #12]
 800262c:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	2380      	movs	r3, #128	@ 0x80
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	4013      	ands	r3, r2
 8002636:	d014      	beq.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002638:	f7fe fcda 	bl	8000ff0 <HAL_GetTick>
 800263c:	0003      	movs	r3, r0
 800263e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002640:	e009      	b.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002642:	f7fe fcd5 	bl	8000ff0 <HAL_GetTick>
 8002646:	0002      	movs	r2, r0
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	1ad3      	subs	r3, r2, r3
 800264c:	4a63      	ldr	r2, [pc, #396]	@ (80027dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d901      	bls.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e0b6      	b.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002656:	4b5d      	ldr	r3, [pc, #372]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002658:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800265a:	2380      	movs	r3, #128	@ 0x80
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	4013      	ands	r3, r2
 8002660:	d0ef      	beq.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	2380      	movs	r3, #128	@ 0x80
 8002668:	011b      	lsls	r3, r3, #4
 800266a:	4013      	ands	r3, r2
 800266c:	d01f      	beq.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	689a      	ldr	r2, [r3, #8]
 8002672:	23c0      	movs	r3, #192	@ 0xc0
 8002674:	029b      	lsls	r3, r3, #10
 8002676:	401a      	ands	r2, r3
 8002678:	23c0      	movs	r3, #192	@ 0xc0
 800267a:	029b      	lsls	r3, r3, #10
 800267c:	429a      	cmp	r2, r3
 800267e:	d10c      	bne.n	800269a <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002680:	4b52      	ldr	r3, [pc, #328]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a56      	ldr	r2, [pc, #344]	@ (80027e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002686:	4013      	ands	r3, r2
 8002688:	0019      	movs	r1, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	689a      	ldr	r2, [r3, #8]
 800268e:	23c0      	movs	r3, #192	@ 0xc0
 8002690:	039b      	lsls	r3, r3, #14
 8002692:	401a      	ands	r2, r3
 8002694:	4b4d      	ldr	r3, [pc, #308]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002696:	430a      	orrs	r2, r1
 8002698:	601a      	str	r2, [r3, #0]
 800269a:	4b4c      	ldr	r3, [pc, #304]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800269c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	689a      	ldr	r2, [r3, #8]
 80026a2:	23c0      	movs	r3, #192	@ 0xc0
 80026a4:	029b      	lsls	r3, r3, #10
 80026a6:	401a      	ands	r2, r3
 80026a8:	4b48      	ldr	r3, [pc, #288]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80026aa:	430a      	orrs	r2, r1
 80026ac:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2220      	movs	r2, #32
 80026b4:	4013      	ands	r3, r2
 80026b6:	d01f      	beq.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685a      	ldr	r2, [r3, #4]
 80026bc:	23c0      	movs	r3, #192	@ 0xc0
 80026be:	029b      	lsls	r3, r3, #10
 80026c0:	401a      	ands	r2, r3
 80026c2:	23c0      	movs	r3, #192	@ 0xc0
 80026c4:	029b      	lsls	r3, r3, #10
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d10c      	bne.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x208>
 80026ca:	4b40      	ldr	r3, [pc, #256]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a44      	ldr	r2, [pc, #272]	@ (80027e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80026d0:	4013      	ands	r3, r2
 80026d2:	0019      	movs	r1, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	23c0      	movs	r3, #192	@ 0xc0
 80026da:	039b      	lsls	r3, r3, #14
 80026dc:	401a      	ands	r2, r3
 80026de:	4b3b      	ldr	r3, [pc, #236]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80026e0:	430a      	orrs	r2, r1
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	4b39      	ldr	r3, [pc, #228]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80026e6:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685a      	ldr	r2, [r3, #4]
 80026ec:	23c0      	movs	r3, #192	@ 0xc0
 80026ee:	029b      	lsls	r3, r3, #10
 80026f0:	401a      	ands	r2, r3
 80026f2:	4b36      	ldr	r3, [pc, #216]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80026f4:	430a      	orrs	r2, r1
 80026f6:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80026f8:	2317      	movs	r3, #23
 80026fa:	18fb      	adds	r3, r7, r3
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d105      	bne.n	800270e <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002702:	4b32      	ldr	r3, [pc, #200]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002704:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002706:	4b31      	ldr	r3, [pc, #196]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002708:	4936      	ldr	r1, [pc, #216]	@ (80027e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800270a:	400a      	ands	r2, r1
 800270c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2201      	movs	r2, #1
 8002714:	4013      	ands	r3, r2
 8002716:	d009      	beq.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002718:	4b2c      	ldr	r3, [pc, #176]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800271a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800271c:	2203      	movs	r2, #3
 800271e:	4393      	bics	r3, r2
 8002720:	0019      	movs	r1, r3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	68da      	ldr	r2, [r3, #12]
 8002726:	4b29      	ldr	r3, [pc, #164]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002728:	430a      	orrs	r2, r1
 800272a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2202      	movs	r2, #2
 8002732:	4013      	ands	r3, r2
 8002734:	d009      	beq.n	800274a <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002736:	4b25      	ldr	r3, [pc, #148]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800273a:	220c      	movs	r2, #12
 800273c:	4393      	bics	r3, r2
 800273e:	0019      	movs	r1, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	691a      	ldr	r2, [r3, #16]
 8002744:	4b21      	ldr	r3, [pc, #132]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002746:	430a      	orrs	r2, r1
 8002748:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2204      	movs	r2, #4
 8002750:	4013      	ands	r3, r2
 8002752:	d009      	beq.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002754:	4b1d      	ldr	r3, [pc, #116]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002758:	4a23      	ldr	r2, [pc, #140]	@ (80027e8 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 800275a:	4013      	ands	r3, r2
 800275c:	0019      	movs	r1, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	695a      	ldr	r2, [r3, #20]
 8002762:	4b1a      	ldr	r3, [pc, #104]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002764:	430a      	orrs	r2, r1
 8002766:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2208      	movs	r2, #8
 800276e:	4013      	ands	r3, r2
 8002770:	d009      	beq.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002772:	4b16      	ldr	r3, [pc, #88]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002776:	4a1d      	ldr	r2, [pc, #116]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002778:	4013      	ands	r3, r2
 800277a:	0019      	movs	r1, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	699a      	ldr	r2, [r3, #24]
 8002780:	4b12      	ldr	r3, [pc, #72]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002782:	430a      	orrs	r2, r1
 8002784:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2240      	movs	r2, #64	@ 0x40
 800278c:	4013      	ands	r3, r2
 800278e:	d009      	beq.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002790:	4b0e      	ldr	r3, [pc, #56]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002792:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002794:	4a16      	ldr	r2, [pc, #88]	@ (80027f0 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002796:	4013      	ands	r3, r2
 8002798:	0019      	movs	r1, r3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a1a      	ldr	r2, [r3, #32]
 800279e:	4b0b      	ldr	r3, [pc, #44]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80027a0:	430a      	orrs	r2, r1
 80027a2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2280      	movs	r2, #128	@ 0x80
 80027aa:	4013      	ands	r3, r2
 80027ac:	d009      	beq.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80027ae:	4b07      	ldr	r3, [pc, #28]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80027b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027b2:	4a10      	ldr	r2, [pc, #64]	@ (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80027b4:	4013      	ands	r3, r2
 80027b6:	0019      	movs	r1, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	69da      	ldr	r2, [r3, #28]
 80027bc:	4b03      	ldr	r3, [pc, #12]	@ (80027cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80027be:	430a      	orrs	r2, r1
 80027c0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80027c2:	2300      	movs	r3, #0
}
 80027c4:	0018      	movs	r0, r3
 80027c6:	46bd      	mov	sp, r7
 80027c8:	b006      	add	sp, #24
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	40021000 	.word	0x40021000
 80027d0:	40007000 	.word	0x40007000
 80027d4:	fffcffff 	.word	0xfffcffff
 80027d8:	fff7ffff 	.word	0xfff7ffff
 80027dc:	00001388 	.word	0x00001388
 80027e0:	ffcfffff 	.word	0xffcfffff
 80027e4:	efffffff 	.word	0xefffffff
 80027e8:	fffff3ff 	.word	0xfffff3ff
 80027ec:	ffffcfff 	.word	0xffffcfff
 80027f0:	fbffffff 	.word	0xfbffffff
 80027f4:	fff3ffff 	.word	0xfff3ffff

080027f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d101      	bne.n	800280a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e083      	b.n	8002912 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280e:	2b00      	cmp	r3, #0
 8002810:	d109      	bne.n	8002826 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685a      	ldr	r2, [r3, #4]
 8002816:	2382      	movs	r3, #130	@ 0x82
 8002818:	005b      	lsls	r3, r3, #1
 800281a:	429a      	cmp	r2, r3
 800281c:	d009      	beq.n	8002832 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	61da      	str	r2, [r3, #28]
 8002824:	e005      	b.n	8002832 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2200      	movs	r2, #0
 8002836:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2251      	movs	r2, #81	@ 0x51
 800283c:	5c9b      	ldrb	r3, [r3, r2]
 800283e:	b2db      	uxtb	r3, r3
 8002840:	2b00      	cmp	r3, #0
 8002842:	d107      	bne.n	8002854 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2250      	movs	r2, #80	@ 0x50
 8002848:	2100      	movs	r1, #0
 800284a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	0018      	movs	r0, r3
 8002850:	f7fe f8f6 	bl	8000a40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2251      	movs	r2, #81	@ 0x51
 8002858:	2102      	movs	r1, #2
 800285a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2140      	movs	r1, #64	@ 0x40
 8002868:	438a      	bics	r2, r1
 800286a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	2382      	movs	r3, #130	@ 0x82
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	401a      	ands	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6899      	ldr	r1, [r3, #8]
 800287a:	2384      	movs	r3, #132	@ 0x84
 800287c:	021b      	lsls	r3, r3, #8
 800287e:	400b      	ands	r3, r1
 8002880:	431a      	orrs	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	68d9      	ldr	r1, [r3, #12]
 8002886:	2380      	movs	r3, #128	@ 0x80
 8002888:	011b      	lsls	r3, r3, #4
 800288a:	400b      	ands	r3, r1
 800288c:	431a      	orrs	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	2102      	movs	r1, #2
 8002894:	400b      	ands	r3, r1
 8002896:	431a      	orrs	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	695b      	ldr	r3, [r3, #20]
 800289c:	2101      	movs	r1, #1
 800289e:	400b      	ands	r3, r1
 80028a0:	431a      	orrs	r2, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6999      	ldr	r1, [r3, #24]
 80028a6:	2380      	movs	r3, #128	@ 0x80
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	400b      	ands	r3, r1
 80028ac:	431a      	orrs	r2, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	69db      	ldr	r3, [r3, #28]
 80028b2:	2138      	movs	r1, #56	@ 0x38
 80028b4:	400b      	ands	r3, r1
 80028b6:	431a      	orrs	r2, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	2180      	movs	r1, #128	@ 0x80
 80028be:	400b      	ands	r3, r1
 80028c0:	431a      	orrs	r2, r3
 80028c2:	0011      	movs	r1, r2
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028c8:	2380      	movs	r3, #128	@ 0x80
 80028ca:	019b      	lsls	r3, r3, #6
 80028cc:	401a      	ands	r2, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	430a      	orrs	r2, r1
 80028d4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	699b      	ldr	r3, [r3, #24]
 80028da:	0c1b      	lsrs	r3, r3, #16
 80028dc:	2204      	movs	r2, #4
 80028de:	4013      	ands	r3, r2
 80028e0:	0019      	movs	r1, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e6:	2210      	movs	r2, #16
 80028e8:	401a      	ands	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	430a      	orrs	r2, r1
 80028f0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	69da      	ldr	r2, [r3, #28]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4907      	ldr	r1, [pc, #28]	@ (800291c <HAL_SPI_Init+0x124>)
 80028fe:	400a      	ands	r2, r1
 8002900:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2251      	movs	r2, #81	@ 0x51
 800290c:	2101      	movs	r1, #1
 800290e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002910:	2300      	movs	r3, #0
}
 8002912:	0018      	movs	r0, r3
 8002914:	46bd      	mov	sp, r7
 8002916:	b002      	add	sp, #8
 8002918:	bd80      	pop	{r7, pc}
 800291a:	46c0      	nop			@ (mov r8, r8)
 800291c:	fffff7ff 	.word	0xfffff7ff

08002920 <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 8002920:	b590      	push	{r4, r7, lr}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e074      	b.n	8002a1c <HAL_TSC_Init+0xfc>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	223c      	movs	r2, #60	@ 0x3c
 8002936:	5c9b      	ldrb	r3, [r3, r2]
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b00      	cmp	r3, #0
 800293c:	d107      	bne.n	800294e <HAL_TSC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	223d      	movs	r2, #61	@ 0x3d
 8002942:	2100      	movs	r1, #0
 8002944:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	0018      	movs	r0, r3
 800294a:	f7fe f913 	bl	8000b74 <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	223c      	movs	r2, #60	@ 0x3c
 8002952:	2102      	movs	r1, #2
 8002954:	5499      	strb	r1, [r3, r2]

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2201      	movs	r2, #1
 800295c:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	6819      	ldr	r1, [r3, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 800296c:	431a      	orrs	r2, r3
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	691b      	ldr	r3, [r3, #16]
 8002972:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 8002974:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	695b      	ldr	r3, [r3, #20]
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 800297a:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 8002980:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 8002986:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                         htsc->Init.MaxCountValue |
 800298c:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                         htsc->Init.SynchroPinPolarity |
 8002992:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	430a      	orrs	r2, r1
 800299a:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	7b1b      	ldrb	r3, [r3, #12]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d108      	bne.n	80029b6 <HAL_TSC_Init+0x96>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	2180      	movs	r1, #128	@ 0x80
 80029b0:	0249      	lsls	r1, r1, #9
 80029b2:	430a      	orrs	r2, r1
 80029b4:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029be:	431a      	orrs	r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029c4:	431a      	orrs	r2, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	43d2      	mvns	r2, r2
 80029cc:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	430a      	orrs	r2, r1
 80029dc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80029e6:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681c      	ldr	r4, [r3, #0]
 80029f0:	0010      	movs	r0, r2
 80029f2:	f000 f817 	bl	8002a24 <TSC_extract_groups>
 80029f6:	0003      	movs	r3, r0
 80029f8:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE));
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	685a      	ldr	r2, [r3, #4]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2103      	movs	r1, #3
 8002a06:	438a      	bics	r2, r1
 8002a08:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2203      	movs	r2, #3
 8002a10:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	223c      	movs	r2, #60	@ 0x3c
 8002a16:	2101      	movs	r1, #1
 8002a18:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002a1a:	2300      	movs	r3, #0
}
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	b003      	add	sp, #12
 8002a22:	bd90      	pop	{r4, r7, pc}

08002a24 <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8002a30:	2300      	movs	r3, #0
 8002a32:	60bb      	str	r3, [r7, #8]
 8002a34:	e011      	b.n	8002a5a <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL)
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	220f      	movs	r2, #15
 8002a3c:	409a      	lsls	r2, r3
 8002a3e:	0013      	movs	r3, r2
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	4013      	ands	r3, r2
 8002a44:	d006      	beq.n	8002a54 <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 8002a46:	2201      	movs	r2, #1
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	409a      	lsls	r2, r3
 8002a4c:	0013      	movs	r3, r2
 8002a4e:	68fa      	ldr	r2, [r7, #12]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	3301      	adds	r3, #1
 8002a58:	60bb      	str	r3, [r7, #8]
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	2b07      	cmp	r3, #7
 8002a5e:	d9ea      	bls.n	8002a36 <TSC_extract_groups+0x12>
    }
  }

  return groups;
 8002a60:	68fb      	ldr	r3, [r7, #12]
}
 8002a62:	0018      	movs	r0, r3
 8002a64:	46bd      	mov	sp, r7
 8002a66:	b004      	add	sp, #16
 8002a68:	bd80      	pop	{r7, pc}
	...

08002a6c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d101      	bne.n	8002a7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e044      	b.n	8002b08 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d107      	bne.n	8002a96 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2278      	movs	r2, #120	@ 0x78
 8002a8a:	2100      	movs	r1, #0
 8002a8c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	0018      	movs	r0, r3
 8002a92:	f7fe f907 	bl	8000ca4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2224      	movs	r2, #36	@ 0x24
 8002a9a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	438a      	bics	r2, r1
 8002aaa:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d003      	beq.n	8002abc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	0018      	movs	r0, r3
 8002ab8:	f000 fab0 	bl	800301c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f000 f828 	bl	8002b14 <UART_SetConfig>
 8002ac4:	0003      	movs	r3, r0
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d101      	bne.n	8002ace <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e01c      	b.n	8002b08 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	685a      	ldr	r2, [r3, #4]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	490d      	ldr	r1, [pc, #52]	@ (8002b10 <HAL_UART_Init+0xa4>)
 8002ada:	400a      	ands	r2, r1
 8002adc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689a      	ldr	r2, [r3, #8]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	212a      	movs	r1, #42	@ 0x2a
 8002aea:	438a      	bics	r2, r1
 8002aec:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2101      	movs	r1, #1
 8002afa:	430a      	orrs	r2, r1
 8002afc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	0018      	movs	r0, r3
 8002b02:	f000 fb3f 	bl	8003184 <UART_CheckIdleState>
 8002b06:	0003      	movs	r3, r0
}
 8002b08:	0018      	movs	r0, r3
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	b002      	add	sp, #8
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	ffffb7ff 	.word	0xffffb7ff

08002b14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b14:	b5b0      	push	{r4, r5, r7, lr}
 8002b16:	b08e      	sub	sp, #56	@ 0x38
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b1c:	231a      	movs	r3, #26
 8002b1e:	2218      	movs	r2, #24
 8002b20:	189b      	adds	r3, r3, r2
 8002b22:	19db      	adds	r3, r3, r7
 8002b24:	2200      	movs	r2, #0
 8002b26:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	689a      	ldr	r2, [r3, #8]
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	691b      	ldr	r3, [r3, #16]
 8002b30:	431a      	orrs	r2, r3
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	695b      	ldr	r3, [r3, #20]
 8002b36:	431a      	orrs	r2, r3
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	69db      	ldr	r3, [r3, #28]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b40:	69fb      	ldr	r3, [r7, #28]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4ac6      	ldr	r2, [pc, #792]	@ (8002e60 <UART_SetConfig+0x34c>)
 8002b48:	4013      	ands	r3, r2
 8002b4a:	0019      	movs	r1, r3
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002b52:	430a      	orrs	r2, r1
 8002b54:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	4ac1      	ldr	r2, [pc, #772]	@ (8002e64 <UART_SetConfig+0x350>)
 8002b5e:	4013      	ands	r3, r2
 8002b60:	0019      	movs	r1, r3
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	68da      	ldr	r2, [r3, #12]
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	699b      	ldr	r3, [r3, #24]
 8002b72:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4abb      	ldr	r2, [pc, #748]	@ (8002e68 <UART_SetConfig+0x354>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d004      	beq.n	8002b88 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	6a1b      	ldr	r3, [r3, #32]
 8002b82:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002b84:	4313      	orrs	r3, r2
 8002b86:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	4ab7      	ldr	r2, [pc, #732]	@ (8002e6c <UART_SetConfig+0x358>)
 8002b90:	4013      	ands	r3, r2
 8002b92:	0019      	movs	r1, r3
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4ab3      	ldr	r2, [pc, #716]	@ (8002e70 <UART_SetConfig+0x35c>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d131      	bne.n	8002c0c <UART_SetConfig+0xf8>
 8002ba8:	4bb2      	ldr	r3, [pc, #712]	@ (8002e74 <UART_SetConfig+0x360>)
 8002baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bac:	2203      	movs	r2, #3
 8002bae:	4013      	ands	r3, r2
 8002bb0:	2b03      	cmp	r3, #3
 8002bb2:	d01d      	beq.n	8002bf0 <UART_SetConfig+0xdc>
 8002bb4:	d823      	bhi.n	8002bfe <UART_SetConfig+0xea>
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d00c      	beq.n	8002bd4 <UART_SetConfig+0xc0>
 8002bba:	d820      	bhi.n	8002bfe <UART_SetConfig+0xea>
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d002      	beq.n	8002bc6 <UART_SetConfig+0xb2>
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d00e      	beq.n	8002be2 <UART_SetConfig+0xce>
 8002bc4:	e01b      	b.n	8002bfe <UART_SetConfig+0xea>
 8002bc6:	231b      	movs	r3, #27
 8002bc8:	2218      	movs	r2, #24
 8002bca:	189b      	adds	r3, r3, r2
 8002bcc:	19db      	adds	r3, r3, r7
 8002bce:	2201      	movs	r2, #1
 8002bd0:	701a      	strb	r2, [r3, #0]
 8002bd2:	e09c      	b.n	8002d0e <UART_SetConfig+0x1fa>
 8002bd4:	231b      	movs	r3, #27
 8002bd6:	2218      	movs	r2, #24
 8002bd8:	189b      	adds	r3, r3, r2
 8002bda:	19db      	adds	r3, r3, r7
 8002bdc:	2202      	movs	r2, #2
 8002bde:	701a      	strb	r2, [r3, #0]
 8002be0:	e095      	b.n	8002d0e <UART_SetConfig+0x1fa>
 8002be2:	231b      	movs	r3, #27
 8002be4:	2218      	movs	r2, #24
 8002be6:	189b      	adds	r3, r3, r2
 8002be8:	19db      	adds	r3, r3, r7
 8002bea:	2204      	movs	r2, #4
 8002bec:	701a      	strb	r2, [r3, #0]
 8002bee:	e08e      	b.n	8002d0e <UART_SetConfig+0x1fa>
 8002bf0:	231b      	movs	r3, #27
 8002bf2:	2218      	movs	r2, #24
 8002bf4:	189b      	adds	r3, r3, r2
 8002bf6:	19db      	adds	r3, r3, r7
 8002bf8:	2208      	movs	r2, #8
 8002bfa:	701a      	strb	r2, [r3, #0]
 8002bfc:	e087      	b.n	8002d0e <UART_SetConfig+0x1fa>
 8002bfe:	231b      	movs	r3, #27
 8002c00:	2218      	movs	r2, #24
 8002c02:	189b      	adds	r3, r3, r2
 8002c04:	19db      	adds	r3, r3, r7
 8002c06:	2210      	movs	r2, #16
 8002c08:	701a      	strb	r2, [r3, #0]
 8002c0a:	e080      	b.n	8002d0e <UART_SetConfig+0x1fa>
 8002c0c:	69fb      	ldr	r3, [r7, #28]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a99      	ldr	r2, [pc, #612]	@ (8002e78 <UART_SetConfig+0x364>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d131      	bne.n	8002c7a <UART_SetConfig+0x166>
 8002c16:	4b97      	ldr	r3, [pc, #604]	@ (8002e74 <UART_SetConfig+0x360>)
 8002c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c1a:	220c      	movs	r2, #12
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	2b0c      	cmp	r3, #12
 8002c20:	d01d      	beq.n	8002c5e <UART_SetConfig+0x14a>
 8002c22:	d823      	bhi.n	8002c6c <UART_SetConfig+0x158>
 8002c24:	2b08      	cmp	r3, #8
 8002c26:	d00c      	beq.n	8002c42 <UART_SetConfig+0x12e>
 8002c28:	d820      	bhi.n	8002c6c <UART_SetConfig+0x158>
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d002      	beq.n	8002c34 <UART_SetConfig+0x120>
 8002c2e:	2b04      	cmp	r3, #4
 8002c30:	d00e      	beq.n	8002c50 <UART_SetConfig+0x13c>
 8002c32:	e01b      	b.n	8002c6c <UART_SetConfig+0x158>
 8002c34:	231b      	movs	r3, #27
 8002c36:	2218      	movs	r2, #24
 8002c38:	189b      	adds	r3, r3, r2
 8002c3a:	19db      	adds	r3, r3, r7
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	701a      	strb	r2, [r3, #0]
 8002c40:	e065      	b.n	8002d0e <UART_SetConfig+0x1fa>
 8002c42:	231b      	movs	r3, #27
 8002c44:	2218      	movs	r2, #24
 8002c46:	189b      	adds	r3, r3, r2
 8002c48:	19db      	adds	r3, r3, r7
 8002c4a:	2202      	movs	r2, #2
 8002c4c:	701a      	strb	r2, [r3, #0]
 8002c4e:	e05e      	b.n	8002d0e <UART_SetConfig+0x1fa>
 8002c50:	231b      	movs	r3, #27
 8002c52:	2218      	movs	r2, #24
 8002c54:	189b      	adds	r3, r3, r2
 8002c56:	19db      	adds	r3, r3, r7
 8002c58:	2204      	movs	r2, #4
 8002c5a:	701a      	strb	r2, [r3, #0]
 8002c5c:	e057      	b.n	8002d0e <UART_SetConfig+0x1fa>
 8002c5e:	231b      	movs	r3, #27
 8002c60:	2218      	movs	r2, #24
 8002c62:	189b      	adds	r3, r3, r2
 8002c64:	19db      	adds	r3, r3, r7
 8002c66:	2208      	movs	r2, #8
 8002c68:	701a      	strb	r2, [r3, #0]
 8002c6a:	e050      	b.n	8002d0e <UART_SetConfig+0x1fa>
 8002c6c:	231b      	movs	r3, #27
 8002c6e:	2218      	movs	r2, #24
 8002c70:	189b      	adds	r3, r3, r2
 8002c72:	19db      	adds	r3, r3, r7
 8002c74:	2210      	movs	r2, #16
 8002c76:	701a      	strb	r2, [r3, #0]
 8002c78:	e049      	b.n	8002d0e <UART_SetConfig+0x1fa>
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a7a      	ldr	r2, [pc, #488]	@ (8002e68 <UART_SetConfig+0x354>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d13e      	bne.n	8002d02 <UART_SetConfig+0x1ee>
 8002c84:	4b7b      	ldr	r3, [pc, #492]	@ (8002e74 <UART_SetConfig+0x360>)
 8002c86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c88:	23c0      	movs	r3, #192	@ 0xc0
 8002c8a:	011b      	lsls	r3, r3, #4
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	22c0      	movs	r2, #192	@ 0xc0
 8002c90:	0112      	lsls	r2, r2, #4
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d027      	beq.n	8002ce6 <UART_SetConfig+0x1d2>
 8002c96:	22c0      	movs	r2, #192	@ 0xc0
 8002c98:	0112      	lsls	r2, r2, #4
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d82a      	bhi.n	8002cf4 <UART_SetConfig+0x1e0>
 8002c9e:	2280      	movs	r2, #128	@ 0x80
 8002ca0:	0112      	lsls	r2, r2, #4
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d011      	beq.n	8002cca <UART_SetConfig+0x1b6>
 8002ca6:	2280      	movs	r2, #128	@ 0x80
 8002ca8:	0112      	lsls	r2, r2, #4
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d822      	bhi.n	8002cf4 <UART_SetConfig+0x1e0>
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d004      	beq.n	8002cbc <UART_SetConfig+0x1a8>
 8002cb2:	2280      	movs	r2, #128	@ 0x80
 8002cb4:	00d2      	lsls	r2, r2, #3
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d00e      	beq.n	8002cd8 <UART_SetConfig+0x1c4>
 8002cba:	e01b      	b.n	8002cf4 <UART_SetConfig+0x1e0>
 8002cbc:	231b      	movs	r3, #27
 8002cbe:	2218      	movs	r2, #24
 8002cc0:	189b      	adds	r3, r3, r2
 8002cc2:	19db      	adds	r3, r3, r7
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	701a      	strb	r2, [r3, #0]
 8002cc8:	e021      	b.n	8002d0e <UART_SetConfig+0x1fa>
 8002cca:	231b      	movs	r3, #27
 8002ccc:	2218      	movs	r2, #24
 8002cce:	189b      	adds	r3, r3, r2
 8002cd0:	19db      	adds	r3, r3, r7
 8002cd2:	2202      	movs	r2, #2
 8002cd4:	701a      	strb	r2, [r3, #0]
 8002cd6:	e01a      	b.n	8002d0e <UART_SetConfig+0x1fa>
 8002cd8:	231b      	movs	r3, #27
 8002cda:	2218      	movs	r2, #24
 8002cdc:	189b      	adds	r3, r3, r2
 8002cde:	19db      	adds	r3, r3, r7
 8002ce0:	2204      	movs	r2, #4
 8002ce2:	701a      	strb	r2, [r3, #0]
 8002ce4:	e013      	b.n	8002d0e <UART_SetConfig+0x1fa>
 8002ce6:	231b      	movs	r3, #27
 8002ce8:	2218      	movs	r2, #24
 8002cea:	189b      	adds	r3, r3, r2
 8002cec:	19db      	adds	r3, r3, r7
 8002cee:	2208      	movs	r2, #8
 8002cf0:	701a      	strb	r2, [r3, #0]
 8002cf2:	e00c      	b.n	8002d0e <UART_SetConfig+0x1fa>
 8002cf4:	231b      	movs	r3, #27
 8002cf6:	2218      	movs	r2, #24
 8002cf8:	189b      	adds	r3, r3, r2
 8002cfa:	19db      	adds	r3, r3, r7
 8002cfc:	2210      	movs	r2, #16
 8002cfe:	701a      	strb	r2, [r3, #0]
 8002d00:	e005      	b.n	8002d0e <UART_SetConfig+0x1fa>
 8002d02:	231b      	movs	r3, #27
 8002d04:	2218      	movs	r2, #24
 8002d06:	189b      	adds	r3, r3, r2
 8002d08:	19db      	adds	r3, r3, r7
 8002d0a:	2210      	movs	r2, #16
 8002d0c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a55      	ldr	r2, [pc, #340]	@ (8002e68 <UART_SetConfig+0x354>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d000      	beq.n	8002d1a <UART_SetConfig+0x206>
 8002d18:	e084      	b.n	8002e24 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002d1a:	231b      	movs	r3, #27
 8002d1c:	2218      	movs	r2, #24
 8002d1e:	189b      	adds	r3, r3, r2
 8002d20:	19db      	adds	r3, r3, r7
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	2b08      	cmp	r3, #8
 8002d26:	d01d      	beq.n	8002d64 <UART_SetConfig+0x250>
 8002d28:	dc20      	bgt.n	8002d6c <UART_SetConfig+0x258>
 8002d2a:	2b04      	cmp	r3, #4
 8002d2c:	d015      	beq.n	8002d5a <UART_SetConfig+0x246>
 8002d2e:	dc1d      	bgt.n	8002d6c <UART_SetConfig+0x258>
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d002      	beq.n	8002d3a <UART_SetConfig+0x226>
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d005      	beq.n	8002d44 <UART_SetConfig+0x230>
 8002d38:	e018      	b.n	8002d6c <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d3a:	f7ff fba3 	bl	8002484 <HAL_RCC_GetPCLK1Freq>
 8002d3e:	0003      	movs	r3, r0
 8002d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002d42:	e01c      	b.n	8002d7e <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d44:	4b4b      	ldr	r3, [pc, #300]	@ (8002e74 <UART_SetConfig+0x360>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	2210      	movs	r2, #16
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	d002      	beq.n	8002d54 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002d4e:	4b4b      	ldr	r3, [pc, #300]	@ (8002e7c <UART_SetConfig+0x368>)
 8002d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002d52:	e014      	b.n	8002d7e <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8002d54:	4b4a      	ldr	r3, [pc, #296]	@ (8002e80 <UART_SetConfig+0x36c>)
 8002d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002d58:	e011      	b.n	8002d7e <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d5a:	f7ff fb03 	bl	8002364 <HAL_RCC_GetSysClockFreq>
 8002d5e:	0003      	movs	r3, r0
 8002d60:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002d62:	e00c      	b.n	8002d7e <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d64:	2380      	movs	r3, #128	@ 0x80
 8002d66:	021b      	lsls	r3, r3, #8
 8002d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002d6a:	e008      	b.n	8002d7e <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002d70:	231a      	movs	r3, #26
 8002d72:	2218      	movs	r2, #24
 8002d74:	189b      	adds	r3, r3, r2
 8002d76:	19db      	adds	r3, r3, r7
 8002d78:	2201      	movs	r2, #1
 8002d7a:	701a      	strb	r2, [r3, #0]
        break;
 8002d7c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d100      	bne.n	8002d86 <UART_SetConfig+0x272>
 8002d84:	e132      	b.n	8002fec <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	685a      	ldr	r2, [r3, #4]
 8002d8a:	0013      	movs	r3, r2
 8002d8c:	005b      	lsls	r3, r3, #1
 8002d8e:	189b      	adds	r3, r3, r2
 8002d90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d305      	bcc.n	8002da2 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002d9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d906      	bls.n	8002db0 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8002da2:	231a      	movs	r3, #26
 8002da4:	2218      	movs	r2, #24
 8002da6:	189b      	adds	r3, r3, r2
 8002da8:	19db      	adds	r3, r3, r7
 8002daa:	2201      	movs	r2, #1
 8002dac:	701a      	strb	r2, [r3, #0]
 8002dae:	e11d      	b.n	8002fec <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002db2:	613b      	str	r3, [r7, #16]
 8002db4:	2300      	movs	r3, #0
 8002db6:	617b      	str	r3, [r7, #20]
 8002db8:	6939      	ldr	r1, [r7, #16]
 8002dba:	697a      	ldr	r2, [r7, #20]
 8002dbc:	000b      	movs	r3, r1
 8002dbe:	0e1b      	lsrs	r3, r3, #24
 8002dc0:	0010      	movs	r0, r2
 8002dc2:	0205      	lsls	r5, r0, #8
 8002dc4:	431d      	orrs	r5, r3
 8002dc6:	000b      	movs	r3, r1
 8002dc8:	021c      	lsls	r4, r3, #8
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	085b      	lsrs	r3, r3, #1
 8002dd0:	60bb      	str	r3, [r7, #8]
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	68b8      	ldr	r0, [r7, #8]
 8002dd8:	68f9      	ldr	r1, [r7, #12]
 8002dda:	1900      	adds	r0, r0, r4
 8002ddc:	4169      	adcs	r1, r5
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	603b      	str	r3, [r7, #0]
 8002de4:	2300      	movs	r3, #0
 8002de6:	607b      	str	r3, [r7, #4]
 8002de8:	683a      	ldr	r2, [r7, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f7fd fa18 	bl	8000220 <__aeabi_uldivmod>
 8002df0:	0002      	movs	r2, r0
 8002df2:	000b      	movs	r3, r1
 8002df4:	0013      	movs	r3, r2
 8002df6:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002df8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002dfa:	23c0      	movs	r3, #192	@ 0xc0
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d309      	bcc.n	8002e16 <UART_SetConfig+0x302>
 8002e02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e04:	2380      	movs	r3, #128	@ 0x80
 8002e06:	035b      	lsls	r3, r3, #13
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d204      	bcs.n	8002e16 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e12:	60da      	str	r2, [r3, #12]
 8002e14:	e0ea      	b.n	8002fec <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8002e16:	231a      	movs	r3, #26
 8002e18:	2218      	movs	r2, #24
 8002e1a:	189b      	adds	r3, r3, r2
 8002e1c:	19db      	adds	r3, r3, r7
 8002e1e:	2201      	movs	r2, #1
 8002e20:	701a      	strb	r2, [r3, #0]
 8002e22:	e0e3      	b.n	8002fec <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	69da      	ldr	r2, [r3, #28]
 8002e28:	2380      	movs	r3, #128	@ 0x80
 8002e2a:	021b      	lsls	r3, r3, #8
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d000      	beq.n	8002e32 <UART_SetConfig+0x31e>
 8002e30:	e085      	b.n	8002f3e <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8002e32:	231b      	movs	r3, #27
 8002e34:	2218      	movs	r2, #24
 8002e36:	189b      	adds	r3, r3, r2
 8002e38:	19db      	adds	r3, r3, r7
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	2b08      	cmp	r3, #8
 8002e3e:	d837      	bhi.n	8002eb0 <UART_SetConfig+0x39c>
 8002e40:	009a      	lsls	r2, r3, #2
 8002e42:	4b10      	ldr	r3, [pc, #64]	@ (8002e84 <UART_SetConfig+0x370>)
 8002e44:	18d3      	adds	r3, r2, r3
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e4a:	f7ff fb1b 	bl	8002484 <HAL_RCC_GetPCLK1Freq>
 8002e4e:	0003      	movs	r3, r0
 8002e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002e52:	e036      	b.n	8002ec2 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e54:	f7ff fb2c 	bl	80024b0 <HAL_RCC_GetPCLK2Freq>
 8002e58:	0003      	movs	r3, r0
 8002e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002e5c:	e031      	b.n	8002ec2 <UART_SetConfig+0x3ae>
 8002e5e:	46c0      	nop			@ (mov r8, r8)
 8002e60:	efff69f3 	.word	0xefff69f3
 8002e64:	ffffcfff 	.word	0xffffcfff
 8002e68:	40004800 	.word	0x40004800
 8002e6c:	fffff4ff 	.word	0xfffff4ff
 8002e70:	40013800 	.word	0x40013800
 8002e74:	40021000 	.word	0x40021000
 8002e78:	40004400 	.word	0x40004400
 8002e7c:	003d0900 	.word	0x003d0900
 8002e80:	00f42400 	.word	0x00f42400
 8002e84:	08003ef4 	.word	0x08003ef4
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e88:	4b60      	ldr	r3, [pc, #384]	@ (800300c <UART_SetConfig+0x4f8>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2210      	movs	r2, #16
 8002e8e:	4013      	ands	r3, r2
 8002e90:	d002      	beq.n	8002e98 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002e92:	4b5f      	ldr	r3, [pc, #380]	@ (8003010 <UART_SetConfig+0x4fc>)
 8002e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002e96:	e014      	b.n	8002ec2 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8002e98:	4b5e      	ldr	r3, [pc, #376]	@ (8003014 <UART_SetConfig+0x500>)
 8002e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002e9c:	e011      	b.n	8002ec2 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e9e:	f7ff fa61 	bl	8002364 <HAL_RCC_GetSysClockFreq>
 8002ea2:	0003      	movs	r3, r0
 8002ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002ea6:	e00c      	b.n	8002ec2 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ea8:	2380      	movs	r3, #128	@ 0x80
 8002eaa:	021b      	lsls	r3, r3, #8
 8002eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002eae:	e008      	b.n	8002ec2 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002eb4:	231a      	movs	r3, #26
 8002eb6:	2218      	movs	r2, #24
 8002eb8:	189b      	adds	r3, r3, r2
 8002eba:	19db      	adds	r3, r3, r7
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	701a      	strb	r2, [r3, #0]
        break;
 8002ec0:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d100      	bne.n	8002eca <UART_SetConfig+0x3b6>
 8002ec8:	e090      	b.n	8002fec <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ecc:	005a      	lsls	r2, r3, #1
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	085b      	lsrs	r3, r3, #1
 8002ed4:	18d2      	adds	r2, r2, r3
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	0019      	movs	r1, r3
 8002edc:	0010      	movs	r0, r2
 8002ede:	f7fd f913 	bl	8000108 <__udivsi3>
 8002ee2:	0003      	movs	r3, r0
 8002ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ee8:	2b0f      	cmp	r3, #15
 8002eea:	d921      	bls.n	8002f30 <UART_SetConfig+0x41c>
 8002eec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002eee:	2380      	movs	r3, #128	@ 0x80
 8002ef0:	025b      	lsls	r3, r3, #9
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d21c      	bcs.n	8002f30 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ef8:	b29a      	uxth	r2, r3
 8002efa:	200e      	movs	r0, #14
 8002efc:	2418      	movs	r4, #24
 8002efe:	1903      	adds	r3, r0, r4
 8002f00:	19db      	adds	r3, r3, r7
 8002f02:	210f      	movs	r1, #15
 8002f04:	438a      	bics	r2, r1
 8002f06:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f0a:	085b      	lsrs	r3, r3, #1
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	2207      	movs	r2, #7
 8002f10:	4013      	ands	r3, r2
 8002f12:	b299      	uxth	r1, r3
 8002f14:	1903      	adds	r3, r0, r4
 8002f16:	19db      	adds	r3, r3, r7
 8002f18:	1902      	adds	r2, r0, r4
 8002f1a:	19d2      	adds	r2, r2, r7
 8002f1c:	8812      	ldrh	r2, [r2, #0]
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	1902      	adds	r2, r0, r4
 8002f28:	19d2      	adds	r2, r2, r7
 8002f2a:	8812      	ldrh	r2, [r2, #0]
 8002f2c:	60da      	str	r2, [r3, #12]
 8002f2e:	e05d      	b.n	8002fec <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8002f30:	231a      	movs	r3, #26
 8002f32:	2218      	movs	r2, #24
 8002f34:	189b      	adds	r3, r3, r2
 8002f36:	19db      	adds	r3, r3, r7
 8002f38:	2201      	movs	r2, #1
 8002f3a:	701a      	strb	r2, [r3, #0]
 8002f3c:	e056      	b.n	8002fec <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002f3e:	231b      	movs	r3, #27
 8002f40:	2218      	movs	r2, #24
 8002f42:	189b      	adds	r3, r3, r2
 8002f44:	19db      	adds	r3, r3, r7
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	2b08      	cmp	r3, #8
 8002f4a:	d822      	bhi.n	8002f92 <UART_SetConfig+0x47e>
 8002f4c:	009a      	lsls	r2, r3, #2
 8002f4e:	4b32      	ldr	r3, [pc, #200]	@ (8003018 <UART_SetConfig+0x504>)
 8002f50:	18d3      	adds	r3, r2, r3
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f56:	f7ff fa95 	bl	8002484 <HAL_RCC_GetPCLK1Freq>
 8002f5a:	0003      	movs	r3, r0
 8002f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002f5e:	e021      	b.n	8002fa4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f60:	f7ff faa6 	bl	80024b0 <HAL_RCC_GetPCLK2Freq>
 8002f64:	0003      	movs	r3, r0
 8002f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002f68:	e01c      	b.n	8002fa4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f6a:	4b28      	ldr	r3, [pc, #160]	@ (800300c <UART_SetConfig+0x4f8>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	2210      	movs	r2, #16
 8002f70:	4013      	ands	r3, r2
 8002f72:	d002      	beq.n	8002f7a <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002f74:	4b26      	ldr	r3, [pc, #152]	@ (8003010 <UART_SetConfig+0x4fc>)
 8002f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002f78:	e014      	b.n	8002fa4 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 8002f7a:	4b26      	ldr	r3, [pc, #152]	@ (8003014 <UART_SetConfig+0x500>)
 8002f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002f7e:	e011      	b.n	8002fa4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f80:	f7ff f9f0 	bl	8002364 <HAL_RCC_GetSysClockFreq>
 8002f84:	0003      	movs	r3, r0
 8002f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002f88:	e00c      	b.n	8002fa4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f8a:	2380      	movs	r3, #128	@ 0x80
 8002f8c:	021b      	lsls	r3, r3, #8
 8002f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002f90:	e008      	b.n	8002fa4 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 8002f92:	2300      	movs	r3, #0
 8002f94:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002f96:	231a      	movs	r3, #26
 8002f98:	2218      	movs	r2, #24
 8002f9a:	189b      	adds	r3, r3, r2
 8002f9c:	19db      	adds	r3, r3, r7
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	701a      	strb	r2, [r3, #0]
        break;
 8002fa2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002fa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d020      	beq.n	8002fec <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	085a      	lsrs	r2, r3, #1
 8002fb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fb2:	18d2      	adds	r2, r2, r3
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	0019      	movs	r1, r3
 8002fba:	0010      	movs	r0, r2
 8002fbc:	f7fd f8a4 	bl	8000108 <__udivsi3>
 8002fc0:	0003      	movs	r3, r0
 8002fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fc6:	2b0f      	cmp	r3, #15
 8002fc8:	d90a      	bls.n	8002fe0 <UART_SetConfig+0x4cc>
 8002fca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002fcc:	2380      	movs	r3, #128	@ 0x80
 8002fce:	025b      	lsls	r3, r3, #9
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d205      	bcs.n	8002fe0 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fd6:	b29a      	uxth	r2, r3
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	60da      	str	r2, [r3, #12]
 8002fde:	e005      	b.n	8002fec <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8002fe0:	231a      	movs	r3, #26
 8002fe2:	2218      	movs	r2, #24
 8002fe4:	189b      	adds	r3, r3, r2
 8002fe6:	19db      	adds	r3, r3, r7
 8002fe8:	2201      	movs	r2, #1
 8002fea:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002ff8:	231a      	movs	r3, #26
 8002ffa:	2218      	movs	r2, #24
 8002ffc:	189b      	adds	r3, r3, r2
 8002ffe:	19db      	adds	r3, r3, r7
 8003000:	781b      	ldrb	r3, [r3, #0]
}
 8003002:	0018      	movs	r0, r3
 8003004:	46bd      	mov	sp, r7
 8003006:	b00e      	add	sp, #56	@ 0x38
 8003008:	bdb0      	pop	{r4, r5, r7, pc}
 800300a:	46c0      	nop			@ (mov r8, r8)
 800300c:	40021000 	.word	0x40021000
 8003010:	003d0900 	.word	0x003d0900
 8003014:	00f42400 	.word	0x00f42400
 8003018:	08003f18 	.word	0x08003f18

0800301c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003028:	2208      	movs	r2, #8
 800302a:	4013      	ands	r3, r2
 800302c:	d00b      	beq.n	8003046 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	4a4a      	ldr	r2, [pc, #296]	@ (8003160 <UART_AdvFeatureConfig+0x144>)
 8003036:	4013      	ands	r3, r2
 8003038:	0019      	movs	r1, r3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	430a      	orrs	r2, r1
 8003044:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800304a:	2201      	movs	r2, #1
 800304c:	4013      	ands	r3, r2
 800304e:	d00b      	beq.n	8003068 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	4a43      	ldr	r2, [pc, #268]	@ (8003164 <UART_AdvFeatureConfig+0x148>)
 8003058:	4013      	ands	r3, r2
 800305a:	0019      	movs	r1, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	430a      	orrs	r2, r1
 8003066:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306c:	2202      	movs	r2, #2
 800306e:	4013      	ands	r3, r2
 8003070:	d00b      	beq.n	800308a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	4a3b      	ldr	r2, [pc, #236]	@ (8003168 <UART_AdvFeatureConfig+0x14c>)
 800307a:	4013      	ands	r3, r2
 800307c:	0019      	movs	r1, r3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	430a      	orrs	r2, r1
 8003088:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308e:	2204      	movs	r2, #4
 8003090:	4013      	ands	r3, r2
 8003092:	d00b      	beq.n	80030ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	4a34      	ldr	r2, [pc, #208]	@ (800316c <UART_AdvFeatureConfig+0x150>)
 800309c:	4013      	ands	r3, r2
 800309e:	0019      	movs	r1, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b0:	2210      	movs	r2, #16
 80030b2:	4013      	ands	r3, r2
 80030b4:	d00b      	beq.n	80030ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	4a2c      	ldr	r2, [pc, #176]	@ (8003170 <UART_AdvFeatureConfig+0x154>)
 80030be:	4013      	ands	r3, r2
 80030c0:	0019      	movs	r1, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	430a      	orrs	r2, r1
 80030cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d2:	2220      	movs	r2, #32
 80030d4:	4013      	ands	r3, r2
 80030d6:	d00b      	beq.n	80030f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	4a25      	ldr	r2, [pc, #148]	@ (8003174 <UART_AdvFeatureConfig+0x158>)
 80030e0:	4013      	ands	r3, r2
 80030e2:	0019      	movs	r1, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	430a      	orrs	r2, r1
 80030ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030f4:	2240      	movs	r2, #64	@ 0x40
 80030f6:	4013      	ands	r3, r2
 80030f8:	d01d      	beq.n	8003136 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	4a1d      	ldr	r2, [pc, #116]	@ (8003178 <UART_AdvFeatureConfig+0x15c>)
 8003102:	4013      	ands	r3, r2
 8003104:	0019      	movs	r1, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	430a      	orrs	r2, r1
 8003110:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003116:	2380      	movs	r3, #128	@ 0x80
 8003118:	035b      	lsls	r3, r3, #13
 800311a:	429a      	cmp	r2, r3
 800311c:	d10b      	bne.n	8003136 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	4a15      	ldr	r2, [pc, #84]	@ (800317c <UART_AdvFeatureConfig+0x160>)
 8003126:	4013      	ands	r3, r2
 8003128:	0019      	movs	r1, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	430a      	orrs	r2, r1
 8003134:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800313a:	2280      	movs	r2, #128	@ 0x80
 800313c:	4013      	ands	r3, r2
 800313e:	d00b      	beq.n	8003158 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	4a0e      	ldr	r2, [pc, #56]	@ (8003180 <UART_AdvFeatureConfig+0x164>)
 8003148:	4013      	ands	r3, r2
 800314a:	0019      	movs	r1, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	430a      	orrs	r2, r1
 8003156:	605a      	str	r2, [r3, #4]
  }
}
 8003158:	46c0      	nop			@ (mov r8, r8)
 800315a:	46bd      	mov	sp, r7
 800315c:	b002      	add	sp, #8
 800315e:	bd80      	pop	{r7, pc}
 8003160:	ffff7fff 	.word	0xffff7fff
 8003164:	fffdffff 	.word	0xfffdffff
 8003168:	fffeffff 	.word	0xfffeffff
 800316c:	fffbffff 	.word	0xfffbffff
 8003170:	ffffefff 	.word	0xffffefff
 8003174:	ffffdfff 	.word	0xffffdfff
 8003178:	ffefffff 	.word	0xffefffff
 800317c:	ff9fffff 	.word	0xff9fffff
 8003180:	fff7ffff 	.word	0xfff7ffff

08003184 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b092      	sub	sp, #72	@ 0x48
 8003188:	af02      	add	r7, sp, #8
 800318a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2284      	movs	r2, #132	@ 0x84
 8003190:	2100      	movs	r1, #0
 8003192:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003194:	f7fd ff2c 	bl	8000ff0 <HAL_GetTick>
 8003198:	0003      	movs	r3, r0
 800319a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2208      	movs	r2, #8
 80031a4:	4013      	ands	r3, r2
 80031a6:	2b08      	cmp	r3, #8
 80031a8:	d12c      	bne.n	8003204 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031ac:	2280      	movs	r2, #128	@ 0x80
 80031ae:	0391      	lsls	r1, r2, #14
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	4a46      	ldr	r2, [pc, #280]	@ (80032cc <UART_CheckIdleState+0x148>)
 80031b4:	9200      	str	r2, [sp, #0]
 80031b6:	2200      	movs	r2, #0
 80031b8:	f000 f88c 	bl	80032d4 <UART_WaitOnFlagUntilTimeout>
 80031bc:	1e03      	subs	r3, r0, #0
 80031be:	d021      	beq.n	8003204 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031c0:	f3ef 8310 	mrs	r3, PRIMASK
 80031c4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80031c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80031c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80031ca:	2301      	movs	r3, #1
 80031cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031d0:	f383 8810 	msr	PRIMASK, r3
}
 80031d4:	46c0      	nop			@ (mov r8, r8)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2180      	movs	r1, #128	@ 0x80
 80031e2:	438a      	bics	r2, r1
 80031e4:	601a      	str	r2, [r3, #0]
 80031e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031ec:	f383 8810 	msr	PRIMASK, r3
}
 80031f0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2220      	movs	r2, #32
 80031f6:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2278      	movs	r2, #120	@ 0x78
 80031fc:	2100      	movs	r1, #0
 80031fe:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e05f      	b.n	80032c4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	2204      	movs	r2, #4
 800320c:	4013      	ands	r3, r2
 800320e:	2b04      	cmp	r3, #4
 8003210:	d146      	bne.n	80032a0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003212:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003214:	2280      	movs	r2, #128	@ 0x80
 8003216:	03d1      	lsls	r1, r2, #15
 8003218:	6878      	ldr	r0, [r7, #4]
 800321a:	4a2c      	ldr	r2, [pc, #176]	@ (80032cc <UART_CheckIdleState+0x148>)
 800321c:	9200      	str	r2, [sp, #0]
 800321e:	2200      	movs	r2, #0
 8003220:	f000 f858 	bl	80032d4 <UART_WaitOnFlagUntilTimeout>
 8003224:	1e03      	subs	r3, r0, #0
 8003226:	d03b      	beq.n	80032a0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003228:	f3ef 8310 	mrs	r3, PRIMASK
 800322c:	60fb      	str	r3, [r7, #12]
  return(result);
 800322e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003230:	637b      	str	r3, [r7, #52]	@ 0x34
 8003232:	2301      	movs	r3, #1
 8003234:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	f383 8810 	msr	PRIMASK, r3
}
 800323c:	46c0      	nop			@ (mov r8, r8)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4921      	ldr	r1, [pc, #132]	@ (80032d0 <UART_CheckIdleState+0x14c>)
 800324a:	400a      	ands	r2, r1
 800324c:	601a      	str	r2, [r3, #0]
 800324e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003250:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	f383 8810 	msr	PRIMASK, r3
}
 8003258:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800325a:	f3ef 8310 	mrs	r3, PRIMASK
 800325e:	61bb      	str	r3, [r7, #24]
  return(result);
 8003260:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003262:	633b      	str	r3, [r7, #48]	@ 0x30
 8003264:	2301      	movs	r3, #1
 8003266:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	f383 8810 	msr	PRIMASK, r3
}
 800326e:	46c0      	nop			@ (mov r8, r8)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	689a      	ldr	r2, [r3, #8]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2101      	movs	r1, #1
 800327c:	438a      	bics	r2, r1
 800327e:	609a      	str	r2, [r3, #8]
 8003280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003282:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003284:	6a3b      	ldr	r3, [r7, #32]
 8003286:	f383 8810 	msr	PRIMASK, r3
}
 800328a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2280      	movs	r2, #128	@ 0x80
 8003290:	2120      	movs	r1, #32
 8003292:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2278      	movs	r2, #120	@ 0x78
 8003298:	2100      	movs	r1, #0
 800329a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800329c:	2303      	movs	r3, #3
 800329e:	e011      	b.n	80032c4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2220      	movs	r2, #32
 80032a4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2280      	movs	r2, #128	@ 0x80
 80032aa:	2120      	movs	r1, #32
 80032ac:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2278      	movs	r2, #120	@ 0x78
 80032be:	2100      	movs	r1, #0
 80032c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
}
 80032c4:	0018      	movs	r0, r3
 80032c6:	46bd      	mov	sp, r7
 80032c8:	b010      	add	sp, #64	@ 0x40
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	01ffffff 	.word	0x01ffffff
 80032d0:	fffffedf 	.word	0xfffffedf

080032d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	60b9      	str	r1, [r7, #8]
 80032de:	603b      	str	r3, [r7, #0]
 80032e0:	1dfb      	adds	r3, r7, #7
 80032e2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032e4:	e051      	b.n	800338a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	3301      	adds	r3, #1
 80032ea:	d04e      	beq.n	800338a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032ec:	f7fd fe80 	bl	8000ff0 <HAL_GetTick>
 80032f0:	0002      	movs	r2, r0
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	69ba      	ldr	r2, [r7, #24]
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d302      	bcc.n	8003302 <UART_WaitOnFlagUntilTimeout+0x2e>
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d101      	bne.n	8003306 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e051      	b.n	80033aa <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2204      	movs	r2, #4
 800330e:	4013      	ands	r3, r2
 8003310:	d03b      	beq.n	800338a <UART_WaitOnFlagUntilTimeout+0xb6>
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	2b80      	cmp	r3, #128	@ 0x80
 8003316:	d038      	beq.n	800338a <UART_WaitOnFlagUntilTimeout+0xb6>
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	2b40      	cmp	r3, #64	@ 0x40
 800331c:	d035      	beq.n	800338a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	69db      	ldr	r3, [r3, #28]
 8003324:	2208      	movs	r2, #8
 8003326:	4013      	ands	r3, r2
 8003328:	2b08      	cmp	r3, #8
 800332a:	d111      	bne.n	8003350 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2208      	movs	r2, #8
 8003332:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	0018      	movs	r0, r3
 8003338:	f000 f83c 	bl	80033b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2284      	movs	r2, #132	@ 0x84
 8003340:	2108      	movs	r1, #8
 8003342:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2278      	movs	r2, #120	@ 0x78
 8003348:	2100      	movs	r1, #0
 800334a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e02c      	b.n	80033aa <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	69da      	ldr	r2, [r3, #28]
 8003356:	2380      	movs	r3, #128	@ 0x80
 8003358:	011b      	lsls	r3, r3, #4
 800335a:	401a      	ands	r2, r3
 800335c:	2380      	movs	r3, #128	@ 0x80
 800335e:	011b      	lsls	r3, r3, #4
 8003360:	429a      	cmp	r2, r3
 8003362:	d112      	bne.n	800338a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2280      	movs	r2, #128	@ 0x80
 800336a:	0112      	lsls	r2, r2, #4
 800336c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	0018      	movs	r0, r3
 8003372:	f000 f81f 	bl	80033b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2284      	movs	r2, #132	@ 0x84
 800337a:	2120      	movs	r1, #32
 800337c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2278      	movs	r2, #120	@ 0x78
 8003382:	2100      	movs	r1, #0
 8003384:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003386:	2303      	movs	r3, #3
 8003388:	e00f      	b.n	80033aa <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	69db      	ldr	r3, [r3, #28]
 8003390:	68ba      	ldr	r2, [r7, #8]
 8003392:	4013      	ands	r3, r2
 8003394:	68ba      	ldr	r2, [r7, #8]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	425a      	negs	r2, r3
 800339a:	4153      	adcs	r3, r2
 800339c:	b2db      	uxtb	r3, r3
 800339e:	001a      	movs	r2, r3
 80033a0:	1dfb      	adds	r3, r7, #7
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d09e      	beq.n	80032e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033a8:	2300      	movs	r3, #0
}
 80033aa:	0018      	movs	r0, r3
 80033ac:	46bd      	mov	sp, r7
 80033ae:	b004      	add	sp, #16
 80033b0:	bd80      	pop	{r7, pc}
	...

080033b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b08e      	sub	sp, #56	@ 0x38
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033bc:	f3ef 8310 	mrs	r3, PRIMASK
 80033c0:	617b      	str	r3, [r7, #20]
  return(result);
 80033c2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80033c6:	2301      	movs	r3, #1
 80033c8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	f383 8810 	msr	PRIMASK, r3
}
 80033d0:	46c0      	nop			@ (mov r8, r8)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4926      	ldr	r1, [pc, #152]	@ (8003478 <UART_EndRxTransfer+0xc4>)
 80033de:	400a      	ands	r2, r1
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033e4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	f383 8810 	msr	PRIMASK, r3
}
 80033ec:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033ee:	f3ef 8310 	mrs	r3, PRIMASK
 80033f2:	623b      	str	r3, [r7, #32]
  return(result);
 80033f4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80033f8:	2301      	movs	r3, #1
 80033fa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fe:	f383 8810 	msr	PRIMASK, r3
}
 8003402:	46c0      	nop			@ (mov r8, r8)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689a      	ldr	r2, [r3, #8]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	2101      	movs	r1, #1
 8003410:	438a      	bics	r2, r1
 8003412:	609a      	str	r2, [r3, #8]
 8003414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003416:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800341a:	f383 8810 	msr	PRIMASK, r3
}
 800341e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003424:	2b01      	cmp	r3, #1
 8003426:	d118      	bne.n	800345a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003428:	f3ef 8310 	mrs	r3, PRIMASK
 800342c:	60bb      	str	r3, [r7, #8]
  return(result);
 800342e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003430:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003432:	2301      	movs	r3, #1
 8003434:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f383 8810 	msr	PRIMASK, r3
}
 800343c:	46c0      	nop			@ (mov r8, r8)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	2110      	movs	r1, #16
 800344a:	438a      	bics	r2, r1
 800344c:	601a      	str	r2, [r3, #0]
 800344e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003450:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	f383 8810 	msr	PRIMASK, r3
}
 8003458:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2280      	movs	r2, #128	@ 0x80
 800345e:	2120      	movs	r1, #32
 8003460:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800346e:	46c0      	nop			@ (mov r8, r8)
 8003470:	46bd      	mov	sp, r7
 8003472:	b00e      	add	sp, #56	@ 0x38
 8003474:	bd80      	pop	{r7, pc}
 8003476:	46c0      	nop			@ (mov r8, r8)
 8003478:	fffffedf 	.word	0xfffffedf

0800347c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003484:	4b09      	ldr	r3, [pc, #36]	@ (80034ac <USB_DisableGlobalInt+0x30>)
 8003486:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2240      	movs	r2, #64	@ 0x40
 800348c:	5a9b      	ldrh	r3, [r3, r2]
 800348e:	b29b      	uxth	r3, r3
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	b292      	uxth	r2, r2
 8003494:	43d2      	mvns	r2, r2
 8003496:	b292      	uxth	r2, r2
 8003498:	4013      	ands	r3, r2
 800349a:	b299      	uxth	r1, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2240      	movs	r2, #64	@ 0x40
 80034a0:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	0018      	movs	r0, r3
 80034a6:	46bd      	mov	sp, r7
 80034a8:	b004      	add	sp, #16
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	0000bf80 	.word	0x0000bf80

080034b0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	1d3b      	adds	r3, r7, #4
 80034ba:	6019      	str	r1, [r3, #0]
 80034bc:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2240      	movs	r2, #64	@ 0x40
 80034c2:	2101      	movs	r1, #1
 80034c4:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2240      	movs	r2, #64	@ 0x40
 80034ca:	2100      	movs	r1, #0
 80034cc:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2244      	movs	r2, #68	@ 0x44
 80034d2:	2100      	movs	r1, #0
 80034d4:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2250      	movs	r2, #80	@ 0x50
 80034da:	2100      	movs	r1, #0
 80034dc:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	0018      	movs	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	b004      	add	sp, #16
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <std>:
 80034e8:	2300      	movs	r3, #0
 80034ea:	b510      	push	{r4, lr}
 80034ec:	0004      	movs	r4, r0
 80034ee:	6003      	str	r3, [r0, #0]
 80034f0:	6043      	str	r3, [r0, #4]
 80034f2:	6083      	str	r3, [r0, #8]
 80034f4:	8181      	strh	r1, [r0, #12]
 80034f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80034f8:	81c2      	strh	r2, [r0, #14]
 80034fa:	6103      	str	r3, [r0, #16]
 80034fc:	6143      	str	r3, [r0, #20]
 80034fe:	6183      	str	r3, [r0, #24]
 8003500:	0019      	movs	r1, r3
 8003502:	2208      	movs	r2, #8
 8003504:	305c      	adds	r0, #92	@ 0x5c
 8003506:	f000 f9ff 	bl	8003908 <memset>
 800350a:	4b0b      	ldr	r3, [pc, #44]	@ (8003538 <std+0x50>)
 800350c:	6224      	str	r4, [r4, #32]
 800350e:	6263      	str	r3, [r4, #36]	@ 0x24
 8003510:	4b0a      	ldr	r3, [pc, #40]	@ (800353c <std+0x54>)
 8003512:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003514:	4b0a      	ldr	r3, [pc, #40]	@ (8003540 <std+0x58>)
 8003516:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003518:	4b0a      	ldr	r3, [pc, #40]	@ (8003544 <std+0x5c>)
 800351a:	6323      	str	r3, [r4, #48]	@ 0x30
 800351c:	4b0a      	ldr	r3, [pc, #40]	@ (8003548 <std+0x60>)
 800351e:	429c      	cmp	r4, r3
 8003520:	d005      	beq.n	800352e <std+0x46>
 8003522:	4b0a      	ldr	r3, [pc, #40]	@ (800354c <std+0x64>)
 8003524:	429c      	cmp	r4, r3
 8003526:	d002      	beq.n	800352e <std+0x46>
 8003528:	4b09      	ldr	r3, [pc, #36]	@ (8003550 <std+0x68>)
 800352a:	429c      	cmp	r4, r3
 800352c:	d103      	bne.n	8003536 <std+0x4e>
 800352e:	0020      	movs	r0, r4
 8003530:	3058      	adds	r0, #88	@ 0x58
 8003532:	f000 fa69 	bl	8003a08 <__retarget_lock_init_recursive>
 8003536:	bd10      	pop	{r4, pc}
 8003538:	08003731 	.word	0x08003731
 800353c:	08003759 	.word	0x08003759
 8003540:	08003791 	.word	0x08003791
 8003544:	080037bd 	.word	0x080037bd
 8003548:	20000538 	.word	0x20000538
 800354c:	200005a0 	.word	0x200005a0
 8003550:	20000608 	.word	0x20000608

08003554 <stdio_exit_handler>:
 8003554:	b510      	push	{r4, lr}
 8003556:	4a03      	ldr	r2, [pc, #12]	@ (8003564 <stdio_exit_handler+0x10>)
 8003558:	4903      	ldr	r1, [pc, #12]	@ (8003568 <stdio_exit_handler+0x14>)
 800355a:	4804      	ldr	r0, [pc, #16]	@ (800356c <stdio_exit_handler+0x18>)
 800355c:	f000 f86c 	bl	8003638 <_fwalk_sglue>
 8003560:	bd10      	pop	{r4, pc}
 8003562:	46c0      	nop			@ (mov r8, r8)
 8003564:	2000000c 	.word	0x2000000c
 8003568:	08003d15 	.word	0x08003d15
 800356c:	2000001c 	.word	0x2000001c

08003570 <cleanup_stdio>:
 8003570:	6841      	ldr	r1, [r0, #4]
 8003572:	4b0b      	ldr	r3, [pc, #44]	@ (80035a0 <cleanup_stdio+0x30>)
 8003574:	b510      	push	{r4, lr}
 8003576:	0004      	movs	r4, r0
 8003578:	4299      	cmp	r1, r3
 800357a:	d001      	beq.n	8003580 <cleanup_stdio+0x10>
 800357c:	f000 fbca 	bl	8003d14 <_fflush_r>
 8003580:	68a1      	ldr	r1, [r4, #8]
 8003582:	4b08      	ldr	r3, [pc, #32]	@ (80035a4 <cleanup_stdio+0x34>)
 8003584:	4299      	cmp	r1, r3
 8003586:	d002      	beq.n	800358e <cleanup_stdio+0x1e>
 8003588:	0020      	movs	r0, r4
 800358a:	f000 fbc3 	bl	8003d14 <_fflush_r>
 800358e:	68e1      	ldr	r1, [r4, #12]
 8003590:	4b05      	ldr	r3, [pc, #20]	@ (80035a8 <cleanup_stdio+0x38>)
 8003592:	4299      	cmp	r1, r3
 8003594:	d002      	beq.n	800359c <cleanup_stdio+0x2c>
 8003596:	0020      	movs	r0, r4
 8003598:	f000 fbbc 	bl	8003d14 <_fflush_r>
 800359c:	bd10      	pop	{r4, pc}
 800359e:	46c0      	nop			@ (mov r8, r8)
 80035a0:	20000538 	.word	0x20000538
 80035a4:	200005a0 	.word	0x200005a0
 80035a8:	20000608 	.word	0x20000608

080035ac <global_stdio_init.part.0>:
 80035ac:	b510      	push	{r4, lr}
 80035ae:	4b09      	ldr	r3, [pc, #36]	@ (80035d4 <global_stdio_init.part.0+0x28>)
 80035b0:	4a09      	ldr	r2, [pc, #36]	@ (80035d8 <global_stdio_init.part.0+0x2c>)
 80035b2:	2104      	movs	r1, #4
 80035b4:	601a      	str	r2, [r3, #0]
 80035b6:	4809      	ldr	r0, [pc, #36]	@ (80035dc <global_stdio_init.part.0+0x30>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	f7ff ff95 	bl	80034e8 <std>
 80035be:	2201      	movs	r2, #1
 80035c0:	2109      	movs	r1, #9
 80035c2:	4807      	ldr	r0, [pc, #28]	@ (80035e0 <global_stdio_init.part.0+0x34>)
 80035c4:	f7ff ff90 	bl	80034e8 <std>
 80035c8:	2202      	movs	r2, #2
 80035ca:	2112      	movs	r1, #18
 80035cc:	4805      	ldr	r0, [pc, #20]	@ (80035e4 <global_stdio_init.part.0+0x38>)
 80035ce:	f7ff ff8b 	bl	80034e8 <std>
 80035d2:	bd10      	pop	{r4, pc}
 80035d4:	20000670 	.word	0x20000670
 80035d8:	08003555 	.word	0x08003555
 80035dc:	20000538 	.word	0x20000538
 80035e0:	200005a0 	.word	0x200005a0
 80035e4:	20000608 	.word	0x20000608

080035e8 <__sfp_lock_acquire>:
 80035e8:	b510      	push	{r4, lr}
 80035ea:	4802      	ldr	r0, [pc, #8]	@ (80035f4 <__sfp_lock_acquire+0xc>)
 80035ec:	f000 fa0d 	bl	8003a0a <__retarget_lock_acquire_recursive>
 80035f0:	bd10      	pop	{r4, pc}
 80035f2:	46c0      	nop			@ (mov r8, r8)
 80035f4:	20000679 	.word	0x20000679

080035f8 <__sfp_lock_release>:
 80035f8:	b510      	push	{r4, lr}
 80035fa:	4802      	ldr	r0, [pc, #8]	@ (8003604 <__sfp_lock_release+0xc>)
 80035fc:	f000 fa06 	bl	8003a0c <__retarget_lock_release_recursive>
 8003600:	bd10      	pop	{r4, pc}
 8003602:	46c0      	nop			@ (mov r8, r8)
 8003604:	20000679 	.word	0x20000679

08003608 <__sinit>:
 8003608:	b510      	push	{r4, lr}
 800360a:	0004      	movs	r4, r0
 800360c:	f7ff ffec 	bl	80035e8 <__sfp_lock_acquire>
 8003610:	6a23      	ldr	r3, [r4, #32]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d002      	beq.n	800361c <__sinit+0x14>
 8003616:	f7ff ffef 	bl	80035f8 <__sfp_lock_release>
 800361a:	bd10      	pop	{r4, pc}
 800361c:	4b04      	ldr	r3, [pc, #16]	@ (8003630 <__sinit+0x28>)
 800361e:	6223      	str	r3, [r4, #32]
 8003620:	4b04      	ldr	r3, [pc, #16]	@ (8003634 <__sinit+0x2c>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d1f6      	bne.n	8003616 <__sinit+0xe>
 8003628:	f7ff ffc0 	bl	80035ac <global_stdio_init.part.0>
 800362c:	e7f3      	b.n	8003616 <__sinit+0xe>
 800362e:	46c0      	nop			@ (mov r8, r8)
 8003630:	08003571 	.word	0x08003571
 8003634:	20000670 	.word	0x20000670

08003638 <_fwalk_sglue>:
 8003638:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800363a:	0014      	movs	r4, r2
 800363c:	2600      	movs	r6, #0
 800363e:	9000      	str	r0, [sp, #0]
 8003640:	9101      	str	r1, [sp, #4]
 8003642:	68a5      	ldr	r5, [r4, #8]
 8003644:	6867      	ldr	r7, [r4, #4]
 8003646:	3f01      	subs	r7, #1
 8003648:	d504      	bpl.n	8003654 <_fwalk_sglue+0x1c>
 800364a:	6824      	ldr	r4, [r4, #0]
 800364c:	2c00      	cmp	r4, #0
 800364e:	d1f8      	bne.n	8003642 <_fwalk_sglue+0xa>
 8003650:	0030      	movs	r0, r6
 8003652:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003654:	89ab      	ldrh	r3, [r5, #12]
 8003656:	2b01      	cmp	r3, #1
 8003658:	d908      	bls.n	800366c <_fwalk_sglue+0x34>
 800365a:	220e      	movs	r2, #14
 800365c:	5eab      	ldrsh	r3, [r5, r2]
 800365e:	3301      	adds	r3, #1
 8003660:	d004      	beq.n	800366c <_fwalk_sglue+0x34>
 8003662:	0029      	movs	r1, r5
 8003664:	9800      	ldr	r0, [sp, #0]
 8003666:	9b01      	ldr	r3, [sp, #4]
 8003668:	4798      	blx	r3
 800366a:	4306      	orrs	r6, r0
 800366c:	3568      	adds	r5, #104	@ 0x68
 800366e:	e7ea      	b.n	8003646 <_fwalk_sglue+0xe>

08003670 <_puts_r>:
 8003670:	6a03      	ldr	r3, [r0, #32]
 8003672:	b570      	push	{r4, r5, r6, lr}
 8003674:	0005      	movs	r5, r0
 8003676:	000e      	movs	r6, r1
 8003678:	6884      	ldr	r4, [r0, #8]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <_puts_r+0x12>
 800367e:	f7ff ffc3 	bl	8003608 <__sinit>
 8003682:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003684:	07db      	lsls	r3, r3, #31
 8003686:	d405      	bmi.n	8003694 <_puts_r+0x24>
 8003688:	89a3      	ldrh	r3, [r4, #12]
 800368a:	059b      	lsls	r3, r3, #22
 800368c:	d402      	bmi.n	8003694 <_puts_r+0x24>
 800368e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003690:	f000 f9bb 	bl	8003a0a <__retarget_lock_acquire_recursive>
 8003694:	89a3      	ldrh	r3, [r4, #12]
 8003696:	071b      	lsls	r3, r3, #28
 8003698:	d502      	bpl.n	80036a0 <_puts_r+0x30>
 800369a:	6923      	ldr	r3, [r4, #16]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d11f      	bne.n	80036e0 <_puts_r+0x70>
 80036a0:	0021      	movs	r1, r4
 80036a2:	0028      	movs	r0, r5
 80036a4:	f000 f8d2 	bl	800384c <__swsetup_r>
 80036a8:	2800      	cmp	r0, #0
 80036aa:	d019      	beq.n	80036e0 <_puts_r+0x70>
 80036ac:	2501      	movs	r5, #1
 80036ae:	426d      	negs	r5, r5
 80036b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80036b2:	07db      	lsls	r3, r3, #31
 80036b4:	d405      	bmi.n	80036c2 <_puts_r+0x52>
 80036b6:	89a3      	ldrh	r3, [r4, #12]
 80036b8:	059b      	lsls	r3, r3, #22
 80036ba:	d402      	bmi.n	80036c2 <_puts_r+0x52>
 80036bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80036be:	f000 f9a5 	bl	8003a0c <__retarget_lock_release_recursive>
 80036c2:	0028      	movs	r0, r5
 80036c4:	bd70      	pop	{r4, r5, r6, pc}
 80036c6:	3601      	adds	r6, #1
 80036c8:	60a3      	str	r3, [r4, #8]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	da04      	bge.n	80036d8 <_puts_r+0x68>
 80036ce:	69a2      	ldr	r2, [r4, #24]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	dc16      	bgt.n	8003702 <_puts_r+0x92>
 80036d4:	290a      	cmp	r1, #10
 80036d6:	d014      	beq.n	8003702 <_puts_r+0x92>
 80036d8:	6823      	ldr	r3, [r4, #0]
 80036da:	1c5a      	adds	r2, r3, #1
 80036dc:	6022      	str	r2, [r4, #0]
 80036de:	7019      	strb	r1, [r3, #0]
 80036e0:	68a3      	ldr	r3, [r4, #8]
 80036e2:	7831      	ldrb	r1, [r6, #0]
 80036e4:	3b01      	subs	r3, #1
 80036e6:	2900      	cmp	r1, #0
 80036e8:	d1ed      	bne.n	80036c6 <_puts_r+0x56>
 80036ea:	60a3      	str	r3, [r4, #8]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	da0f      	bge.n	8003710 <_puts_r+0xa0>
 80036f0:	0022      	movs	r2, r4
 80036f2:	0028      	movs	r0, r5
 80036f4:	310a      	adds	r1, #10
 80036f6:	f000 f867 	bl	80037c8 <__swbuf_r>
 80036fa:	3001      	adds	r0, #1
 80036fc:	d0d6      	beq.n	80036ac <_puts_r+0x3c>
 80036fe:	250a      	movs	r5, #10
 8003700:	e7d6      	b.n	80036b0 <_puts_r+0x40>
 8003702:	0022      	movs	r2, r4
 8003704:	0028      	movs	r0, r5
 8003706:	f000 f85f 	bl	80037c8 <__swbuf_r>
 800370a:	3001      	adds	r0, #1
 800370c:	d1e8      	bne.n	80036e0 <_puts_r+0x70>
 800370e:	e7cd      	b.n	80036ac <_puts_r+0x3c>
 8003710:	6823      	ldr	r3, [r4, #0]
 8003712:	1c5a      	adds	r2, r3, #1
 8003714:	6022      	str	r2, [r4, #0]
 8003716:	220a      	movs	r2, #10
 8003718:	701a      	strb	r2, [r3, #0]
 800371a:	e7f0      	b.n	80036fe <_puts_r+0x8e>

0800371c <puts>:
 800371c:	b510      	push	{r4, lr}
 800371e:	4b03      	ldr	r3, [pc, #12]	@ (800372c <puts+0x10>)
 8003720:	0001      	movs	r1, r0
 8003722:	6818      	ldr	r0, [r3, #0]
 8003724:	f7ff ffa4 	bl	8003670 <_puts_r>
 8003728:	bd10      	pop	{r4, pc}
 800372a:	46c0      	nop			@ (mov r8, r8)
 800372c:	20000018 	.word	0x20000018

08003730 <__sread>:
 8003730:	b570      	push	{r4, r5, r6, lr}
 8003732:	000c      	movs	r4, r1
 8003734:	250e      	movs	r5, #14
 8003736:	5f49      	ldrsh	r1, [r1, r5]
 8003738:	f000 f914 	bl	8003964 <_read_r>
 800373c:	2800      	cmp	r0, #0
 800373e:	db03      	blt.n	8003748 <__sread+0x18>
 8003740:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003742:	181b      	adds	r3, r3, r0
 8003744:	6563      	str	r3, [r4, #84]	@ 0x54
 8003746:	bd70      	pop	{r4, r5, r6, pc}
 8003748:	89a3      	ldrh	r3, [r4, #12]
 800374a:	4a02      	ldr	r2, [pc, #8]	@ (8003754 <__sread+0x24>)
 800374c:	4013      	ands	r3, r2
 800374e:	81a3      	strh	r3, [r4, #12]
 8003750:	e7f9      	b.n	8003746 <__sread+0x16>
 8003752:	46c0      	nop			@ (mov r8, r8)
 8003754:	ffffefff 	.word	0xffffefff

08003758 <__swrite>:
 8003758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800375a:	001f      	movs	r7, r3
 800375c:	898b      	ldrh	r3, [r1, #12]
 800375e:	0005      	movs	r5, r0
 8003760:	000c      	movs	r4, r1
 8003762:	0016      	movs	r6, r2
 8003764:	05db      	lsls	r3, r3, #23
 8003766:	d505      	bpl.n	8003774 <__swrite+0x1c>
 8003768:	230e      	movs	r3, #14
 800376a:	5ec9      	ldrsh	r1, [r1, r3]
 800376c:	2200      	movs	r2, #0
 800376e:	2302      	movs	r3, #2
 8003770:	f000 f8e4 	bl	800393c <_lseek_r>
 8003774:	89a3      	ldrh	r3, [r4, #12]
 8003776:	4a05      	ldr	r2, [pc, #20]	@ (800378c <__swrite+0x34>)
 8003778:	0028      	movs	r0, r5
 800377a:	4013      	ands	r3, r2
 800377c:	81a3      	strh	r3, [r4, #12]
 800377e:	0032      	movs	r2, r6
 8003780:	230e      	movs	r3, #14
 8003782:	5ee1      	ldrsh	r1, [r4, r3]
 8003784:	003b      	movs	r3, r7
 8003786:	f000 f901 	bl	800398c <_write_r>
 800378a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800378c:	ffffefff 	.word	0xffffefff

08003790 <__sseek>:
 8003790:	b570      	push	{r4, r5, r6, lr}
 8003792:	000c      	movs	r4, r1
 8003794:	250e      	movs	r5, #14
 8003796:	5f49      	ldrsh	r1, [r1, r5]
 8003798:	f000 f8d0 	bl	800393c <_lseek_r>
 800379c:	89a3      	ldrh	r3, [r4, #12]
 800379e:	1c42      	adds	r2, r0, #1
 80037a0:	d103      	bne.n	80037aa <__sseek+0x1a>
 80037a2:	4a05      	ldr	r2, [pc, #20]	@ (80037b8 <__sseek+0x28>)
 80037a4:	4013      	ands	r3, r2
 80037a6:	81a3      	strh	r3, [r4, #12]
 80037a8:	bd70      	pop	{r4, r5, r6, pc}
 80037aa:	2280      	movs	r2, #128	@ 0x80
 80037ac:	0152      	lsls	r2, r2, #5
 80037ae:	4313      	orrs	r3, r2
 80037b0:	81a3      	strh	r3, [r4, #12]
 80037b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80037b4:	e7f8      	b.n	80037a8 <__sseek+0x18>
 80037b6:	46c0      	nop			@ (mov r8, r8)
 80037b8:	ffffefff 	.word	0xffffefff

080037bc <__sclose>:
 80037bc:	b510      	push	{r4, lr}
 80037be:	230e      	movs	r3, #14
 80037c0:	5ec9      	ldrsh	r1, [r1, r3]
 80037c2:	f000 f8a9 	bl	8003918 <_close_r>
 80037c6:	bd10      	pop	{r4, pc}

080037c8 <__swbuf_r>:
 80037c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ca:	0006      	movs	r6, r0
 80037cc:	000d      	movs	r5, r1
 80037ce:	0014      	movs	r4, r2
 80037d0:	2800      	cmp	r0, #0
 80037d2:	d004      	beq.n	80037de <__swbuf_r+0x16>
 80037d4:	6a03      	ldr	r3, [r0, #32]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d101      	bne.n	80037de <__swbuf_r+0x16>
 80037da:	f7ff ff15 	bl	8003608 <__sinit>
 80037de:	69a3      	ldr	r3, [r4, #24]
 80037e0:	60a3      	str	r3, [r4, #8]
 80037e2:	89a3      	ldrh	r3, [r4, #12]
 80037e4:	071b      	lsls	r3, r3, #28
 80037e6:	d502      	bpl.n	80037ee <__swbuf_r+0x26>
 80037e8:	6923      	ldr	r3, [r4, #16]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d109      	bne.n	8003802 <__swbuf_r+0x3a>
 80037ee:	0021      	movs	r1, r4
 80037f0:	0030      	movs	r0, r6
 80037f2:	f000 f82b 	bl	800384c <__swsetup_r>
 80037f6:	2800      	cmp	r0, #0
 80037f8:	d003      	beq.n	8003802 <__swbuf_r+0x3a>
 80037fa:	2501      	movs	r5, #1
 80037fc:	426d      	negs	r5, r5
 80037fe:	0028      	movs	r0, r5
 8003800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003802:	6923      	ldr	r3, [r4, #16]
 8003804:	6820      	ldr	r0, [r4, #0]
 8003806:	b2ef      	uxtb	r7, r5
 8003808:	1ac0      	subs	r0, r0, r3
 800380a:	6963      	ldr	r3, [r4, #20]
 800380c:	b2ed      	uxtb	r5, r5
 800380e:	4283      	cmp	r3, r0
 8003810:	dc05      	bgt.n	800381e <__swbuf_r+0x56>
 8003812:	0021      	movs	r1, r4
 8003814:	0030      	movs	r0, r6
 8003816:	f000 fa7d 	bl	8003d14 <_fflush_r>
 800381a:	2800      	cmp	r0, #0
 800381c:	d1ed      	bne.n	80037fa <__swbuf_r+0x32>
 800381e:	68a3      	ldr	r3, [r4, #8]
 8003820:	3001      	adds	r0, #1
 8003822:	3b01      	subs	r3, #1
 8003824:	60a3      	str	r3, [r4, #8]
 8003826:	6823      	ldr	r3, [r4, #0]
 8003828:	1c5a      	adds	r2, r3, #1
 800382a:	6022      	str	r2, [r4, #0]
 800382c:	701f      	strb	r7, [r3, #0]
 800382e:	6963      	ldr	r3, [r4, #20]
 8003830:	4283      	cmp	r3, r0
 8003832:	d004      	beq.n	800383e <__swbuf_r+0x76>
 8003834:	89a3      	ldrh	r3, [r4, #12]
 8003836:	07db      	lsls	r3, r3, #31
 8003838:	d5e1      	bpl.n	80037fe <__swbuf_r+0x36>
 800383a:	2d0a      	cmp	r5, #10
 800383c:	d1df      	bne.n	80037fe <__swbuf_r+0x36>
 800383e:	0021      	movs	r1, r4
 8003840:	0030      	movs	r0, r6
 8003842:	f000 fa67 	bl	8003d14 <_fflush_r>
 8003846:	2800      	cmp	r0, #0
 8003848:	d0d9      	beq.n	80037fe <__swbuf_r+0x36>
 800384a:	e7d6      	b.n	80037fa <__swbuf_r+0x32>

0800384c <__swsetup_r>:
 800384c:	4b2d      	ldr	r3, [pc, #180]	@ (8003904 <__swsetup_r+0xb8>)
 800384e:	b570      	push	{r4, r5, r6, lr}
 8003850:	0005      	movs	r5, r0
 8003852:	6818      	ldr	r0, [r3, #0]
 8003854:	000c      	movs	r4, r1
 8003856:	2800      	cmp	r0, #0
 8003858:	d004      	beq.n	8003864 <__swsetup_r+0x18>
 800385a:	6a03      	ldr	r3, [r0, #32]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d101      	bne.n	8003864 <__swsetup_r+0x18>
 8003860:	f7ff fed2 	bl	8003608 <__sinit>
 8003864:	220c      	movs	r2, #12
 8003866:	5ea3      	ldrsh	r3, [r4, r2]
 8003868:	071a      	lsls	r2, r3, #28
 800386a:	d423      	bmi.n	80038b4 <__swsetup_r+0x68>
 800386c:	06da      	lsls	r2, r3, #27
 800386e:	d407      	bmi.n	8003880 <__swsetup_r+0x34>
 8003870:	2209      	movs	r2, #9
 8003872:	602a      	str	r2, [r5, #0]
 8003874:	2240      	movs	r2, #64	@ 0x40
 8003876:	2001      	movs	r0, #1
 8003878:	4313      	orrs	r3, r2
 800387a:	81a3      	strh	r3, [r4, #12]
 800387c:	4240      	negs	r0, r0
 800387e:	e03a      	b.n	80038f6 <__swsetup_r+0xaa>
 8003880:	075b      	lsls	r3, r3, #29
 8003882:	d513      	bpl.n	80038ac <__swsetup_r+0x60>
 8003884:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003886:	2900      	cmp	r1, #0
 8003888:	d008      	beq.n	800389c <__swsetup_r+0x50>
 800388a:	0023      	movs	r3, r4
 800388c:	3344      	adds	r3, #68	@ 0x44
 800388e:	4299      	cmp	r1, r3
 8003890:	d002      	beq.n	8003898 <__swsetup_r+0x4c>
 8003892:	0028      	movs	r0, r5
 8003894:	f000 f8bc 	bl	8003a10 <_free_r>
 8003898:	2300      	movs	r3, #0
 800389a:	6363      	str	r3, [r4, #52]	@ 0x34
 800389c:	2224      	movs	r2, #36	@ 0x24
 800389e:	89a3      	ldrh	r3, [r4, #12]
 80038a0:	4393      	bics	r3, r2
 80038a2:	81a3      	strh	r3, [r4, #12]
 80038a4:	2300      	movs	r3, #0
 80038a6:	6063      	str	r3, [r4, #4]
 80038a8:	6923      	ldr	r3, [r4, #16]
 80038aa:	6023      	str	r3, [r4, #0]
 80038ac:	2308      	movs	r3, #8
 80038ae:	89a2      	ldrh	r2, [r4, #12]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	81a3      	strh	r3, [r4, #12]
 80038b4:	6923      	ldr	r3, [r4, #16]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d10b      	bne.n	80038d2 <__swsetup_r+0x86>
 80038ba:	21a0      	movs	r1, #160	@ 0xa0
 80038bc:	2280      	movs	r2, #128	@ 0x80
 80038be:	89a3      	ldrh	r3, [r4, #12]
 80038c0:	0089      	lsls	r1, r1, #2
 80038c2:	0092      	lsls	r2, r2, #2
 80038c4:	400b      	ands	r3, r1
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d003      	beq.n	80038d2 <__swsetup_r+0x86>
 80038ca:	0021      	movs	r1, r4
 80038cc:	0028      	movs	r0, r5
 80038ce:	f000 fa77 	bl	8003dc0 <__smakebuf_r>
 80038d2:	220c      	movs	r2, #12
 80038d4:	5ea3      	ldrsh	r3, [r4, r2]
 80038d6:	2101      	movs	r1, #1
 80038d8:	001a      	movs	r2, r3
 80038da:	400a      	ands	r2, r1
 80038dc:	420b      	tst	r3, r1
 80038de:	d00b      	beq.n	80038f8 <__swsetup_r+0xac>
 80038e0:	2200      	movs	r2, #0
 80038e2:	60a2      	str	r2, [r4, #8]
 80038e4:	6962      	ldr	r2, [r4, #20]
 80038e6:	4252      	negs	r2, r2
 80038e8:	61a2      	str	r2, [r4, #24]
 80038ea:	2000      	movs	r0, #0
 80038ec:	6922      	ldr	r2, [r4, #16]
 80038ee:	4282      	cmp	r2, r0
 80038f0:	d101      	bne.n	80038f6 <__swsetup_r+0xaa>
 80038f2:	061a      	lsls	r2, r3, #24
 80038f4:	d4be      	bmi.n	8003874 <__swsetup_r+0x28>
 80038f6:	bd70      	pop	{r4, r5, r6, pc}
 80038f8:	0799      	lsls	r1, r3, #30
 80038fa:	d400      	bmi.n	80038fe <__swsetup_r+0xb2>
 80038fc:	6962      	ldr	r2, [r4, #20]
 80038fe:	60a2      	str	r2, [r4, #8]
 8003900:	e7f3      	b.n	80038ea <__swsetup_r+0x9e>
 8003902:	46c0      	nop			@ (mov r8, r8)
 8003904:	20000018 	.word	0x20000018

08003908 <memset>:
 8003908:	0003      	movs	r3, r0
 800390a:	1882      	adds	r2, r0, r2
 800390c:	4293      	cmp	r3, r2
 800390e:	d100      	bne.n	8003912 <memset+0xa>
 8003910:	4770      	bx	lr
 8003912:	7019      	strb	r1, [r3, #0]
 8003914:	3301      	adds	r3, #1
 8003916:	e7f9      	b.n	800390c <memset+0x4>

08003918 <_close_r>:
 8003918:	2300      	movs	r3, #0
 800391a:	b570      	push	{r4, r5, r6, lr}
 800391c:	4d06      	ldr	r5, [pc, #24]	@ (8003938 <_close_r+0x20>)
 800391e:	0004      	movs	r4, r0
 8003920:	0008      	movs	r0, r1
 8003922:	602b      	str	r3, [r5, #0]
 8003924:	f7fd fa6c 	bl	8000e00 <_close>
 8003928:	1c43      	adds	r3, r0, #1
 800392a:	d103      	bne.n	8003934 <_close_r+0x1c>
 800392c:	682b      	ldr	r3, [r5, #0]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d000      	beq.n	8003934 <_close_r+0x1c>
 8003932:	6023      	str	r3, [r4, #0]
 8003934:	bd70      	pop	{r4, r5, r6, pc}
 8003936:	46c0      	nop			@ (mov r8, r8)
 8003938:	20000674 	.word	0x20000674

0800393c <_lseek_r>:
 800393c:	b570      	push	{r4, r5, r6, lr}
 800393e:	0004      	movs	r4, r0
 8003940:	0008      	movs	r0, r1
 8003942:	0011      	movs	r1, r2
 8003944:	001a      	movs	r2, r3
 8003946:	2300      	movs	r3, #0
 8003948:	4d05      	ldr	r5, [pc, #20]	@ (8003960 <_lseek_r+0x24>)
 800394a:	602b      	str	r3, [r5, #0]
 800394c:	f7fd fa79 	bl	8000e42 <_lseek>
 8003950:	1c43      	adds	r3, r0, #1
 8003952:	d103      	bne.n	800395c <_lseek_r+0x20>
 8003954:	682b      	ldr	r3, [r5, #0]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d000      	beq.n	800395c <_lseek_r+0x20>
 800395a:	6023      	str	r3, [r4, #0]
 800395c:	bd70      	pop	{r4, r5, r6, pc}
 800395e:	46c0      	nop			@ (mov r8, r8)
 8003960:	20000674 	.word	0x20000674

08003964 <_read_r>:
 8003964:	b570      	push	{r4, r5, r6, lr}
 8003966:	0004      	movs	r4, r0
 8003968:	0008      	movs	r0, r1
 800396a:	0011      	movs	r1, r2
 800396c:	001a      	movs	r2, r3
 800396e:	2300      	movs	r3, #0
 8003970:	4d05      	ldr	r5, [pc, #20]	@ (8003988 <_read_r+0x24>)
 8003972:	602b      	str	r3, [r5, #0]
 8003974:	f7fd fa0b 	bl	8000d8e <_read>
 8003978:	1c43      	adds	r3, r0, #1
 800397a:	d103      	bne.n	8003984 <_read_r+0x20>
 800397c:	682b      	ldr	r3, [r5, #0]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d000      	beq.n	8003984 <_read_r+0x20>
 8003982:	6023      	str	r3, [r4, #0]
 8003984:	bd70      	pop	{r4, r5, r6, pc}
 8003986:	46c0      	nop			@ (mov r8, r8)
 8003988:	20000674 	.word	0x20000674

0800398c <_write_r>:
 800398c:	b570      	push	{r4, r5, r6, lr}
 800398e:	0004      	movs	r4, r0
 8003990:	0008      	movs	r0, r1
 8003992:	0011      	movs	r1, r2
 8003994:	001a      	movs	r2, r3
 8003996:	2300      	movs	r3, #0
 8003998:	4d05      	ldr	r5, [pc, #20]	@ (80039b0 <_write_r+0x24>)
 800399a:	602b      	str	r3, [r5, #0]
 800399c:	f7fd fa14 	bl	8000dc8 <_write>
 80039a0:	1c43      	adds	r3, r0, #1
 80039a2:	d103      	bne.n	80039ac <_write_r+0x20>
 80039a4:	682b      	ldr	r3, [r5, #0]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d000      	beq.n	80039ac <_write_r+0x20>
 80039aa:	6023      	str	r3, [r4, #0]
 80039ac:	bd70      	pop	{r4, r5, r6, pc}
 80039ae:	46c0      	nop			@ (mov r8, r8)
 80039b0:	20000674 	.word	0x20000674

080039b4 <__errno>:
 80039b4:	4b01      	ldr	r3, [pc, #4]	@ (80039bc <__errno+0x8>)
 80039b6:	6818      	ldr	r0, [r3, #0]
 80039b8:	4770      	bx	lr
 80039ba:	46c0      	nop			@ (mov r8, r8)
 80039bc:	20000018 	.word	0x20000018

080039c0 <__libc_init_array>:
 80039c0:	b570      	push	{r4, r5, r6, lr}
 80039c2:	2600      	movs	r6, #0
 80039c4:	4c0c      	ldr	r4, [pc, #48]	@ (80039f8 <__libc_init_array+0x38>)
 80039c6:	4d0d      	ldr	r5, [pc, #52]	@ (80039fc <__libc_init_array+0x3c>)
 80039c8:	1b64      	subs	r4, r4, r5
 80039ca:	10a4      	asrs	r4, r4, #2
 80039cc:	42a6      	cmp	r6, r4
 80039ce:	d109      	bne.n	80039e4 <__libc_init_array+0x24>
 80039d0:	2600      	movs	r6, #0
 80039d2:	f000 fa6d 	bl	8003eb0 <_init>
 80039d6:	4c0a      	ldr	r4, [pc, #40]	@ (8003a00 <__libc_init_array+0x40>)
 80039d8:	4d0a      	ldr	r5, [pc, #40]	@ (8003a04 <__libc_init_array+0x44>)
 80039da:	1b64      	subs	r4, r4, r5
 80039dc:	10a4      	asrs	r4, r4, #2
 80039de:	42a6      	cmp	r6, r4
 80039e0:	d105      	bne.n	80039ee <__libc_init_array+0x2e>
 80039e2:	bd70      	pop	{r4, r5, r6, pc}
 80039e4:	00b3      	lsls	r3, r6, #2
 80039e6:	58eb      	ldr	r3, [r5, r3]
 80039e8:	4798      	blx	r3
 80039ea:	3601      	adds	r6, #1
 80039ec:	e7ee      	b.n	80039cc <__libc_init_array+0xc>
 80039ee:	00b3      	lsls	r3, r6, #2
 80039f0:	58eb      	ldr	r3, [r5, r3]
 80039f2:	4798      	blx	r3
 80039f4:	3601      	adds	r6, #1
 80039f6:	e7f2      	b.n	80039de <__libc_init_array+0x1e>
 80039f8:	08003f44 	.word	0x08003f44
 80039fc:	08003f44 	.word	0x08003f44
 8003a00:	08003f48 	.word	0x08003f48
 8003a04:	08003f44 	.word	0x08003f44

08003a08 <__retarget_lock_init_recursive>:
 8003a08:	4770      	bx	lr

08003a0a <__retarget_lock_acquire_recursive>:
 8003a0a:	4770      	bx	lr

08003a0c <__retarget_lock_release_recursive>:
 8003a0c:	4770      	bx	lr
	...

08003a10 <_free_r>:
 8003a10:	b570      	push	{r4, r5, r6, lr}
 8003a12:	0005      	movs	r5, r0
 8003a14:	1e0c      	subs	r4, r1, #0
 8003a16:	d010      	beq.n	8003a3a <_free_r+0x2a>
 8003a18:	3c04      	subs	r4, #4
 8003a1a:	6823      	ldr	r3, [r4, #0]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	da00      	bge.n	8003a22 <_free_r+0x12>
 8003a20:	18e4      	adds	r4, r4, r3
 8003a22:	0028      	movs	r0, r5
 8003a24:	f000 f8e0 	bl	8003be8 <__malloc_lock>
 8003a28:	4a1d      	ldr	r2, [pc, #116]	@ (8003aa0 <_free_r+0x90>)
 8003a2a:	6813      	ldr	r3, [r2, #0]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d105      	bne.n	8003a3c <_free_r+0x2c>
 8003a30:	6063      	str	r3, [r4, #4]
 8003a32:	6014      	str	r4, [r2, #0]
 8003a34:	0028      	movs	r0, r5
 8003a36:	f000 f8df 	bl	8003bf8 <__malloc_unlock>
 8003a3a:	bd70      	pop	{r4, r5, r6, pc}
 8003a3c:	42a3      	cmp	r3, r4
 8003a3e:	d908      	bls.n	8003a52 <_free_r+0x42>
 8003a40:	6820      	ldr	r0, [r4, #0]
 8003a42:	1821      	adds	r1, r4, r0
 8003a44:	428b      	cmp	r3, r1
 8003a46:	d1f3      	bne.n	8003a30 <_free_r+0x20>
 8003a48:	6819      	ldr	r1, [r3, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	1809      	adds	r1, r1, r0
 8003a4e:	6021      	str	r1, [r4, #0]
 8003a50:	e7ee      	b.n	8003a30 <_free_r+0x20>
 8003a52:	001a      	movs	r2, r3
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d001      	beq.n	8003a5e <_free_r+0x4e>
 8003a5a:	42a3      	cmp	r3, r4
 8003a5c:	d9f9      	bls.n	8003a52 <_free_r+0x42>
 8003a5e:	6811      	ldr	r1, [r2, #0]
 8003a60:	1850      	adds	r0, r2, r1
 8003a62:	42a0      	cmp	r0, r4
 8003a64:	d10b      	bne.n	8003a7e <_free_r+0x6e>
 8003a66:	6820      	ldr	r0, [r4, #0]
 8003a68:	1809      	adds	r1, r1, r0
 8003a6a:	1850      	adds	r0, r2, r1
 8003a6c:	6011      	str	r1, [r2, #0]
 8003a6e:	4283      	cmp	r3, r0
 8003a70:	d1e0      	bne.n	8003a34 <_free_r+0x24>
 8003a72:	6818      	ldr	r0, [r3, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	1841      	adds	r1, r0, r1
 8003a78:	6011      	str	r1, [r2, #0]
 8003a7a:	6053      	str	r3, [r2, #4]
 8003a7c:	e7da      	b.n	8003a34 <_free_r+0x24>
 8003a7e:	42a0      	cmp	r0, r4
 8003a80:	d902      	bls.n	8003a88 <_free_r+0x78>
 8003a82:	230c      	movs	r3, #12
 8003a84:	602b      	str	r3, [r5, #0]
 8003a86:	e7d5      	b.n	8003a34 <_free_r+0x24>
 8003a88:	6820      	ldr	r0, [r4, #0]
 8003a8a:	1821      	adds	r1, r4, r0
 8003a8c:	428b      	cmp	r3, r1
 8003a8e:	d103      	bne.n	8003a98 <_free_r+0x88>
 8003a90:	6819      	ldr	r1, [r3, #0]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	1809      	adds	r1, r1, r0
 8003a96:	6021      	str	r1, [r4, #0]
 8003a98:	6063      	str	r3, [r4, #4]
 8003a9a:	6054      	str	r4, [r2, #4]
 8003a9c:	e7ca      	b.n	8003a34 <_free_r+0x24>
 8003a9e:	46c0      	nop			@ (mov r8, r8)
 8003aa0:	20000680 	.word	0x20000680

08003aa4 <sbrk_aligned>:
 8003aa4:	b570      	push	{r4, r5, r6, lr}
 8003aa6:	4e0f      	ldr	r6, [pc, #60]	@ (8003ae4 <sbrk_aligned+0x40>)
 8003aa8:	000d      	movs	r5, r1
 8003aaa:	6831      	ldr	r1, [r6, #0]
 8003aac:	0004      	movs	r4, r0
 8003aae:	2900      	cmp	r1, #0
 8003ab0:	d102      	bne.n	8003ab8 <sbrk_aligned+0x14>
 8003ab2:	f000 f9eb 	bl	8003e8c <_sbrk_r>
 8003ab6:	6030      	str	r0, [r6, #0]
 8003ab8:	0029      	movs	r1, r5
 8003aba:	0020      	movs	r0, r4
 8003abc:	f000 f9e6 	bl	8003e8c <_sbrk_r>
 8003ac0:	1c43      	adds	r3, r0, #1
 8003ac2:	d103      	bne.n	8003acc <sbrk_aligned+0x28>
 8003ac4:	2501      	movs	r5, #1
 8003ac6:	426d      	negs	r5, r5
 8003ac8:	0028      	movs	r0, r5
 8003aca:	bd70      	pop	{r4, r5, r6, pc}
 8003acc:	2303      	movs	r3, #3
 8003ace:	1cc5      	adds	r5, r0, #3
 8003ad0:	439d      	bics	r5, r3
 8003ad2:	42a8      	cmp	r0, r5
 8003ad4:	d0f8      	beq.n	8003ac8 <sbrk_aligned+0x24>
 8003ad6:	1a29      	subs	r1, r5, r0
 8003ad8:	0020      	movs	r0, r4
 8003ada:	f000 f9d7 	bl	8003e8c <_sbrk_r>
 8003ade:	3001      	adds	r0, #1
 8003ae0:	d1f2      	bne.n	8003ac8 <sbrk_aligned+0x24>
 8003ae2:	e7ef      	b.n	8003ac4 <sbrk_aligned+0x20>
 8003ae4:	2000067c 	.word	0x2000067c

08003ae8 <_malloc_r>:
 8003ae8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003aea:	2203      	movs	r2, #3
 8003aec:	1ccb      	adds	r3, r1, #3
 8003aee:	4393      	bics	r3, r2
 8003af0:	3308      	adds	r3, #8
 8003af2:	0005      	movs	r5, r0
 8003af4:	001f      	movs	r7, r3
 8003af6:	2b0c      	cmp	r3, #12
 8003af8:	d234      	bcs.n	8003b64 <_malloc_r+0x7c>
 8003afa:	270c      	movs	r7, #12
 8003afc:	42b9      	cmp	r1, r7
 8003afe:	d833      	bhi.n	8003b68 <_malloc_r+0x80>
 8003b00:	0028      	movs	r0, r5
 8003b02:	f000 f871 	bl	8003be8 <__malloc_lock>
 8003b06:	4e37      	ldr	r6, [pc, #220]	@ (8003be4 <_malloc_r+0xfc>)
 8003b08:	6833      	ldr	r3, [r6, #0]
 8003b0a:	001c      	movs	r4, r3
 8003b0c:	2c00      	cmp	r4, #0
 8003b0e:	d12f      	bne.n	8003b70 <_malloc_r+0x88>
 8003b10:	0039      	movs	r1, r7
 8003b12:	0028      	movs	r0, r5
 8003b14:	f7ff ffc6 	bl	8003aa4 <sbrk_aligned>
 8003b18:	0004      	movs	r4, r0
 8003b1a:	1c43      	adds	r3, r0, #1
 8003b1c:	d15f      	bne.n	8003bde <_malloc_r+0xf6>
 8003b1e:	6834      	ldr	r4, [r6, #0]
 8003b20:	9400      	str	r4, [sp, #0]
 8003b22:	9b00      	ldr	r3, [sp, #0]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d14a      	bne.n	8003bbe <_malloc_r+0xd6>
 8003b28:	2c00      	cmp	r4, #0
 8003b2a:	d052      	beq.n	8003bd2 <_malloc_r+0xea>
 8003b2c:	6823      	ldr	r3, [r4, #0]
 8003b2e:	0028      	movs	r0, r5
 8003b30:	18e3      	adds	r3, r4, r3
 8003b32:	9900      	ldr	r1, [sp, #0]
 8003b34:	9301      	str	r3, [sp, #4]
 8003b36:	f000 f9a9 	bl	8003e8c <_sbrk_r>
 8003b3a:	9b01      	ldr	r3, [sp, #4]
 8003b3c:	4283      	cmp	r3, r0
 8003b3e:	d148      	bne.n	8003bd2 <_malloc_r+0xea>
 8003b40:	6823      	ldr	r3, [r4, #0]
 8003b42:	0028      	movs	r0, r5
 8003b44:	1aff      	subs	r7, r7, r3
 8003b46:	0039      	movs	r1, r7
 8003b48:	f7ff ffac 	bl	8003aa4 <sbrk_aligned>
 8003b4c:	3001      	adds	r0, #1
 8003b4e:	d040      	beq.n	8003bd2 <_malloc_r+0xea>
 8003b50:	6823      	ldr	r3, [r4, #0]
 8003b52:	19db      	adds	r3, r3, r7
 8003b54:	6023      	str	r3, [r4, #0]
 8003b56:	6833      	ldr	r3, [r6, #0]
 8003b58:	685a      	ldr	r2, [r3, #4]
 8003b5a:	2a00      	cmp	r2, #0
 8003b5c:	d133      	bne.n	8003bc6 <_malloc_r+0xde>
 8003b5e:	9b00      	ldr	r3, [sp, #0]
 8003b60:	6033      	str	r3, [r6, #0]
 8003b62:	e019      	b.n	8003b98 <_malloc_r+0xb0>
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	dac9      	bge.n	8003afc <_malloc_r+0x14>
 8003b68:	230c      	movs	r3, #12
 8003b6a:	602b      	str	r3, [r5, #0]
 8003b6c:	2000      	movs	r0, #0
 8003b6e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003b70:	6821      	ldr	r1, [r4, #0]
 8003b72:	1bc9      	subs	r1, r1, r7
 8003b74:	d420      	bmi.n	8003bb8 <_malloc_r+0xd0>
 8003b76:	290b      	cmp	r1, #11
 8003b78:	d90a      	bls.n	8003b90 <_malloc_r+0xa8>
 8003b7a:	19e2      	adds	r2, r4, r7
 8003b7c:	6027      	str	r7, [r4, #0]
 8003b7e:	42a3      	cmp	r3, r4
 8003b80:	d104      	bne.n	8003b8c <_malloc_r+0xa4>
 8003b82:	6032      	str	r2, [r6, #0]
 8003b84:	6863      	ldr	r3, [r4, #4]
 8003b86:	6011      	str	r1, [r2, #0]
 8003b88:	6053      	str	r3, [r2, #4]
 8003b8a:	e005      	b.n	8003b98 <_malloc_r+0xb0>
 8003b8c:	605a      	str	r2, [r3, #4]
 8003b8e:	e7f9      	b.n	8003b84 <_malloc_r+0x9c>
 8003b90:	6862      	ldr	r2, [r4, #4]
 8003b92:	42a3      	cmp	r3, r4
 8003b94:	d10e      	bne.n	8003bb4 <_malloc_r+0xcc>
 8003b96:	6032      	str	r2, [r6, #0]
 8003b98:	0028      	movs	r0, r5
 8003b9a:	f000 f82d 	bl	8003bf8 <__malloc_unlock>
 8003b9e:	0020      	movs	r0, r4
 8003ba0:	2207      	movs	r2, #7
 8003ba2:	300b      	adds	r0, #11
 8003ba4:	1d23      	adds	r3, r4, #4
 8003ba6:	4390      	bics	r0, r2
 8003ba8:	1ac2      	subs	r2, r0, r3
 8003baa:	4298      	cmp	r0, r3
 8003bac:	d0df      	beq.n	8003b6e <_malloc_r+0x86>
 8003bae:	1a1b      	subs	r3, r3, r0
 8003bb0:	50a3      	str	r3, [r4, r2]
 8003bb2:	e7dc      	b.n	8003b6e <_malloc_r+0x86>
 8003bb4:	605a      	str	r2, [r3, #4]
 8003bb6:	e7ef      	b.n	8003b98 <_malloc_r+0xb0>
 8003bb8:	0023      	movs	r3, r4
 8003bba:	6864      	ldr	r4, [r4, #4]
 8003bbc:	e7a6      	b.n	8003b0c <_malloc_r+0x24>
 8003bbe:	9c00      	ldr	r4, [sp, #0]
 8003bc0:	6863      	ldr	r3, [r4, #4]
 8003bc2:	9300      	str	r3, [sp, #0]
 8003bc4:	e7ad      	b.n	8003b22 <_malloc_r+0x3a>
 8003bc6:	001a      	movs	r2, r3
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	42a3      	cmp	r3, r4
 8003bcc:	d1fb      	bne.n	8003bc6 <_malloc_r+0xde>
 8003bce:	2300      	movs	r3, #0
 8003bd0:	e7da      	b.n	8003b88 <_malloc_r+0xa0>
 8003bd2:	230c      	movs	r3, #12
 8003bd4:	0028      	movs	r0, r5
 8003bd6:	602b      	str	r3, [r5, #0]
 8003bd8:	f000 f80e 	bl	8003bf8 <__malloc_unlock>
 8003bdc:	e7c6      	b.n	8003b6c <_malloc_r+0x84>
 8003bde:	6007      	str	r7, [r0, #0]
 8003be0:	e7da      	b.n	8003b98 <_malloc_r+0xb0>
 8003be2:	46c0      	nop			@ (mov r8, r8)
 8003be4:	20000680 	.word	0x20000680

08003be8 <__malloc_lock>:
 8003be8:	b510      	push	{r4, lr}
 8003bea:	4802      	ldr	r0, [pc, #8]	@ (8003bf4 <__malloc_lock+0xc>)
 8003bec:	f7ff ff0d 	bl	8003a0a <__retarget_lock_acquire_recursive>
 8003bf0:	bd10      	pop	{r4, pc}
 8003bf2:	46c0      	nop			@ (mov r8, r8)
 8003bf4:	20000678 	.word	0x20000678

08003bf8 <__malloc_unlock>:
 8003bf8:	b510      	push	{r4, lr}
 8003bfa:	4802      	ldr	r0, [pc, #8]	@ (8003c04 <__malloc_unlock+0xc>)
 8003bfc:	f7ff ff06 	bl	8003a0c <__retarget_lock_release_recursive>
 8003c00:	bd10      	pop	{r4, pc}
 8003c02:	46c0      	nop			@ (mov r8, r8)
 8003c04:	20000678 	.word	0x20000678

08003c08 <__sflush_r>:
 8003c08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c0a:	220c      	movs	r2, #12
 8003c0c:	5e8b      	ldrsh	r3, [r1, r2]
 8003c0e:	0005      	movs	r5, r0
 8003c10:	000c      	movs	r4, r1
 8003c12:	071a      	lsls	r2, r3, #28
 8003c14:	d456      	bmi.n	8003cc4 <__sflush_r+0xbc>
 8003c16:	684a      	ldr	r2, [r1, #4]
 8003c18:	2a00      	cmp	r2, #0
 8003c1a:	dc02      	bgt.n	8003c22 <__sflush_r+0x1a>
 8003c1c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8003c1e:	2a00      	cmp	r2, #0
 8003c20:	dd4e      	ble.n	8003cc0 <__sflush_r+0xb8>
 8003c22:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003c24:	2f00      	cmp	r7, #0
 8003c26:	d04b      	beq.n	8003cc0 <__sflush_r+0xb8>
 8003c28:	2200      	movs	r2, #0
 8003c2a:	2080      	movs	r0, #128	@ 0x80
 8003c2c:	682e      	ldr	r6, [r5, #0]
 8003c2e:	602a      	str	r2, [r5, #0]
 8003c30:	001a      	movs	r2, r3
 8003c32:	0140      	lsls	r0, r0, #5
 8003c34:	6a21      	ldr	r1, [r4, #32]
 8003c36:	4002      	ands	r2, r0
 8003c38:	4203      	tst	r3, r0
 8003c3a:	d033      	beq.n	8003ca4 <__sflush_r+0x9c>
 8003c3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003c3e:	89a3      	ldrh	r3, [r4, #12]
 8003c40:	075b      	lsls	r3, r3, #29
 8003c42:	d506      	bpl.n	8003c52 <__sflush_r+0x4a>
 8003c44:	6863      	ldr	r3, [r4, #4]
 8003c46:	1ad2      	subs	r2, r2, r3
 8003c48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <__sflush_r+0x4a>
 8003c4e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003c50:	1ad2      	subs	r2, r2, r3
 8003c52:	2300      	movs	r3, #0
 8003c54:	0028      	movs	r0, r5
 8003c56:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003c58:	6a21      	ldr	r1, [r4, #32]
 8003c5a:	47b8      	blx	r7
 8003c5c:	89a2      	ldrh	r2, [r4, #12]
 8003c5e:	1c43      	adds	r3, r0, #1
 8003c60:	d106      	bne.n	8003c70 <__sflush_r+0x68>
 8003c62:	6829      	ldr	r1, [r5, #0]
 8003c64:	291d      	cmp	r1, #29
 8003c66:	d846      	bhi.n	8003cf6 <__sflush_r+0xee>
 8003c68:	4b29      	ldr	r3, [pc, #164]	@ (8003d10 <__sflush_r+0x108>)
 8003c6a:	40cb      	lsrs	r3, r1
 8003c6c:	07db      	lsls	r3, r3, #31
 8003c6e:	d542      	bpl.n	8003cf6 <__sflush_r+0xee>
 8003c70:	2300      	movs	r3, #0
 8003c72:	6063      	str	r3, [r4, #4]
 8003c74:	6923      	ldr	r3, [r4, #16]
 8003c76:	6023      	str	r3, [r4, #0]
 8003c78:	04d2      	lsls	r2, r2, #19
 8003c7a:	d505      	bpl.n	8003c88 <__sflush_r+0x80>
 8003c7c:	1c43      	adds	r3, r0, #1
 8003c7e:	d102      	bne.n	8003c86 <__sflush_r+0x7e>
 8003c80:	682b      	ldr	r3, [r5, #0]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d100      	bne.n	8003c88 <__sflush_r+0x80>
 8003c86:	6560      	str	r0, [r4, #84]	@ 0x54
 8003c88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c8a:	602e      	str	r6, [r5, #0]
 8003c8c:	2900      	cmp	r1, #0
 8003c8e:	d017      	beq.n	8003cc0 <__sflush_r+0xb8>
 8003c90:	0023      	movs	r3, r4
 8003c92:	3344      	adds	r3, #68	@ 0x44
 8003c94:	4299      	cmp	r1, r3
 8003c96:	d002      	beq.n	8003c9e <__sflush_r+0x96>
 8003c98:	0028      	movs	r0, r5
 8003c9a:	f7ff feb9 	bl	8003a10 <_free_r>
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	6363      	str	r3, [r4, #52]	@ 0x34
 8003ca2:	e00d      	b.n	8003cc0 <__sflush_r+0xb8>
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	0028      	movs	r0, r5
 8003ca8:	47b8      	blx	r7
 8003caa:	0002      	movs	r2, r0
 8003cac:	1c43      	adds	r3, r0, #1
 8003cae:	d1c6      	bne.n	8003c3e <__sflush_r+0x36>
 8003cb0:	682b      	ldr	r3, [r5, #0]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d0c3      	beq.n	8003c3e <__sflush_r+0x36>
 8003cb6:	2b1d      	cmp	r3, #29
 8003cb8:	d001      	beq.n	8003cbe <__sflush_r+0xb6>
 8003cba:	2b16      	cmp	r3, #22
 8003cbc:	d11a      	bne.n	8003cf4 <__sflush_r+0xec>
 8003cbe:	602e      	str	r6, [r5, #0]
 8003cc0:	2000      	movs	r0, #0
 8003cc2:	e01e      	b.n	8003d02 <__sflush_r+0xfa>
 8003cc4:	690e      	ldr	r6, [r1, #16]
 8003cc6:	2e00      	cmp	r6, #0
 8003cc8:	d0fa      	beq.n	8003cc0 <__sflush_r+0xb8>
 8003cca:	680f      	ldr	r7, [r1, #0]
 8003ccc:	600e      	str	r6, [r1, #0]
 8003cce:	1bba      	subs	r2, r7, r6
 8003cd0:	9201      	str	r2, [sp, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	079b      	lsls	r3, r3, #30
 8003cd6:	d100      	bne.n	8003cda <__sflush_r+0xd2>
 8003cd8:	694a      	ldr	r2, [r1, #20]
 8003cda:	60a2      	str	r2, [r4, #8]
 8003cdc:	9b01      	ldr	r3, [sp, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	ddee      	ble.n	8003cc0 <__sflush_r+0xb8>
 8003ce2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003ce4:	0032      	movs	r2, r6
 8003ce6:	001f      	movs	r7, r3
 8003ce8:	0028      	movs	r0, r5
 8003cea:	9b01      	ldr	r3, [sp, #4]
 8003cec:	6a21      	ldr	r1, [r4, #32]
 8003cee:	47b8      	blx	r7
 8003cf0:	2800      	cmp	r0, #0
 8003cf2:	dc07      	bgt.n	8003d04 <__sflush_r+0xfc>
 8003cf4:	89a2      	ldrh	r2, [r4, #12]
 8003cf6:	2340      	movs	r3, #64	@ 0x40
 8003cf8:	2001      	movs	r0, #1
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	b21b      	sxth	r3, r3
 8003cfe:	81a3      	strh	r3, [r4, #12]
 8003d00:	4240      	negs	r0, r0
 8003d02:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003d04:	9b01      	ldr	r3, [sp, #4]
 8003d06:	1836      	adds	r6, r6, r0
 8003d08:	1a1b      	subs	r3, r3, r0
 8003d0a:	9301      	str	r3, [sp, #4]
 8003d0c:	e7e6      	b.n	8003cdc <__sflush_r+0xd4>
 8003d0e:	46c0      	nop			@ (mov r8, r8)
 8003d10:	20400001 	.word	0x20400001

08003d14 <_fflush_r>:
 8003d14:	690b      	ldr	r3, [r1, #16]
 8003d16:	b570      	push	{r4, r5, r6, lr}
 8003d18:	0005      	movs	r5, r0
 8003d1a:	000c      	movs	r4, r1
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d102      	bne.n	8003d26 <_fflush_r+0x12>
 8003d20:	2500      	movs	r5, #0
 8003d22:	0028      	movs	r0, r5
 8003d24:	bd70      	pop	{r4, r5, r6, pc}
 8003d26:	2800      	cmp	r0, #0
 8003d28:	d004      	beq.n	8003d34 <_fflush_r+0x20>
 8003d2a:	6a03      	ldr	r3, [r0, #32]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d101      	bne.n	8003d34 <_fflush_r+0x20>
 8003d30:	f7ff fc6a 	bl	8003608 <__sinit>
 8003d34:	220c      	movs	r2, #12
 8003d36:	5ea3      	ldrsh	r3, [r4, r2]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d0f1      	beq.n	8003d20 <_fflush_r+0xc>
 8003d3c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003d3e:	07d2      	lsls	r2, r2, #31
 8003d40:	d404      	bmi.n	8003d4c <_fflush_r+0x38>
 8003d42:	059b      	lsls	r3, r3, #22
 8003d44:	d402      	bmi.n	8003d4c <_fflush_r+0x38>
 8003d46:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d48:	f7ff fe5f 	bl	8003a0a <__retarget_lock_acquire_recursive>
 8003d4c:	0028      	movs	r0, r5
 8003d4e:	0021      	movs	r1, r4
 8003d50:	f7ff ff5a 	bl	8003c08 <__sflush_r>
 8003d54:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d56:	0005      	movs	r5, r0
 8003d58:	07db      	lsls	r3, r3, #31
 8003d5a:	d4e2      	bmi.n	8003d22 <_fflush_r+0xe>
 8003d5c:	89a3      	ldrh	r3, [r4, #12]
 8003d5e:	059b      	lsls	r3, r3, #22
 8003d60:	d4df      	bmi.n	8003d22 <_fflush_r+0xe>
 8003d62:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d64:	f7ff fe52 	bl	8003a0c <__retarget_lock_release_recursive>
 8003d68:	e7db      	b.n	8003d22 <_fflush_r+0xe>
	...

08003d6c <__swhatbuf_r>:
 8003d6c:	b570      	push	{r4, r5, r6, lr}
 8003d6e:	000e      	movs	r6, r1
 8003d70:	001d      	movs	r5, r3
 8003d72:	230e      	movs	r3, #14
 8003d74:	5ec9      	ldrsh	r1, [r1, r3]
 8003d76:	0014      	movs	r4, r2
 8003d78:	b096      	sub	sp, #88	@ 0x58
 8003d7a:	2900      	cmp	r1, #0
 8003d7c:	da0c      	bge.n	8003d98 <__swhatbuf_r+0x2c>
 8003d7e:	89b2      	ldrh	r2, [r6, #12]
 8003d80:	2380      	movs	r3, #128	@ 0x80
 8003d82:	0011      	movs	r1, r2
 8003d84:	4019      	ands	r1, r3
 8003d86:	421a      	tst	r2, r3
 8003d88:	d114      	bne.n	8003db4 <__swhatbuf_r+0x48>
 8003d8a:	2380      	movs	r3, #128	@ 0x80
 8003d8c:	00db      	lsls	r3, r3, #3
 8003d8e:	2000      	movs	r0, #0
 8003d90:	6029      	str	r1, [r5, #0]
 8003d92:	6023      	str	r3, [r4, #0]
 8003d94:	b016      	add	sp, #88	@ 0x58
 8003d96:	bd70      	pop	{r4, r5, r6, pc}
 8003d98:	466a      	mov	r2, sp
 8003d9a:	f000 f853 	bl	8003e44 <_fstat_r>
 8003d9e:	2800      	cmp	r0, #0
 8003da0:	dbed      	blt.n	8003d7e <__swhatbuf_r+0x12>
 8003da2:	23f0      	movs	r3, #240	@ 0xf0
 8003da4:	9901      	ldr	r1, [sp, #4]
 8003da6:	021b      	lsls	r3, r3, #8
 8003da8:	4019      	ands	r1, r3
 8003daa:	4b04      	ldr	r3, [pc, #16]	@ (8003dbc <__swhatbuf_r+0x50>)
 8003dac:	18c9      	adds	r1, r1, r3
 8003dae:	424b      	negs	r3, r1
 8003db0:	4159      	adcs	r1, r3
 8003db2:	e7ea      	b.n	8003d8a <__swhatbuf_r+0x1e>
 8003db4:	2100      	movs	r1, #0
 8003db6:	2340      	movs	r3, #64	@ 0x40
 8003db8:	e7e9      	b.n	8003d8e <__swhatbuf_r+0x22>
 8003dba:	46c0      	nop			@ (mov r8, r8)
 8003dbc:	ffffe000 	.word	0xffffe000

08003dc0 <__smakebuf_r>:
 8003dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dc2:	2602      	movs	r6, #2
 8003dc4:	898b      	ldrh	r3, [r1, #12]
 8003dc6:	0005      	movs	r5, r0
 8003dc8:	000c      	movs	r4, r1
 8003dca:	b085      	sub	sp, #20
 8003dcc:	4233      	tst	r3, r6
 8003dce:	d007      	beq.n	8003de0 <__smakebuf_r+0x20>
 8003dd0:	0023      	movs	r3, r4
 8003dd2:	3347      	adds	r3, #71	@ 0x47
 8003dd4:	6023      	str	r3, [r4, #0]
 8003dd6:	6123      	str	r3, [r4, #16]
 8003dd8:	2301      	movs	r3, #1
 8003dda:	6163      	str	r3, [r4, #20]
 8003ddc:	b005      	add	sp, #20
 8003dde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003de0:	ab03      	add	r3, sp, #12
 8003de2:	aa02      	add	r2, sp, #8
 8003de4:	f7ff ffc2 	bl	8003d6c <__swhatbuf_r>
 8003de8:	9f02      	ldr	r7, [sp, #8]
 8003dea:	9001      	str	r0, [sp, #4]
 8003dec:	0039      	movs	r1, r7
 8003dee:	0028      	movs	r0, r5
 8003df0:	f7ff fe7a 	bl	8003ae8 <_malloc_r>
 8003df4:	2800      	cmp	r0, #0
 8003df6:	d108      	bne.n	8003e0a <__smakebuf_r+0x4a>
 8003df8:	220c      	movs	r2, #12
 8003dfa:	5ea3      	ldrsh	r3, [r4, r2]
 8003dfc:	059a      	lsls	r2, r3, #22
 8003dfe:	d4ed      	bmi.n	8003ddc <__smakebuf_r+0x1c>
 8003e00:	2203      	movs	r2, #3
 8003e02:	4393      	bics	r3, r2
 8003e04:	431e      	orrs	r6, r3
 8003e06:	81a6      	strh	r6, [r4, #12]
 8003e08:	e7e2      	b.n	8003dd0 <__smakebuf_r+0x10>
 8003e0a:	2380      	movs	r3, #128	@ 0x80
 8003e0c:	89a2      	ldrh	r2, [r4, #12]
 8003e0e:	6020      	str	r0, [r4, #0]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	81a3      	strh	r3, [r4, #12]
 8003e14:	9b03      	ldr	r3, [sp, #12]
 8003e16:	6120      	str	r0, [r4, #16]
 8003e18:	6167      	str	r7, [r4, #20]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00c      	beq.n	8003e38 <__smakebuf_r+0x78>
 8003e1e:	0028      	movs	r0, r5
 8003e20:	230e      	movs	r3, #14
 8003e22:	5ee1      	ldrsh	r1, [r4, r3]
 8003e24:	f000 f820 	bl	8003e68 <_isatty_r>
 8003e28:	2800      	cmp	r0, #0
 8003e2a:	d005      	beq.n	8003e38 <__smakebuf_r+0x78>
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	89a2      	ldrh	r2, [r4, #12]
 8003e30:	439a      	bics	r2, r3
 8003e32:	3b02      	subs	r3, #2
 8003e34:	4313      	orrs	r3, r2
 8003e36:	81a3      	strh	r3, [r4, #12]
 8003e38:	89a3      	ldrh	r3, [r4, #12]
 8003e3a:	9a01      	ldr	r2, [sp, #4]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	81a3      	strh	r3, [r4, #12]
 8003e40:	e7cc      	b.n	8003ddc <__smakebuf_r+0x1c>
	...

08003e44 <_fstat_r>:
 8003e44:	2300      	movs	r3, #0
 8003e46:	b570      	push	{r4, r5, r6, lr}
 8003e48:	4d06      	ldr	r5, [pc, #24]	@ (8003e64 <_fstat_r+0x20>)
 8003e4a:	0004      	movs	r4, r0
 8003e4c:	0008      	movs	r0, r1
 8003e4e:	0011      	movs	r1, r2
 8003e50:	602b      	str	r3, [r5, #0]
 8003e52:	f7fc ffdf 	bl	8000e14 <_fstat>
 8003e56:	1c43      	adds	r3, r0, #1
 8003e58:	d103      	bne.n	8003e62 <_fstat_r+0x1e>
 8003e5a:	682b      	ldr	r3, [r5, #0]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d000      	beq.n	8003e62 <_fstat_r+0x1e>
 8003e60:	6023      	str	r3, [r4, #0]
 8003e62:	bd70      	pop	{r4, r5, r6, pc}
 8003e64:	20000674 	.word	0x20000674

08003e68 <_isatty_r>:
 8003e68:	2300      	movs	r3, #0
 8003e6a:	b570      	push	{r4, r5, r6, lr}
 8003e6c:	4d06      	ldr	r5, [pc, #24]	@ (8003e88 <_isatty_r+0x20>)
 8003e6e:	0004      	movs	r4, r0
 8003e70:	0008      	movs	r0, r1
 8003e72:	602b      	str	r3, [r5, #0]
 8003e74:	f7fc ffdc 	bl	8000e30 <_isatty>
 8003e78:	1c43      	adds	r3, r0, #1
 8003e7a:	d103      	bne.n	8003e84 <_isatty_r+0x1c>
 8003e7c:	682b      	ldr	r3, [r5, #0]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d000      	beq.n	8003e84 <_isatty_r+0x1c>
 8003e82:	6023      	str	r3, [r4, #0]
 8003e84:	bd70      	pop	{r4, r5, r6, pc}
 8003e86:	46c0      	nop			@ (mov r8, r8)
 8003e88:	20000674 	.word	0x20000674

08003e8c <_sbrk_r>:
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	b570      	push	{r4, r5, r6, lr}
 8003e90:	4d06      	ldr	r5, [pc, #24]	@ (8003eac <_sbrk_r+0x20>)
 8003e92:	0004      	movs	r4, r0
 8003e94:	0008      	movs	r0, r1
 8003e96:	602b      	str	r3, [r5, #0]
 8003e98:	f7fc ffde 	bl	8000e58 <_sbrk>
 8003e9c:	1c43      	adds	r3, r0, #1
 8003e9e:	d103      	bne.n	8003ea8 <_sbrk_r+0x1c>
 8003ea0:	682b      	ldr	r3, [r5, #0]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d000      	beq.n	8003ea8 <_sbrk_r+0x1c>
 8003ea6:	6023      	str	r3, [r4, #0]
 8003ea8:	bd70      	pop	{r4, r5, r6, pc}
 8003eaa:	46c0      	nop			@ (mov r8, r8)
 8003eac:	20000674 	.word	0x20000674

08003eb0 <_init>:
 8003eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eb2:	46c0      	nop			@ (mov r8, r8)
 8003eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003eb6:	bc08      	pop	{r3}
 8003eb8:	469e      	mov	lr, r3
 8003eba:	4770      	bx	lr

08003ebc <_fini>:
 8003ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ebe:	46c0      	nop			@ (mov r8, r8)
 8003ec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ec2:	bc08      	pop	{r3}
 8003ec4:	469e      	mov	lr, r3
 8003ec6:	4770      	bx	lr
