[submodule "Verilog"]
    path = Verilog
    url = https://github.com/Wilfred430/verilog-repo.git