/**
 * Copyright (c) Huawei Technologies Co., Ltd. 2020-2021. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */
#include <linux/types.h>
#include <linux/init.h>
#include <linux/device.h>
#include <linux/fs.h>
#include <linux/err.h>
#include <platform_include/basicplatform/linux/switch.h>
#include <dpu/soc_dpu_define.h>
#include <securec.h>
#include "peri/dkmd_peri.h"
#include "dp_aux.h"
#include "dp_drv.h"
#include "dkmd_connector.h"
#include "drm_dp_helper_additions.h"
#include "dp_link_layer_interface.h"
#include "dpu_dp_dbg.h"
#include "dp_ctrl_dev.h"
#include "dp_maintenance.h"
#include "hidptx/hidptx_reg.h"
#include "hidptx/hidptx_dp_core.h"
#include "controller/dp_avgen_base.h"
#include "dp_ctrl_config.h"
#include "dpu_conn_mgr.h"
#include "psr_config_base.h"
#include "dvfs.h"
#include <platform_include/display/linux/dpu_dss_dp.h>
#include "hdcp_common.h"
#include "dp_hdmi_common.h"
#include "dsc/dsc_config.h"
#include "dp_ctrl_partial_update.h"
#include "dp_ctrl_sfr_update.h"
#include "dp_ctrl_refresh_count.h"
#include "dp_msr.h"
#include "hidptx_dp_avgen.h"
#include "dp_edid.h"
#include "dpu_comp_mgr.h"
#include "dpu_conn_mgr_common.h"
#include "dp_link_training.h"
#include "utils/comm_utils.h"
#include "dsc/dsc_config_base.h"
#include "edid_timing_select.h"

#define HSDT1_ASP2DPTX_SEL 0x310
#define VENDOR_NAME_LEN 9
#define SPLL_CLK 558000000UL /* 558 * 1000 *1000 */
#define TRANSITION_CLK 430000000UL /* 430 * 1000 *1000 */
#define NEED_SKIP_DP_OFF 1

#define EDID_MAX_LEN 10
#define SCREEN_MAX_NUM 5

struct dp_hook_ops *g_dp_hook_ops;

extern int dpu_multi_dptx_hpd_trigger(TCA_IRQ_TYPE_E irq_type, TCPC_MUX_CTRL_TYPE mode,
								TYPEC_PLUG_ORIEN_E typec_orien, uint32_t dp_id, int port_id);

#ifdef CONFIG_CHARPRO_IP_PLATFORM
static int set_audio_dp_route(uint32_t usb_dptx_port, uint32_t asp_dp_x, struct dp_private *dp_priv)
{
	dpu_check_and_return(!dp_priv, -EINVAL, err, "[DP] dp_priv is null pointer!");
	switch (usb_dptx_port) {
	case GFX_DP:
		set_reg(dp_priv->hsdt1_sysctrl_base + HSDT1_ASP2DPTX_SEL, asp_dp_x, 2, 4);
		break;
	case GFX_DP1:
		set_reg(dp_priv->hsdt1_sysctrl_base + HSDT1_ASP2DPTX_SEL, asp_dp_x, 2, 8);
		break;
	case GFX_DP2:
		set_reg(dp_priv->hsdt1_sysctrl_base + HSDT1_ASP2DPTX_SEL, asp_dp_x, 2, 12);
		break;
	case GFX_DP3:
		set_reg(dp_priv->hsdt1_sysctrl_base + HSDT1_ASP2DPTX_SEL, asp_dp_x, 2, 16);
		break;
	default:
		dpu_pr_err("[DP] invalid usb_dptx_port");
		return -EINVAL;
	}
	dpu_pr_info("hsdt1 asp2dptx sel: 0x%x", readl(dp_priv->hsdt1_sysctrl_base + HSDT1_ASP2DPTX_SEL));
	return 0;
}
#endif

static inline void dptx_connect_status_mutex(struct dkmd_connector_info *pinfo, uint32_t status)
{
	mutex_lock(pinfo->base.pluggable_connect_mutex);
	pinfo->base.comp_obj_info->connect_status = pinfo->base.connect_status = status;
	mutex_unlock(pinfo->base.pluggable_connect_mutex);
}

static inline void dptx_enable_black_vedio(struct dp_ctrl *dptx)
{
	uint8_t reg = 0;
	dptx_read_dpcd(dptx, DP_EDP_DISPLAY_CONTROL_REGISTER, &reg);
	reg |= DP_EDP_BLACK_VIDEO_ENABLE;
	dptx_write_dpcd(dptx, DP_EDP_DISPLAY_CONTROL_REGISTER, reg);
}

int dpu_dptx_get_spec(void *data, unsigned int size, unsigned int *ext_acount, int port_id)
{
	struct dp_private *dp_priv = NULL;
	struct dkmd_connector_info *pinfo = NULL;
	struct dp_ctrl *dptx = NULL;
	struct edid_audio *audio_info = NULL;
	uint32_t dev_index = GFX_DP; // dev_index: 0 1 2 3

	if ((port_id < GFX_DP) || (port_id) > GFX_DP3) {
		dpu_pr_err("invalid port_id: %d", port_id);
		return -EINVAL;
	}
	dpu_check_and_return(get_dp_devive_index(port_id, &dev_index),
		-EINVAL, err, "[DP] get_dp_devive_index failed!");
	dpu_check_and_return(!data, -EINVAL, err, "[DP] data is null pointer!");
	dpu_check_and_return(!g_dkmd_dp_devive[dev_index], -EINVAL, err, "[DP] dp device is null pointer!");
	pinfo = platform_get_drvdata(g_dkmd_dp_devive[dev_index]);
	dpu_check_and_return(!pinfo, -EINVAL, err, "[DP] get connector info failed!");
	dp_priv = to_dp_private(pinfo);
	dpu_check_and_return(!dp_priv, -EINVAL, err, "[DP] dp_priv is null pointer\n");
	dptx = &dp_priv->dp[MASTER_DPTX_IDX];
	dpu_check_and_return(!dptx, -EINVAL, err, "[DP] dptx is null pointer");

	audio_info = &dptx->edid_info.audio;
	if (size < sizeof(struct edid_audio_info) * audio_info->ext_acount) {
		dpu_pr_err("[DP] size is error!size %d ext_acount %d", size, audio_info->ext_acount);
		return -EINVAL;
	}

	dpu_check_and_return(!audio_info->spec, -EINVAL, err, "[DP] audio_info->spec is null pointer");
	if (memcpy_s(data, size, audio_info->spec, sizeof(struct edid_audio_info) * audio_info->ext_acount) != EOK) {
		dpu_pr_err("[DP] memcpy buffer error!");
		return -EINVAL;
	}

	*ext_acount = audio_info->ext_acount;

	dpu_pr_info("[DP] get spec success");

	return 0;
}

int dpu_dptx_set_aparam(unsigned int channel_num, unsigned int data_width, unsigned int sample_rate, int port_id)
{
	struct dp_private *dp_priv = NULL;
	struct dkmd_connector_info *pinfo = NULL;
	struct dp_ctrl *dptx = NULL;
	uint8_t orig_sample_freq = 0;
	uint8_t sample_freq = 0;
	struct audio_params *aparams = NULL;
	uint32_t dev_index = GFX_DP; // dev_index: 0 1 2 3

	if ((port_id < GFX_DP) || (port_id) > GFX_DP3) {
		dpu_pr_err("invalid port_id: %d", port_id);
		return -EINVAL;
	}
	dpu_check_and_return(get_dp_devive_index(port_id, &dev_index),
		-EINVAL, err, "[DP] get_dp_devive_index failed!");
	dpu_check_and_return(!g_dkmd_dp_devive[dev_index], -EINVAL, err, "[DP] dp device is null pointer!");
	pinfo = platform_get_drvdata(g_dkmd_dp_devive[dev_index]);
	dpu_check_and_return(!pinfo, -EINVAL, err, "[DP] get connector info failed!");
	dp_priv = to_dp_private(pinfo);
	dpu_check_and_return(!dp_priv, -EINVAL, err, "[DP] dp_priv is null pointer\n");
	dptx = &dp_priv->dp[MASTER_DPTX_IDX];
	dpu_check_and_return(!dptx, -EINVAL, err, "[DP] dptx is null pointer");

	if (channel_num > DPTX_CHANNEL_NUM_MAX || data_width > DPTX_DATA_WIDTH_MAX) {
		dpu_pr_err("[DP] input param is invalid. channel_num=%d data_width=%d", channel_num, data_width);
		return -EINVAL;
	}
	aparams = &dptx->aparams;

	dpu_pr_info("[DP] set aparam. channel_num=%d data_width=%d sample_rate=%d",
		channel_num, data_width, sample_rate);

	switch (sample_rate) {
	case 32000:
		orig_sample_freq = IEC_ORIG_SAMP_FREQ_32K;
		sample_freq = IEC_SAMP_FREQ_32K;
		break;
	case 44100:
		orig_sample_freq = IEC_ORIG_SAMP_FREQ_44K;
		sample_freq = IEC_SAMP_FREQ_44K;
		break;
	case 48000:
		orig_sample_freq = IEC_ORIG_SAMP_FREQ_48K;
		sample_freq = IEC_SAMP_FREQ_48K;
		break;
	case 88200:
		orig_sample_freq = IEC_ORIG_SAMP_FREQ_88K;
		sample_freq = IEC_SAMP_FREQ_88K;
		break;
	case 96000:
		orig_sample_freq = IEC_ORIG_SAMP_FREQ_96K;
		sample_freq = IEC_SAMP_FREQ_96K;
		break;
	case 176400:
		orig_sample_freq = IEC_ORIG_SAMP_FREQ_176K;
		sample_freq = IEC_SAMP_FREQ_176K;
		break;
	case 192000:
		orig_sample_freq = IEC_ORIG_SAMP_FREQ_192K;
		sample_freq = IEC_SAMP_FREQ_192K;
		break;
	default:
		dpu_pr_info("[DP] invalid sample_rate");
		return -EINVAL;
	}

	aparams->iec_samp_freq = sample_freq;
	aparams->iec_orig_samp_freq = orig_sample_freq;
	aparams->num_channels = (uint8_t)channel_num;
	aparams->data_width = (uint8_t)data_width;

	mutex_lock(&dptx->dptx_mutex);
	if (dptx->power_saving_mode || pinfo->base.connect_status == DP_DISCONNECTED) {
		dpu_pr_info("[DP] dptx has already off, not set aparam");
	} else {
		if (dptx->dptx_audio_config)
			dptx->dptx_audio_config(dptx);
#ifdef CONFIG_CHARPRO_IP_PLATFORM
		if (set_audio_dp_route(dev_index, 0, dp_priv) != 0)
			dpu_pr_err("[DP] set_audio_dp_route failed!");
		else
#endif
			dpu_pr_info("[DP] set aparam success");
	}
	mutex_unlock(&dptx->dptx_mutex);

	return 0;
}


int dptx_phy_rate_to_bw(uint8_t rate)
{
	switch (rate) {
	case DPTX_PHYIF_CTRL_RATE_RBR:
		return DP_LINK_BW_1_62;
	case DPTX_PHYIF_CTRL_RATE_HBR:
		return DP_LINK_BW_2_7;
	case DPTX_PHYIF_CTRL_RATE_HBR2:
		return DP_LINK_BW_5_4;
	case DPTX_PHYIF_CTRL_RATE_HBR3:
		return DP_LINK_BW_8_1;
	case DPTX_PHYIF_CTRL_EDP_RATE_R216:
		return DP_LINK_BW_2_16;
	case DPTX_PHYIF_CTRL_EDP_RATE_R243:
		return DP_LINK_BW_2_43;
	case DPTX_PHYIF_CTRL_EDP_RATE_R324:
		return DP_LINK_BW_3_24;
	case DPTX_PHYIF_CTRL_EDP_RATE_R432:
		return DP_LINK_BW_4_32;
	default:
		dpu_pr_err("[DP] Invalid rate 0x%x", rate);
		return -EINVAL;
	}
}

uint8_t dptx_bw_to_phy_rate(uint8_t bw)
{
	uint8_t rate = DPTX_PHYIF_CTRL_RATE_INVALID;

	switch (bw) {
	case DP_LINK_BW_1_62:
		rate = DPTX_PHYIF_CTRL_RATE_RBR;
		break;
	case DP_LINK_BW_2_7:
		rate = DPTX_PHYIF_CTRL_RATE_HBR;
		break;
	case DP_LINK_BW_5_4:
		rate = DPTX_PHYIF_CTRL_RATE_HBR2;
		break;
	case DP_LINK_BW_8_1:
		rate = DPTX_PHYIF_CTRL_RATE_HBR3;
		break;
	case DP_LINK_BW_2_16:
		rate = DPTX_PHYIF_CTRL_EDP_RATE_R216;
		break;
	case DP_LINK_BW_2_43:
		rate = DPTX_PHYIF_CTRL_EDP_RATE_R243;
		break;
	case DP_LINK_BW_3_24:
		rate = DPTX_PHYIF_CTRL_EDP_RATE_R324;
		break;
	case DP_LINK_BW_4_32:
		rate = DPTX_PHYIF_CTRL_EDP_RATE_R432;
		break;
	default:
		dpu_pr_warn("[DP] Invalid bw 0x%x", bw);
		break;
	}

	return rate;
}

struct dp_ctrl* dpu_get_dptx_by_portid(int port_id)
{
	int ret = 0;
	struct dp_ctrl *dptx = NULL;
	struct dp_private *dp_priv = NULL;
	struct dkmd_connector_info *pinfo = NULL;
	uint32_t dev_index = GFX_DP; // dev_index: 0 1 2

	ret = get_dp_devive_index(port_id, &dev_index);
	if (ret == -1) {
		dpu_pr_err("[DP] get_dp_devive_index: dev_index get error\n");
		return NULL;
	}
	dpu_pr_debug("[DP] get_dp_devive_index done: dev_index is %u\n", dev_index);

	dpu_check_and_return(!g_dkmd_dp_devive[dev_index], NULL, warn, "[DP] dp device is null pointer!");
	pinfo = platform_get_drvdata(g_dkmd_dp_devive[dev_index]);

	dpu_check_and_return(!pinfo, NULL, err, "[DP] get connector info failed!");
	dp_priv = to_dp_private(pinfo);

	dptx = &dp_priv->dp[0];
	return dptx;
}

/*
 * audio/video Parameters Reset
 */
void dptx_audio_params_reset(struct audio_params *params)
{
	dpu_check_and_no_retval((params == NULL), err, "[DP] null pointer!");

	memset(params, 0x0, sizeof(struct audio_params));
	params->iec_channel_numcl0 = 8;
	params->iec_channel_numcr0 = 4;
	params->use_lut = 1;
	params->iec_samp_freq = 3;
	params->iec_word_length = 11;
	params->iec_orig_samp_freq = 12;
	params->data_width = 16;
	params->num_channels = 2;
	params->inf_type = 1;
	params->ats_ver = 17;
	params->mute = 0;
}

void dptx_video_params_reset(struct video_params *params, uint32_t bit_depth)
{
	dpu_check_and_no_retval((params == NULL), err, "[DP] null pointer!");

	memset(params, 0x0, sizeof(struct video_params));

	/* 6 bpc should be default - use 8 bpc for MST calculation */
	params->bpc = bit_depth;
	params->dp_dsc_info.dsc_info.dsc_bpp = 8; /* DPTX_BITS_PER_PIXEL */
	params->pix_enc = RGB;
	params->mode = 1;
	params->colorimetry = ITU601;
	params->dynamic_range = VESA;
	params->aver_bytes_per_tu = 30;
	params->aver_bytes_per_tu_frac = 0;
	params->init_threshold = 15;
	params->pattern_mode = RAMP;
	params->refresh_rate = 60000;
	params->video_format = CTA;
}

bool dptx_check_low_temperature(struct dp_ctrl *dptx)
{
	return dpu_dvfs_check_low_temperature();
}

int dp_ceil(uint64_t a, uint64_t b)
{
	if (b == 0)
		return -1;

	if (a % b != 0)
		return (int)(a / b + 1);

	return (int)(a / b);
}

void dptx_read_phy_reg(struct dp_ctrl *dptx, uint32_t reg, bool is_info)
{
	uint32_t aux_sts;
	uint32_t mode_sts;
	uint32_t lane_pcs_status[4] = {0};
	struct dp_private *dp_priv = NULL;
	int i = 0;

	dp_priv = to_dp_private(dptx->connector->conn_info);
	dpu_check_and_no_retval(!dp_priv, err, "[DP] dp_priv is NULL!");
	if (dp_priv->show_phy_reg == 0)
		return;

	if (!dptx_is_usb_dp_panel(dptx->port_id) && dptx->dptx_show_phy_status_handler)
		dptx->dptx_show_phy_status_handler(dptx);

	aux_sts = inp32(dptx->combo_phy_base + 0x68c);
	mode_sts = inp32(dptx->combo_phy_base + 0x1c);

	for (i = 4; i > 0; i--)
		lane_pcs_status[i - 1] = inp32(dptx->combo_phy_base + (0x2000 + (i - 1) * 0x800) + 0x400);

	if (is_info)
		dpu_pr_info("[DP] phy: 0x400 [0x%x, 0x%x, 0x%x, 0x%x], 0x68c:0x%x, 0x1c:0x%x, reg:0x%x", lane_pcs_status[0],
			lane_pcs_status[1], lane_pcs_status[2], lane_pcs_status[3], aux_sts, mode_sts, reg);
	else
		dpu_pr_debug("[DP] phy: 0x400 [0x%x, 0x%x, 0x%x, 0x%x], 0x68c:0x%x, 0x1c:0x%x, reg:0x%x", lane_pcs_status[0],
			lane_pcs_status[1], lane_pcs_status[2], lane_pcs_status[3], aux_sts, mode_sts, reg);
}

static bool dp_link_status_changed(struct dp_ctrl *dptx)
{
	if (!(dptx->current_link_rate == dptx->link.rate && dptx->current_link_lanes == dptx->link.lanes))
		return true;
	if (dptx->is_edid_change)
		return true;
	if (dptx->is_timing_changed && dptx->video_transfer_enable)
		return true;

	return false;
}

static void dptx_switch_set_state(struct dp_ctrl *dptx, int val)
{
	if (dptx->edid_info.audio.basic_audio == 0x1) {
		if (val == HOT_PLUG_OUT || val == HOT_PLUG_OUT_VR)
			switch_set_state(&dptx->dp_switch, 0);
		else if (val == HOT_PLUG_IN || val == HOT_PLUG_IN_VR)
			switch_set_state(&dptx->dp_switch, 1);
	} else {
		dpu_pr_info("[DP] basic_audio(%ud) no support!", dptx->edid_info.audio.basic_audio);
		dpu_pr_info("[DP] dp_switch state: %d, val: %d", dptx->dp_switch.state, val);
		if (dptx->dp_switch.state == 1 && (val == HOT_PLUG_OUT || val == HOT_PLUG_OUT_VR)) {
			switch_set_state(&dptx->dp_switch, 0);
			dpu_pr_info("[DP] audio cable state switched to 0");
		}
	}
}

static char dp_change_int_to_char(uint8_t val)
{
	static char ret[] = "0123456789ABCDEF";
	return ret[val];
}

static void replace_monitor_name_char(char* str)
{
	int i;
	char *found = strstr(str, "\n");
	size_t length = found == NULL ? strlen(str) : found - str;
	length = length > strlen(str) ? strlen(str) : length;
	dpu_check_and_no_retval(length <= 0, warn, "[DP] str length is 0\n");

	dpu_pr_info("[DP] monitor name length:%lu\n", length);
	for (i = 0; i < length; i++) {
		if (str[i] < ' ') {
			dpu_pr_warn("[DP] monitor name has NOPRINT char(%d), str:%s\n", i, str);
			str[0] = '\0';
			return;
		}
	}
	if (str[length] < ' ' && str[length] != '\0') {
		dpu_pr_warn("[DP] monitor name has TAB!!!, str:%s\n", str);
		str[length] = '\0';
	}
}

void dp_send_cable_notification(struct dp_ctrl *dptx, int val)
{
	int state = 0;
	struct dtd *mdtd = NULL;
	struct dkmd_object_info *upload_pinfo = NULL;
	struct dkmd_connector_info *pinfo = NULL;
	struct video_params *vparams = NULL;
	char vendor_name[VENDOR_NAME_LEN] = {0};
	char *vendor_name_local = "ExtendedAudio";
	uint16_t vendor_name_ori = (uint16_t)dptx->factory_edid_info[0] << 8 | dptx->factory_edid_info[1];
	uint16_t product_code_ori = (uint16_t)dptx->factory_edid_info[2] << 8 | dptx->factory_edid_info[3];

	dpu_check_and_no_retval(!dptx, err, "[DP] dptx is NULL!");

	/* just send tx0 plugin sigal to hal */
	dpu_check_and_no_retval(dptx->id != MASTER_DPTX_IDX, err, "[DP] dptx id is invalid!");

	state = dptx->sdev.state;
	switch_set_state(&dptx->sdev, val);
	dpu_pr_info("[DP] dp_send_cable_notification is_primary_panel is %d",
		is_primary_panel(&dptx->connector->conn_info->base));

	if (dptx->video_transfer_enable && val == HOT_PLUG_IN && dp_link_status_changed(dptx)
			&& !is_primary_panel(&dptx->connector->conn_info->base)) {
		dpu_pr_warn("[DP] pre rate: %hhu, pre lanes: %hhu, cur rate: %hhu, cur lanes: %hhu",
			dptx->current_link_rate, dptx->current_link_lanes, dptx->link.rate, dptx->link.lanes);
		dpu_pr_warn("[DP] link training lane or rate changed, report plugout and then plugin to hwc");
		dpu_pr_warn("[DP] is_edid_change is %d, is_timing_changed is %d", dptx->is_edid_change, dptx->is_timing_changed);
		dptx->is_edid_change = false;
		dptx->is_timing_changed = false;
		switch_set_state(&dptx->sdev, HOT_PLUG_OUT);
		mdelay(100);
		switch_set_state(&dptx->sdev, HOT_PLUG_IN);
	}

	vendor_name[0] = 0b01000000 | ((vendor_name_ori >> 10) & 0b00011111);
	vendor_name[1] = 0b01000000 | ((vendor_name_ori >> 5) & 0b00011111);
	vendor_name[2] = 0b01000000 | (vendor_name_ori & 0b00011111);
	vendor_name[3] = '-';

	vendor_name[4] = dp_change_int_to_char((dptx->factory_edid_info[3] >> 4) & 0x0F);
	vendor_name[5] = dp_change_int_to_char((dptx->factory_edid_info[3]) & 0x0F);
	vendor_name[6] = dp_change_int_to_char((dptx->factory_edid_info[2] >> 4) & 0x0F);
	vendor_name[7] = dp_change_int_to_char((dptx->factory_edid_info[2]) & 0x0F);
	vendor_name[8] = '\0';

	if (dptx->edid_info.video.dp_monitor_descriptor != NULL &&
		strlen(dptx->edid_info.video.dp_monitor_descriptor) > 0) {
		dpu_pr_info("[DP] set dp_monitor_descriptor");
		replace_monitor_name_char(dptx->edid_info.video.dp_monitor_descriptor);
		vendor_name_local = dptx->edid_info.video.dp_monitor_descriptor;
	} else if (vendor_name_ori != 0 && product_code_ori != 0) {
		dpu_pr_info("[DP] set vendor_name");
		vendor_name_local = vendor_name;
	}

	if (sprintf_s(dptx->audio_name, sizeof(dptx->audio_name), "%s,device_port=%s-%d",
		dptx->audio_pre_name, vendor_name_local, dptx->port_id) <= 0) {
		dpu_pr_err("[DP] audio_name create failed");
		return;
	}

	update_audio_dev(dptx->connector->conn_info, dptx->audio_name);
	dpu_pr_debug("[DP] dp_monitor_descriptor: %s, audio_name: %s, vendor_name: %s\n",
		dptx->edid_info.video.dp_monitor_descriptor, dptx->audio_name, vendor_name);
	dptx->dp_switch.name = dptx->audio_name;

	dptx_switch_set_state(dptx, val);

	dptx->is_plugin = false;
	if (val == HOT_PLUG_IN || val == HOT_PLUG_IN_VR)
		dptx->is_plugin = true;

	pinfo = dptx->connector->conn_info;
	upload_pinfo = pinfo->base.comp_obj_info;
	upload_pinfo->is_plugin = dptx->is_plugin ? 1 : 0;

	vparams = &(dptx->vparams);
	mdtd = &(dptx->vparams.mdtd);
	dp_update_external_display_timming_info(mdtd->h_active, mdtd->v_active, vparams->m_fps);

	dpu_pr_info("[DP] is_plugin: %d, cable state %s %d", dptx->is_plugin,
		dptx->sdev.state == state ? "is same" : "switched to", dptx->sdev.state);
}

int dpu_dptx_switch_source(uint32_t user_mode, uint32_t user_format)
{
	int ret = 0;
	struct dp_private *dp_priv = NULL;
	struct dkmd_connector_info *pinfo = NULL;
	struct dkmd_object_info *upload_pinfo = NULL;
	struct dp_ctrl *dptx = NULL;
	bool pre_source;

	pinfo = platform_get_drvdata(g_dkmd_dp_devive[GFX_DP]);
	dpu_check_and_return(!pinfo, -EINVAL, err, "[DP] get connector info failed!");
	upload_pinfo = pinfo->base.comp_obj_info;
	dp_priv = to_dp_private(pinfo);
	dpu_check_and_return(!dp_priv, -EINVAL, err, "[DP] dp_priv is null pointer\n");
	dptx = &dp_priv->dp[MASTER_DPTX_IDX];
	dpu_check_and_return(!dptx, -EINVAL, err, "[DP] dptx is null pointer");

	dpu_pr_info("[DP] switch source starts");

	mutex_lock(&dptx->dptx_mutex);

	if (!dptx->dptx_enable || dptx->power_saving_mode) {
		dpu_pr_err("[DP] dptx has already off\n");
		ret = -EINVAL;
		goto fail;
	}

	if (!dptx->video_transfer_enable) {
		dpu_pr_err("[DP] dptx never transfer video\n");
		ret = -EINVAL;
		goto fail;
	}

	if ((dptx->same_source == dpu_dp_get_current_dp_source_mode()) && (!user_mode) && (!user_format)) {
		dpu_pr_err("[DP] dptx don't switch source when the dest mode is same as current!!!\n");
		ret = -EINVAL;
		goto fail;
	}

	pre_source = dptx->same_source;
	dptx->user_mode = user_mode;
	dptx->user_mode_format = (enum video_format_type) user_format;
	dptx->same_source = dpu_dp_get_current_dp_source_mode();
	dpu_pr_info("[DP] dptx user switch: mode %d; format %d; pre_source %d; same_source %d.\n",
		dptx->user_mode, dptx->user_mode_format, pre_source, dptx->same_source);

	/* dptx user switch PC mode:1080P */
	if ((dptx->user_mode != 0) || (pre_source != dptx->same_source)) {
		/* DP plug out */
		dpu_pr_info("[DP] dptx user switch source,if PC mode:1080P");
		mutex_lock(pinfo->base.pluggable_connect_mutex);
		upload_pinfo->connect_status = pinfo->base.connect_status = DP_DISCONNECTED;
        mutex_unlock(pinfo->base.pluggable_connect_mutex);
        dptx_write_dpcd(dptx, DP_SET_POWER, DP_SET_POWER_D3);
		if (dptx->handle_hotunplug)
			dptx->handle_hotunplug(dptx);
		mutex_unlock(&dptx->dptx_mutex);

		msleep(1000);

		mutex_lock(&dptx->dptx_mutex);
		if (!dptx->dptx_enable) {
			dpu_pr_warn("[DP] unplugged!");
			goto fail;
		}
		if (dptx->dp_dis_reset)
			dptx->dp_dis_reset(dptx, true);

		if (dptx->dptx_core_on)
			dptx->dptx_core_on(dptx);

		/* connect_status need update before dp set uevent to hwc */
		mutex_lock(pinfo->base.pluggable_connect_mutex);
		upload_pinfo->connect_status = pinfo->base.connect_status = DP_CONNECTED;
        mutex_unlock(pinfo->base.pluggable_connect_mutex);
		atomic_set(&(dptx->edid_reads), NEED_READ_EDID);
		if (dptx->handle_hotplug)
			ret = dptx->handle_hotplug(dptx);

		dp_imonitor_set_param(DP_PARAM_HOTPLUG_RETVAL, &ret);
	}
fail:
	mutex_unlock(&dptx->dptx_mutex);

	dpu_pr_info("[DP] switch source ends");

	return ret;
}

#ifdef CONFIG_DKMD_DEBUG_ENABLE
EXPORT_SYMBOL(dpu_dptx_set_aparam);
EXPORT_SYMBOL_GPL(dpu_dptx_switch_source);
#endif

static uint64_t dp_pixel_ppll7_param_calc(uint64_t pixel_clock_cur, struct ppll7_cfg_param *cfg)
{
	int i, ceil_temp;
	uint64_t ppll7_freq_divider, vco_freq_output;
	int freq_divider_list[22] = {
		1, 2, 3, 4, 5, 6, 7, 8, 9, 10,
		12, 14, 15, 16, 20, 21, 24,
		25, 30, 36, 42, 49
	};
	int postdiv1_list[22] = {
		1, 2, 3, 4, 5, 6, 7, 4, 3, 5, 4,
		7, 5, 4, 5, 7, 6, 5, 6, 6, 7, 7
	};
	int postdiv2_list[22] = {
		1, 1, 1, 1, 1, 1, 1, 2, 3, 2, 3,
		2, 3, 4, 4, 3, 4, 5, 5, 6, 6, 7
	};

	/* Fractional PLL can not output the so small clock */
	cfg->post_div = 1;
	if (pixel_clock_cur * (uint64_t)freq_divider_list[21] < VCO_MIN_FREQ_OUPUT) {
		cfg->post_div = 2;
		pixel_clock_cur *= 2; /* multiple frequency */
	}

	ceil_temp = dp_ceil(VCO_MIN_FREQ_OUPUT, pixel_clock_cur);
	if (ceil_temp < 0)
		return pixel_clock_cur;

	ppll7_freq_divider = (uint64_t)ceil_temp;
	for (i = 0; i < 22; i++) {
		if (freq_divider_list[i] >= (int)ppll7_freq_divider) {
			ppll7_freq_divider = (uint64_t)freq_divider_list[i];
			cfg->postdiv1 = (uint64_t)postdiv1_list[i] - 1;
			cfg->postdiv2 = (uint64_t)postdiv2_list[i] - 1;
			dpu_pr_info("[DP] postdiv1=0x%llx, postdiv2=0x%llx\n", cfg->postdiv1, cfg->postdiv2);
			break;
		}
	}

	vco_freq_output = ppll7_freq_divider * pixel_clock_cur;
	if (vco_freq_output == 0)
		return pixel_clock_cur;

	dpu_pr_info("[DP] vco_freq_output=%llu\n", vco_freq_output);
	ceil_temp = dp_ceil(400000000UL, vco_freq_output);
	if (ceil_temp < 0)
		return pixel_clock_cur;

	cfg->refdiv = ((vco_freq_output * (uint64_t)ceil_temp) >= 494000000UL) ? 1 : 2;
	dpu_pr_info("[DP] refdiv=0x%llx\n", cfg->refdiv);

	cfg->fbdiv = vco_freq_output * (uint64_t)ceil_temp * cfg->refdiv / SYS_FREQ;
	dpu_pr_info("[DP] fbdiv=0x%llx\n", cfg->fbdiv);

	cfg->frac = ((uint64_t)ceil_temp * vco_freq_output - SYS_FREQ / \
		cfg->refdiv * cfg->fbdiv) * cfg->refdiv * 0x1000000; /* 0x1000000 is 2^24 */
	cfg->frac = (uint64_t)cfg->frac / SYS_FREQ;

	dpu_pr_info("[DP] frac=0x%llx\n", cfg->frac);

	return pixel_clock_cur;
}

static void dp_pixel_ppll7_set_reg(char __iomem *peri_crg_base, struct ppll7_cfg_param *cfg)
{
	uint32_t ppll7ctrl0, ppll7ctrl1;
	uint32_t ppll7ctrl0_val, ppll7ctrl1_val;

	ppll7ctrl0 = inp32(peri_crg_base + MIDIA_PPLL7_CTRL0);
	ppll7ctrl0 &= ~MIDIA_PPLL7_FREQ_DEVIDER_MASK;

	ppll7ctrl0_val = 0x0;
	ppll7ctrl0_val |= (uint32_t)((cfg->postdiv2 << 23) | (cfg->postdiv1 << 20) |
		(cfg->fbdiv << 8) | (cfg->refdiv << 2));
	ppll7ctrl0_val &= MIDIA_PPLL7_FREQ_DEVIDER_MASK;

	ppll7ctrl0 |= ppll7ctrl0_val;
	outp32(peri_crg_base + MIDIA_PPLL7_CTRL0, ppll7ctrl0);

	ppll7ctrl1 = inp32(peri_crg_base + MIDIA_PPLL7_CTRL1);
	ppll7ctrl1 &= ~MIDIA_PPLL7_FRAC_MODE_MASK;

	ppll7ctrl1_val = 0x0;
	ppll7ctrl1_val |= (uint32_t)(1 << 25 | 0 << 24 | cfg->frac);
	ppll7ctrl1_val &= MIDIA_PPLL7_FRAC_MODE_MASK;

	ppll7ctrl1 |= ppll7ctrl1_val;
	outp32(peri_crg_base + MIDIA_PPLL7_CTRL1, ppll7ctrl1);
}

static int dp_pxl_ppll7_init(struct dp_ctrl *dptx, struct dpu_connector *connector, uint64_t pixel_clock)
{
	int ret = 0;
	uint64_t pixel_clock_cur;
	struct ppll7_cfg_param cfg;

	dpu_check_and_return(!connector || !pixel_clock, -EINVAL, err, "[DP] input err!\n");

	/* To prevent high-frequency risks when switching SPLLs, it is necessary to first switch to TRANSITION_CLK. */
	ret = clk_set_rate(dptx->clk_dpctrl_pixel, TRANSITION_CLK);
	if (ret < 0)
		dpu_pr_err("[DP] %s clk_dpctrl_pixel clk_set_rate failed, error=%d!",
			connector->conn_info->base.name, ret);

	/* Before switching the frequency of PLL7, need to first turn off PLL7, by switching the clock to SPLL. */
	ret = clk_set_rate(dptx->clk_dpctrl_pixel, SPLL_CLK);
	if (ret < 0)
		dpu_pr_err("[DP] %s clk_dpctrl_pixel clk_set_rate failed, error=%d!",
			connector->conn_info->base.name, ret);

	if (dptx->dp_pixel_ppll7_param_calc)
		pixel_clock_cur = dptx->dp_pixel_ppll7_param_calc(pixel_clock, &cfg);
	else
		pixel_clock_cur = dp_pixel_ppll7_param_calc(pixel_clock, &cfg);
	dp_pixel_ppll7_set_reg(connector->peri_crg_base, &cfg);

	/* need vote voltage */
	if (cfg.post_div == 0) {
		dpu_pr_err("[DP] Illegal clk parameter");
		return -EINVAL;
	}
	ret = clk_set_rate(dptx->clk_dpctrl_pixel, DEFAULT_MIDIA_PPLL7_CLOCK_FREQ / cfg.post_div);
	if (ret < 0)
		dpu_pr_err("[DP] %s clk_dpctrl_pixel clk_set_rate(%llu) failed, error=%d!\n",
			connector->conn_info->base.name, pixel_clock_cur, ret);

	dpu_pr_info("[DP] clk_dpctrl_pixel:ori[%llu]->[%llu]->[%llu]\n",
		pixel_clock, pixel_clock_cur, (uint64_t)clk_get_rate(dptx->clk_dpctrl_pixel));

	return ret;
}

int dptx_dss_plugin(struct dp_ctrl *dptx, enum dptx_hot_plug_type etype)
{
	int ret = 0;
	struct dp_private *dp_priv = NULL;

	dpu_check_and_return(!dptx, -EINVAL, err, "[DP] dptx is null pointer\n");
	dp_priv = to_dp_private(dptx->connector->conn_info);
	dpu_check_and_return(!dp_priv, -EINVAL, err, "[DP] dp_priv is null pointer\n");

	/* config pll */
	if (dptx->is_all_pll_config_by_dp_soft)
		ret = dptx_pixel_pll_init(dptx,  dptx->connector->ldi.pxl_clk_rate);
	else
		ret = dp_pxl_ppll7_init(dptx, dptx->connector, dptx->connector->ldi.pxl_clk_rate);

	/* for dp test, would be deleted */
	dpu_pr_info("[DP] enable dp colorbar!");
	dptx_writel(dptx, dptx_dp_color_bar_stream(0), DPTX_COLOR_BAR_STREAM_EN);

	dp_send_cable_notification(dptx, etype);

	dptx->video_transfer_enable = true;

	return ret;
}

static bool dp_check_is_need_power_on(struct dp_ctrl *dptx, struct dp_private *dp_priv, bool *is_reconnect)
{
	if (!dptx->dptx_enable || !dptx->dptx_power_handler) {
		dpu_pr_warn("[DP] DP is not enable(%d) or power handler is null!", dptx->dptx_enable);
		return false;
	}

	if (dptx->power_saving_mode) {
		dpu_pr_info("[DP] DP is off, need to be on!");
		return true;
	}

	if (dp_priv->dp_relink_overtime > 0 && dptx->plugin_jiffies > 0 &&
			jiffies > (dptx->plugin_jiffies + HZ * dp_priv->dp_relink_overtime)) {
		dpu_pr_info("[DP] DP is need to be reconnect!");
		*is_reconnect = true;
		return true;
	}

	dpu_pr_warn("[DP] DP is on, need not to be on!");
	return false;
}

static bool dp_check_is_need_power_off(struct dp_ctrl *dptx)
{
	if (!dptx->dptx_power_handler) {
		dpu_pr_warn("[DP] Power handler is null!");
		return false;
	}

	if (!dptx->video_transfer_enable) {
		dpu_pr_info("[DP] DP video transfer is not enable!");
		return false;
	}

	if (dptx->power_saving_mode) {
		dpu_pr_info("[DP] DP is off, need not to be off!");
		return false;
	}

	dpu_pr_info("[DP] DP is on, need to be off!");
	return true;
}

static void dp_wait_edp_panel_power_on(struct dp_ctrl *dptx, struct dp_private *dp_priv)
{
	int hpd_status_cnt = 0;
	uint32_t hpd_status = 0;

	if (dptx->dp_panel_mgr && dptx->dp_panel_mgr->panel_power_pre_on) {
		dptx->dp_panel_mgr->panel_power_pre_on();
		if (dp_priv->hpd_gpio > 0) {
			dpu_pr_info("[DP] wait for hpd is 1 (GPIO:0x%x)\n", dp_priv->hpd_gpio);
			do {
				hpd_status = (uint32_t)gpio_get_value(dp_priv->hpd_gpio);
				if (hpd_status == 1)
					break;
				msleep(10);
				hpd_status_cnt++;
			} while (hpd_status_cnt < 20);
		}
	}
}

static void dp_screen_on_prepare_for_cdc(struct dp_ctrl *dptx)
{
#if defined(CONFIG_PRODUCT_CDC) || defined(CONFIG_PRODUCT_CDC_ACE)
		if (dptx->dp_info && dptx->dp_info->dp_screen_on_prepare != NULL) {
			dpu_pr_info("[DP] (portid:%d) enter dp_screen_on_prepare start!\n", dptx->port_id);
			dptx->dp_info->dp_screen_on_prepare(dptx->port_id);
			dpu_pr_info("[DP] (portid:%d) enter dp_screen_on_prepare end!\n", dptx->port_id);
		}
#endif
}

static int dp_ctrl_on(struct dkmd_connector_info *pinfo)
{
	struct dp_private *dp_priv = to_dp_private(pinfo);
	struct dp_ctrl *dptx = NULL;
	struct dpu_connector *connector = NULL;
	int connector_cnt = 1;
	int i = 0;
	int ret = 0;
	bool is_reconnect = false;

	dpu_check_and_return(!dp_priv, -EINVAL, err, "[DP] dp_priv is null pointer\n");
	dpu_pr_info("[DP] hsdt1 ctrl set PLL r&w mode");

	connector = get_primary_connector(pinfo);
	if (connector->bind_connector)
		connector_cnt = 2;

	connector->enable_ser_vp_sync = true;
	for (i = 0; (i < connector_cnt) && (i < MAX_DPTX_COUNT); i++) {
		dptx = &dp_priv->dp[i];
		mutex_lock(&dptx->dptx_mutex);
		if (dptx->dp_panel_mgr && dptx->dp_panel_mgr->power_on_sink_device)
			dptx->dp_panel_mgr->power_on_sink_device(dptx->port_id);
		if (!dp_check_is_need_power_on(dptx, dp_priv, &is_reconnect)) {
			mutex_unlock(&dptx->dptx_mutex);
			continue;
		}
		dpu_pr_info("[DP] dp%d (portid:%d) enter!\n", i, dptx->port_id);
		dptx_link_timeout_detect_work_init(dptx);

#if defined(CONFIG_PRODUCT_CDC_ACE)
		if (dptx->dp_info != NULL && !dptx->dp_info->is_dprx_ready)
			wait_event_interruptible_timeout(dptx->dprxq, dptx->dp_info->is_dprx_ready, msecs_to_jiffies(1500));
#endif
		/* eDP panel power pre on */
		dp_wait_edp_panel_power_on(dptx, dp_priv);
		/* pre operation for CDC */
		dp_screen_on_prepare_for_cdc(dptx);

		/* If the interval between the screen on time and the connection time
		* is greater than dp_relink_overtime seconds, the connection needs to be reestablished. */
		if (is_reconnect) {
			dpu_pr_info("[DP] dptx %d has already connected, blank over 5s + 1s!, inj:%lu, j:%lu, HZ:%d",
				dptx->port_id, dptx->plugin_jiffies, jiffies, HZ);
			dptx->is_power_offing = true;
			dptx->dptx_power_handler(dptx, false);
			dptx->power_saving_mode = true;
			dptx->is_power_offing = false;
		}

		dpu_pr_info("[DP] dptx has already blank, power on for unblank!");
		dptx_pixel_pll_preinit();
		dp_maintenance_reset_error_log(dptx);
		dptx->error_type = DMD_DP_SUCCESS;
		dptx->power_saving_mode = false;
		ret = dptx->dptx_power_handler(dptx, true);
		if (ret != 0) {
			dpu_pr_warn("[DP] dptx_power_handler failed");
			dptx->power_saving_mode = true;
			dp_maintenance_add_error_log(dptx, "powerhandler failed");
			dp_maintenance_dmd_print_dfx(dptx, DMD_DP_FAILED, dptx->error_type);
			ret = -EOPNOTSUPP;
		} else {
			dptx->plugin_jiffies = jiffies;
			dp_maintenance_dmd_print_dfx(dptx, DMD_DP_CONNECT, dptx->error_type);
		}

		/* eDP panel power after on */
		if (dptx->dp_panel_mgr && dptx->dp_panel_mgr->panel_power_after_on)
			dptx->dp_panel_mgr->panel_power_after_on();

		dptx_link_timeout_detect_work_cancel(dptx);
		mutex_unlock(&dptx->dptx_mutex);
		// Start the detection thread after dp_ctrl_on succeeds
		if (ret == 0)
			dp_maintenance_init_detect_work(dptx);
		dpu_pr_info("[DP] dp%d (portid:%d) exit!\n", i, dptx->port_id);
	}
	return ret;
}

static int32_t notify_hdm(struct dkmd_connector_info *pinfo, DPU_HOT_PLUG_TYPE hot_plug_type)
{
	struct dp_private *dp_priv = to_dp_private(pinfo);	
	struct dp_ctrl *dptx = NULL;
	dptx = &dp_priv->dp[0];
	switch_set_state(&dptx->sdev, hot_plug_type);
	return 0;
}

static int32_t notify_audio(struct dkmd_connector_info *pinfo, DPU_HOT_PLUG_TYPE hot_plug_type)
{
	struct dp_private *dp_priv = to_dp_private(pinfo);	
	struct dp_ctrl *dptx = NULL;
	dptx = &dp_priv->dp[0];
	dptx_switch_set_state(dptx, hot_plug_type);
	return 0;
}

static int32_t disconnect_post_handle_func(struct dkmd_connector_info *pinfo, char __iomem *dpu_base)
{
	struct dp_private *dp_priv = to_dp_private(pinfo);	
	struct dp_ctrl *dptx = NULL;
	int ret = 0;
	dptx = &dp_priv->dp[0];
	if (dptx->post_chn == (int)dptx->connector->conn_info->sw_post_chn_idx[PRIMARY_CONNECT_CHN_IDX])
		ret = clear_pip_sw_config(dpu_base, pinfo, dptx->post_chn);
	if (ret)
		dpu_pr_err("[DP] clear_sceneid fail");
	dpu_pr_info("[DP] portid: %d, disconnect_post_handle_func success !\n", dptx->port_id);
	dptx->plugin_jiffies = 0;
	return ret;
}

static void connect_revert_func(struct dkmd_connector_info *pinfo)
{
	struct dp_private *dp_priv = to_dp_private(pinfo);	
	struct dp_ctrl *dptx = NULL;
	dptx = &dp_priv->dp[0];
	dptx->dptx_enable = false;
	dp_deinit_dpc_and_post_chn(dptx->port_id);
}

static int panel_power_off_no_need_dp_off(struct dkmd_connector_info *pinfo, struct dp_ctrl *dptx)
{
	if (dptx->dp_panel_mgr == NULL || dptx->dp_panel_mgr->panel_power_no_need_dp_off == NULL) {
		dpu_pr_info("[DP] dp_panel_mgr hook is null, need dp off!");
		return 0;
	}

	if (dptx->dp_panel_mgr->panel_power_no_need_dp_off() != NEED_SKIP_DP_OFF) {
		dpu_pr_info("[DP] panel_power_need_dp_off!");
		return 0;
	}

	dpu_pr_info("[DP] panel_power_no_need_dp_off!");
	if (!dp_get_enable_status(dptx))
		return NEED_SKIP_DP_OFF;

	if (dptx->dptx_triger_media_transfer)
		dptx->dptx_triger_media_transfer(dptx, false);

	dptx_wait_for_last_frame_finished(pinfo, DELAY_HANDLE);

	return NEED_SKIP_DP_OFF;
}

void dp_ctrl_off_no_lock(struct dp_ctrl *dptx) {
	dpu_check_and_no_retval(!dptx, err, "[DP] dptx is NULL!");
	if (!dp_check_is_need_power_off(dptx))
		return;

	dptx->is_power_offing = true;
	dptx->is_ldi_enable = false;
	/* eDP panel power pre off */
	if (dptx->dp_panel_mgr && dptx->dp_panel_mgr->panel_power_pre_off) {
		dptx_enable_black_vedio(dptx);
		dptx->dp_panel_mgr->panel_power_pre_off();
	}

	dpu_pr_info("[DP] dptx %d has already connected, power off for blank!", dptx->port_id);
	// If the underflow exit event was not reported before power-off, it will be reported here.
	dptx_work_queue_handle(dptx, DPTX_PSR2_UEVENT_EVENT);
	dptx->dptx_power_handler(dptx, false);

	/* reset dprx of 983 */
	if (dptx->dp_info && dptx->dp_info->is_dprx_ready && dptx->dp_info->dp_connect_ctrl_reset_dprx != NULL) {
		dpu_pr_info("[DP] dp_connect_ctrl_reset_dprx entry");
		dptx->dp_info->dp_connect_ctrl_reset_dprx(dptx->port_id);
	}
	dp_maintenance_dmd_print_dfx(dptx, DMD_DP_DISCONNECT, DMD_DP_SUCCESS);
	dptx->power_saving_mode = true;
	dptx->dptx_underflow_clear = false;
	dp_maintenance_reset_error_log(dptx);
	/* set dp power saving mode */
	if (dptx->dptx_combophy_power_saving_handler)
		dptx->dptx_combophy_power_saving_handler(dptx);
	/* eDP panel power after off */
	if (dptx->dp_panel_mgr && dptx->dp_panel_mgr->panel_power_after_off)
		dptx->dp_panel_mgr->panel_power_after_off();
	dptx->is_power_offing = false;
	dptx->plugin_jiffies = 0;
	if (!dptx->dptx_enable)
		dptx->video_transfer_enable = false;
	dpu_pr_info("[DP] dp (portid:%d) exit!\n", dptx->port_id);
}

static int dp_ctrl_off(struct dkmd_connector_info *pinfo)
{
	struct dp_private *dp_priv = to_dp_private(pinfo);
	struct dp_ctrl *dptx = NULL;
	struct dpu_connector *connector = NULL;
	int connector_cnt = 1;
	int i = 0;
	dpu_check_and_return(!dp_priv, -EINVAL, err, "[DP] dp_priv is null pointer\n");
	connector = get_primary_connector(pinfo);
	if (connector->bind_connector)
		connector_cnt = 2;

	for (i = 0; (i < connector_cnt) && (i < MAX_DPTX_COUNT); i++) {
		dptx = &dp_priv->dp[i];
		dp_maintenance_deinit_detect_work(dptx);
		mutex_lock(&dptx->dptx_mutex);
		if (panel_power_off_no_need_dp_off(pinfo, dptx) == NEED_SKIP_DP_OFF) {
			mutex_unlock(&dptx->dptx_mutex);
			return 0;
		}
		dp_ctrl_off_no_lock(dptx);
		mutex_unlock(&dptx->dptx_mutex);
	}
	
	connector->enable_ser_vp_sync = false;
	return 0;
}

static void dpu_dp_timing_isr_handle(struct dp_ctrl *dptx, struct ukmd_isr *isr_ctrl, uint32_t timing_gen_irq_status)
{
	uint32_t val = 0;
	int retval;

	dpu_check_and_no_retval(!dptx, err, "[DP] NULL Pointer\n");
	if (timing_gen_irq_status & DPTX_IRQ_VSYNC) {
		dpu_pr_debug("[DP] DPTX_IRQ_VSYNC received");
		ukmd_isr_notify_listener(isr_ctrl, DSI_INT_VSYNC);
	}

	if ((timing_gen_irq_status & DPTX_IRQ_STREAM0_UNDERFLOW) && !dptx->dptx_underflow_clear) {
		dpu_pr_warn("[DP] [DP-IRQ] DPTX_IRQ_STREAM0_UNDERFLOW port:%d", dptx->port_id);
		dptx->dptx_underflow_clear = true;
		val = dptx_readl(dptx, DPTX_INTR_ACPU_TIMING_GEN_ENABLE);
		val &= ~DPTX_IRQ_STREAM0_UNDERFLOW;
		dptx_writel(dptx, DPTX_INTR_ACPU_TIMING_GEN_ENABLE, val);
		dptx_global_intr_clear(dptx);
		ukmd_isr_notify_listener(isr_ctrl, DSI_INT_UNDER_FLOW);
	}

	if (timing_gen_irq_status & DPTX_PSR_ACTIVE_SDP_INTR)
		dpu_pr_debug("[DP] TX PSR active SDP");

	if (timing_gen_irq_status & DPTX_PSR_INACTIVE_SDP_INTR)
		dpu_pr_debug("[DP] TX PSR inactive SDP");

	if (timing_gen_irq_status & DPTX_PSR_UPDATE_INTR)
		dpu_pr_debug("[DP] TX PSR update");

	if (timing_gen_irq_status & DPTX_PSR_ENTRY_INTR) {
		if (dptx->psr_params.ml_close_require && dptx->psr_params.psr_version == DP_PSR_IS_SUPPORTED) {
			retval = dptx_psr_ml_config(dptx, LANE_POWER_MODE_P3);
			if (retval)
				dpu_pr_err("[DP] Config mainlink status P3 fail");
		}
		dpu_pr_info("[DP] TX PSR entry");
	}

	if (timing_gen_irq_status & DPTX_PSR_EXIT_INTR)
		dpu_pr_info("[DP] TX PSR exit");
}

static void dpu_dp_intr_handle(struct dp_ctrl *dptx, struct ukmd_isr *isr_ctrl, uint32_t intr_status)
{
	uint32_t val = 0;

	dpu_check_and_no_retval(!dptx, err, "[DP] NULL Pointer\n");
	if (intr_status & DPTX_IRQ_STREAM0_FRAME) {
		dpu_pr_debug("[DP] DPTX_IRQ_STREAM0_FRAME irq received");
		val = dptx_readl(dptx, DPTX_INTR_ACPU_TIMING_GEN_ENABLE);
		val |= DPTX_IRQ_STREAM0_UNDERFLOW;
		dptx_writel(dptx, DPTX_INTR_ACPU_TIMING_GEN_ENABLE, val);
		ukmd_isr_notify_listener(isr_ctrl, DSI_INT_VACT0_START);
	}

	if (intr_status & DPTX_SU_UPDATE)
		dpu_pr_debug("[DP] TX PSR2 SU update");

	if (intr_status & DPTX_PSR2_VACTIVE_START)
		dpu_pr_debug("[DP] TX PSR2 vactive start");
}

static irqreturn_t dpu_dp_isr(int32_t irq, void *ptr)
{
	uint32_t timing_gen_irq_status, intr_status, sdp_intr_status;
	struct dpu_connector *connector = NULL;
	struct ukmd_isr *isr_ctrl = (struct ukmd_isr *)ptr;
	struct dp_private *dp_priv = NULL;
	struct dp_ctrl *dptx = NULL;

	dpu_check_and_return(!isr_ctrl, IRQ_NONE, err, "[DP] isr_ctrl is null pointer");
	connector = (struct dpu_connector *)isr_ctrl->parent;
	dp_priv = to_dp_private(connector->conn_info);
	dpu_check_and_return(!dp_priv, IRQ_NONE, err, "[DP] dp_priv is null pointer");
	dptx = &dp_priv->dp[MASTER_DPTX_IDX];

	timing_gen_irq_status = dptx_readl(dptx, DPTX_INTR_ACPU_TIMING_GEN_MASKED_STATUS) &
		dptx_readl(dptx, DPTX_INTR_ACPU_TIMING_GEN_ORIGINAL_STATUS);
	dptx_writel(dptx, DPTX_INTR_ACPU_TIMING_GEN_ORIGINAL_STATUS, timing_gen_irq_status);

	intr_status = dptx_readl(dptx, DPTX_INTR_MASKED_STATUS) & dptx_readl(dptx, DPTX_INTR_ORIGINAL_STATUS);
	dptx_writel(dptx, DPTX_INTR_ORIGINAL_STATUS, intr_status);

	sdp_intr_status = dptx_readl(dptx, DPTX_SDP_INTR_MASKED_STATUS) & dptx_readl(dptx, DPTX_SDP_INTR_ORIGINAL_STATUS);
	dptx_writel(dptx, DPTX_SDP_INTR_ORIGINAL_STATUS, sdp_intr_status);

	dpu_pr_debug("[DP] 0x754:0x%x, 0x728:0x%x, 0x738:0x%x", timing_gen_irq_status, intr_status, sdp_intr_status);

	if (timing_gen_irq_status) {
		if (dptx->dpu_dp_timing_isr_handle)
			dptx->dpu_dp_timing_isr_handle(dptx, isr_ctrl, timing_gen_irq_status);
		else
			dpu_dp_timing_isr_handle(dptx, isr_ctrl, timing_gen_irq_status);
	}

	if (intr_status) {
		if (dptx->dpu_dp_intr_handle)
			dptx->dpu_dp_intr_handle(dptx, isr_ctrl, intr_status);
		else
			dpu_dp_intr_handle(dptx, isr_ctrl, intr_status);
	}
	if (sdp_intr_status & DPTX_SDP_STREAM0_PPS_INT)
		dpu_pr_debug("[DP] DPTX_SDP_STREAM0_PPS_INT");

	return IRQ_HANDLED;
}

static void dp_ctrl_isr_handle(struct dpu_connector *connector, struct ukmd_isr *isr_ctrl, bool enable)
{
	struct dp_private *dp_priv = to_dp_private(connector->conn_info);
	struct dp_ctrl *dptx = &dp_priv->dp[MASTER_DPTX_IDX];

	mutex_lock(&dptx->dptx_mutex);
	if (!dptx->video_transfer_enable || !dptx_get_enable_status(dptx)) {
		dpu_pr_info("[DP] dptx has already off, id: %d\n", dptx->port_id);
		isr_ctrl->handle_func(isr_ctrl, UKMD_ISR_DISABLE);
		mutex_unlock(&dptx->dptx_mutex);
		return;
	}
	/* 1. interrupt mask */
	dptx_global_intr_dis(dptx);
	if (enable) {
		/* 2. enable irq */
		isr_ctrl->handle_func(isr_ctrl, UKMD_ISR_ENABLE);

		/* 3. interrupt clear */
		dptx_global_intr_clear(dptx);

		/* 4. interrupt umask, enable all top-level interrupts */
		dptx_global_intr_en(dptx);
	} else {
		/* 2. disable irq */
		isr_ctrl->handle_func(isr_ctrl, UKMD_ISR_DISABLE);

		/* 3. interrupt clear */
		dptx_global_intr_clear(dptx);
	}
	mutex_unlock(&dptx->dptx_mutex);
}

static int32_t dp_ctrl_isr_enable(struct dpu_connector *connector, const void *value)
{
	struct ukmd_isr *isr_ctrl = (struct ukmd_isr *)value;

	dp_ctrl_isr_handle(connector, isr_ctrl, true);

	return 0;
}

static int32_t dp_ctrl_isr_disable(struct dpu_connector *connector, const void *value)
{
	struct ukmd_isr *isr_ctrl = (struct ukmd_isr *)value;

	dp_ctrl_isr_handle(connector, isr_ctrl, false);

	return 0;
}

static int32_t dp_ctrl_isr_setup(struct dpu_connector *connector, const void *value)
{
	struct ukmd_isr *isr_ctrl = (struct ukmd_isr *)value;

	if (unlikely((!connector) || (!value))) {
		dpu_pr_err("[DP] connector or value is null\n");
		return -1;
	}

	(void)snprintf(isr_ctrl->irq_name, sizeof(isr_ctrl->irq_name), "irq_dp_%u", connector->connector_id);
	isr_ctrl->irq_no = connector->connector_irq;
	isr_ctrl->isr_fnc = dpu_dp_isr;
	isr_ctrl->parent = connector;
	/* fake int mask for dptx */
	isr_ctrl->unmask = ~(DSI_INT_VSYNC | DSI_INT_VACT0_START | DSI_INT_UNDER_FLOW);
	dpu_pr_info("[DP] connector irq name is %s, irq_no is %d, isr shared is %u", isr_ctrl->irq_name, isr_ctrl->irq_no,
		connector->conn_info->isr_shared);
	if (connector->conn_info->isr_shared != 0)
		isr_ctrl->irq_flag = IRQF_SHARED;

	return 0;
}

static void dptx_enable_dpu_pipeline(struct dp_ctrl *dptx)
{
	uint32_t reg;
	uint32_t val;
	struct dpu_connector *pinfo = NULL;
	uint32_t rx2tx_delay = 0x10;

	dpu_check_and_no_retval((dptx == NULL), err, "[DP] NULL Pointer\n");
	pinfo = dptx->connector;

	if (dptx->source_is_external) {
		reg = dptx_readl(dptx, DPTX_GCTL0);
		reg &= ~DPTX_CFG_TIMING_GEN_MODE_SEL;
		if (dptx->arsr_enable) {
			reg |= DPTX_HSYNC_VSYNC_FOLLOW_MODE << DPTX_CFG_TIMING_GEN_MODE_SEL_OFFSET;
		} else {
			reg |= DPTX_HSYNC_VSYNC_HSYNC_FOLLOW_MODE << DPTX_CFG_TIMING_GEN_MODE_SEL_OFFSET;
		}
		dptx_writel(dptx, DPTX_GCTL0, reg);

		reg = 0;
		reg |= (rx2tx_delay + FRM_START_LINE_NUM_VAL) << DPTX_CFG_FRM_START_DELAY_OFFSET;
		reg |= rx2tx_delay << DPTX_CFG_RX2TX_DELAY_OFFSET;
		val = (pinfo->conn_info->base.xres + pinfo->ldi.h_back_porch + \
			pinfo->ldi.h_front_porch + pinfo->ldi.h_pulse_width) / 2;
		val = val / 2 * 2;
		reg |= val << DPTX_CFG_PIXEL_NUM_TIMING_MODE_SEL1_OFFSET;
		dptx_writel(dptx, DPTX_TIMING_MODE1_CTRL, reg);

		reg = 0;
		val = pinfo->ldi.v_back_porch + pinfo->ldi.v_front_porch + pinfo->ldi.v_pulse_width - rx2tx_delay;
		reg |= (val << DPTX_TIMING_GEN_VFP_SHIFT);
		dptx_writel(dptx, dptx_timing_gen_config3_stream(0), reg);
	}
}

static void enable_dptx_ldi(struct dkmd_connector_info *pinfo)
{
	struct dpu_connector *connector = get_primary_connector(pinfo);
	struct dp_private *dp_priv = to_dp_private(connector->conn_info);
	int connector_cnt = 1;
	int i = 0;

	if (connector->bind_connector)
		connector_cnt = 2;

	for (i = 0; (i < connector_cnt) && (i < MAX_DPTX_COUNT); i++) {
		struct dp_ctrl *dptx = &dp_priv->dp[i];
		if (unlikely(!dptx)) {
			dpu_pr_warn("dptx is null");
			continue;
		}
		dpu_pr_debug("[DP] port id %d enable_dptx_ldi", dptx->port_id);
		dptx->is_ldi_enable = true;
		if (!dptx->power_fake_saving_mode) {
			dptx_enable_dpu_pipeline(dptx);
			enable_dptx_timing_gen(dptx);
		}
	}
}

static void disable_dptx_timing_gen(struct dkmd_connector_info *pinfo)
{
	struct dpu_connector *connector = get_primary_connector(pinfo);
	struct dp_private *dp_priv = to_dp_private(connector->conn_info);
	int connector_cnt = 1;
	int i = 0;

	if (connector->bind_connector)
		connector_cnt = 2;

	for (i = 0; (i < connector_cnt) && (i < MAX_DPTX_COUNT); i++) {
		struct dp_ctrl *dptx = &dp_priv->dp[i];
		mutex_lock(&dptx->dptx_mutex);
		if (dptx->power_saving_mode || !dptx->video_transfer_enable) {
			dpu_pr_warn("[DP] DP is off, cannot config media transfer");
			mutex_unlock(&dptx->dptx_mutex);
			continue;
		}
		if (dptx->dptx_triger_media_transfer)
			dptx->dptx_triger_media_transfer(dptx, false);
		mutex_unlock(&dptx->dptx_mutex);
	}
}

static int dptx_timing_parameters_config(struct dp_ctrl *dptx, struct edid_timing_info *user_timing,
	struct video_params *vparams)
{
	int retval = 0;
	struct ldi_panel_info *ldi = NULL;
	struct dtd mdtd = {0};

	convert_edid_timing_to_dtd(&mdtd, user_timing);
	vparams->mdtd = mdtd;
	vparams->m_fps = (uint8_t)user_timing->fps;
	dptx_dsc_enabled_by_tu(dptx);
	dptx_get_tu_and_bpc_value(dptx);
	dptx_update_panel_info(dptx);

	ldi = &(dptx->connector->ldi);
	ldi->hsync_plr = 1 - mdtd.h_sync_polarity;
	ldi->vsync_plr = 1 - mdtd.v_sync_polarity;

	if (dptx->dsc) {
		if (dptx->dptx_dsc_check_rx_cap)
			dptx->dptx_dsc_check_rx_cap(dptx);

		if (dptx->dptx_dsc_para_init)
			dptx->dptx_dsc_para_init(dptx);

		if (dptx->dptx_dsc_cfg)
			dptx->dptx_dsc_cfg(dptx);

		ldi->pxl_clk_rate = ldi->pxl_clk_rate / (uint64_t)dptx_dsc_get_clock_div(dptx);
		dptx_dsc_dss_config(dptx);
	} else {
		ldi->pxl_clk_rate = ldi->pxl_clk_rate / 2;
	}

	/* config pll */
	if (dptx->is_all_pll_config_by_dp_soft)
		retval = dptx_pixel_pll_init(dptx,  dptx->connector->ldi.pxl_clk_rate);
	else
		retval = dp_pxl_ppll7_init(dptx, dptx->connector, dptx->connector->ldi.pxl_clk_rate);

	dptx_timing_config(dptx);

	return retval;
}

static struct edid_timing_info* dptx_get_user_timing(struct dkmd_connector_info *pinfo, struct dp_ctrl *dptx,
		struct video_params *vparams, uint64_t pixel_clock)
{
	static struct edid_timing_info *user_timing = NULL;

	dpu_check_and_return(!vparams, NULL, err, "[DP] vparams is null pointer");

	if (dptx->dptx_video_ts_calculate(dptx, dptx->link.lanes, dptx->link.rate, vparams->bpc,
			vparams->pix_enc, pixel_clock) != 0) {
		dpu_pr_info("[DP] bandwidth not enough need link!");
		if (dptx_relink(dptx) != 0) {
			dpu_pr_err("[DP] dptx set display timing link failed!");
			return NULL;
		}
		if (dptx->dptx_video_ts_calculate(dptx, dptx->link.lanes, dptx->link.rate, vparams->bpc,
				vparams->pix_enc, pixel_clock) != 0) {
			dpu_pr_info("[DP] bandwidth of setting display timing is invalid!");
			user_timing = dptx_find_default_preferred_timing(dptx);
			if (user_timing != NULL)
				pinfo->base.user_timing_id = EDID_DEFAULT_PREFERRED_TIMING_INDEX;
		} else {
			user_timing = &pinfo->base.timing_list[pinfo->base.user_timing_id];
		}
	} else {
		user_timing = &pinfo->base.timing_list[pinfo->base.user_timing_id];
	}

	return user_timing;
}

static void dptx_close_video_transmission(struct dp_ctrl *dptx)
{
	if (dptx->dptx_disable_default_video_stream)
		dptx->dptx_disable_default_video_stream(dptx, 0);

	if (dptx->dptx_triger_media_transfer)
		dptx->dptx_triger_media_transfer(dptx, false);
}

static int32_t set_dp_display_timing(struct dkmd_connector_info *pinfo, uint32_t timing_index)
{
	int retval = 0;
	int fail_val = -1;
	uint64_t pixel_clock = 0;
	struct dp_ctrl *dptx = NULL;
	struct edid_timing_info *user_timing = NULL;

	dpu_pr_info("[DP] dptx_set_display_timing start: %u!", timing_index);

	dptx = dp_get_dptx(pinfo);
	dpu_check_and_return(!dptx, -EINVAL, err, "[DP] dptx is null pointer");

	mutex_lock(pinfo->base.pluggable_connect_mutex);
	mutex_lock(&dptx->dptx_mutex);
	pinfo->base.comp_obj_info->connect_status = pinfo->base.connect_status = DP_DISCONNECTED;

	if (!dptx->dptx_enable || dptx->power_saving_mode) {
		dpu_pr_err("[DP] dptx has already off");
		goto fail;
	}

	if (!dptx->video_transfer_enable) {
		dpu_pr_err("[DP] dptx never transfer video");
		goto fail;
	}

	if (!dptx->dptx_video_ts_calculate) {
		dpu_pr_err("[DP] dptx_video_ts_calculate is null");
		goto fail;
	}

	pinfo->base.user_timing_id = timing_index - 1;
	pinfo->base.user_last_timing_id = timing_index;
	if (timing_index < 1 || pinfo->base.user_timing_id >= pinfo->base.timing_num) {
		dpu_pr_warn("[DP] timing index[%u] is out of range", pinfo->base.user_timing_id);
		goto fail;
	}

	dptx_close_video_transmission(dptx);

	pixel_clock = pinfo->base.timing_list[pinfo->base.user_timing_id].pixel_clock;
	user_timing = dptx_get_user_timing(pinfo, dptx, &dptx->vparams, pixel_clock);
	if (user_timing == NULL) {
		dpu_pr_err("[DP] set user timing failed!");
		goto fail;
	}

	dptx_wait_for_last_frame_finished(pinfo, DELAY_HANDLE);

	if (dptx_timing_parameters_config(dptx, user_timing, &dptx->vparams) != 0) {
		dpu_pr_err("[DP] dptx_timing_parameters_config failed");
		goto fail;
	}

	dptx->is_ldi_enable = false;
	dptx->video_transfer_enable = true;
	dptx->is_user_set_timing = true;
	pinfo->base.comp_obj_info->connect_status = pinfo->base.connect_status = DP_CONNECTED;
	mutex_unlock(&dptx->dptx_mutex);
	mutex_unlock(pinfo->base.pluggable_connect_mutex);

	retval = (int)(pinfo->base.user_timing_id + 1);
	dpu_pr_info("[DP] dptx_set_display_timing end:[%u] [%u * %u @ %uHz], pixcel_clock:[%llu]KHz", pinfo->base.user_timing_id,
		user_timing->hactive_pixels, user_timing->vactive_pixels, user_timing->fps, user_timing->pixel_clock);

	return retval;

fail:
	dptx->is_user_set_timing = false;
	mutex_unlock(&dptx->dptx_mutex);
	mutex_unlock(pinfo->base.pluggable_connect_mutex);
	return fail_val;
}

static int32_t send_dptx_display_pq_data(struct dkmd_connector_info *pinfo, uint8_t *data, uint32_t len)
{
	uint32_t i = 0;
	uint32_t reg = 0;
	uint32_t payload[DPTX_SDP_LEN];
	uint8_t *tmpdata = NULL;
	struct dp_ctrl *dptx = NULL;

	dptx = dp_get_dptx(pinfo);
	dpu_check_and_return(!dptx, -EINVAL, err, "[DP] dptx is null pointer");
	if (data == NULL || len != DPTX_SDP_PQ_DATA_LEN) {
		dpu_pr_err("[DP] pq data len=%u", len);
		return -EINVAL;
	}
	payload[0] = HDR_INFOFRAME_HEADER;
	tmpdata = (uint8_t*)payload;
	if (memcpy_s((tmpdata + DPTX_SDP_HEAD_LEN), DPTX_SDP_SIZE - DPTX_SDP_HEAD_LEN, data, len) != EOK) {
		dpu_pr_err("[DP] memcpy buffer error!");
		return -EINVAL;
	}
	for (i = 0; i < DPTX_SDP_LEN; i++)
		dptx_writel(dptx, dptx_stream_audio_infoframe_sdp(1, 0) +  4 * i, payload[i]);

	dpu_pr_debug("[DP] pqdata:0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x",
		payload[0], payload[1], payload[2], payload[3], payload[4], payload[5], payload[6],
		payload[7], payload[8]); /* 1,2,3,4,5,6,7,8 is index of array payload */
 
	reg = dptx_readl(dptx, dptx_sdp_ctrl(0));
	reg &= ~DPTX_CFG_STREAM_INFORMFRAME1_SDP_TX_MODE; /* auto mode */
	dptx_writel(dptx, dptx_sdp_ctrl(0), reg);
	return 0;
}

static void dptx_underflow_post_handle(struct dp_ctrl *dptx)
{
	struct dkmd_connector_info *pinfo = NULL;

	dpu_check_and_no_retval(!dptx, err, "dptx is null");
	pinfo = dptx->connector->conn_info;
	dpu_check_and_no_retval(!pinfo, err, "pinfo is null");

	if (dptx->psr_params.is_psr_active && is_dpu_pu_support(&pinfo->base)) {
		dptx->psr_params.underflow_status_count = 0;
		dptx->psr_params.non_su_frame_idx = 0;
		dptx->psr_params.is_psr2_underflow_handle = true;
		dptx_send_psr2_event(dptx, 1, PSR2_UNDERFLOW);
		dpu_pr_info("[DP] send disable su event after underflow");
	}
	dptx_global_intr_en(dptx);
	dptx_enable_dpu_pipeline(dptx);
	enable_dptx_timing_gen(dptx);
	dptx->dptx_underflow_clear = false;
}

static int32_t dp_ctrl_dptx_reset(struct dpu_connector *connector, const void *value)
{
	struct dp_private *dp_priv = to_dp_private(connector->conn_info);
	int connector_cnt = 1;
	int i = 0;
	if (connector->bind_connector)
		connector_cnt = 2;

	for (i = 0; (i < connector_cnt) && (i < MAX_DPTX_COUNT); i++) {
		struct dp_ctrl *dptx = &dp_priv->dp[i];

		dpu_pr_info("[DP] dp%d clear enter\n", i);

		mutex_lock(&dptx->dptx_mutex);
		if (!dptx->video_transfer_enable || dptx->power_saving_mode) {
			dpu_pr_info("[DP] dptx has already off");
			dptx->dptx_underflow_clear = false;
			mutex_unlock(&dptx->dptx_mutex);
			return 0;
		}
		msleep(100);
		dptx_underflow_post_handle(dptx);
		mutex_unlock(&dptx->dptx_mutex);

		dpu_pr_info("[DP] dp%d clear exit\n", i);
	}

	return 0;
}

static int32_t dp_ctrl_dsc_init(struct dpu_connector *connector, const void *value)
{
	(void)value;
	if (connector->active_idx != 0 && connector->post_info[1] == NULL) {
		dpu_pr_warn("[DP] dsc active_idx %d not support\n", connector->active_idx);
		connector->active_idx = 0;
	}
	dsc_init(&connector->post_info[connector->active_idx]->dsc, connector->dsc_base);
	return 0;
}

static int32_t dp_ctrl_unblank(struct dpu_connector *connector, const void *value)
{
	(void)value;
	dpu_check_and_return(!connector, -EINVAL, err, "[DP] connector is null pointer");
	dpu_check_and_return(!connector->conn_info, -EINVAL, err, "[DP] connector is null pointer");
	return dp_ctrl_on(connector->conn_info);
}

int32_t dp_ctrl_get_crc_value(struct dpu_connector *connector, const void *value)
{
	(void)value;
	struct dp_private *dp_priv = NULL;
	struct dp_ctrl *dptx = NULL;
	uint32_t stream0_crc_1;
	uint32_t stream0_crc_2;

	dpu_check_and_return(!connector, -EINVAL, err, "[DP] connector is null pointer");
	dpu_check_and_return(!connector->conn_info, -EINVAL, err, "[DP] connector is null pointer");

	dp_priv = to_dp_private(connector->conn_info);
	dpu_check_and_return(!dp_priv, -EINVAL, err, "[DP] dp_priv is null pointer\n");

	dptx = &dp_priv->dp[0];
	dpu_check_and_return(!dptx, -EINVAL, err, "[DP] dptx is null pointer\n");

	if (!dp_get_enable_status(dptx)) {
		dpu_pr_err("dptx is not exist or has already been off! \n");
		return -EINVAL;
	}

	stream0_crc_1 = dptx_readl(dptx, DPTX_CFG_STREAM_CRC_ENGINE_01_DATA);
	stream0_crc_2 = dptx_readl(dptx, DPTX_CFG_STREAM_CRC_ENGINE_23_DATA);
	dptx->crc_value.crc_data_r_g = stream0_crc_1;
	dptx->crc_value.crc_data_b = stream0_crc_2;
	dpu_pr_info("dp crc value is 0x%x & 0x%x", stream0_crc_1, stream0_crc_2);

	return stream0_crc_1;
}

static int32_t is_dp_panel_unplug(struct dpu_connector *connector, const void *value)
{
	(void)value;
	struct dp_private *dp_priv = NULL;
	struct dp_ctrl *dptx = NULL;

	dp_priv = to_dp_private(connector->conn_info);
	dpu_check_and_return(!dp_priv, -EINVAL, err, "[DP] dp_priv is null pointer\n");
	dptx = &dp_priv->dp[0];
	dpu_check_and_return(!dptx, -EINVAL, err, "[DP] dptx is null pointer\n");
 
	dptx->hpd_pluged_value = gpio_get_value(dp_priv->hpd_gpio);
	dpu_pr_info("[DP] dp panel is_pluged %d\n", dptx->hpd_pluged_value);
	if (dptx->hpd_pluged_value == 0)
		return 1;
	return 0;
}

static int32_t dp_ctrl_get_vactive_status(struct dpu_connector *connector, const void *value)
{
	uint32_t *intr_status = (uint32_t *)value;
	uint32_t irq_status = 0U;
	struct dp_private *dp_priv = NULL;
	struct dp_ctrl *dptx = NULL;
	struct dkmd_connector_info *pinfo = NULL;

	dpu_check_and_return(!value, -1, err, "value is null pointer");
	dpu_check_and_return(!connector, -1, err, "[DP] connector is null pointer");
	dpu_check_and_return(!connector->conn_info, -1, err, "[DP] connector is null pointer");

	dp_priv = to_dp_private(connector->conn_info);
	dptx = &dp_priv->dp[MASTER_DPTX_IDX];
	pinfo = connector->conn_info;

	mutex_lock(&dptx->dptx_mutex);

	if (!dptx_get_enable_status(dptx)) {
		mutex_unlock(&dptx->dptx_mutex);
		return -1;
	}
	
	if (is_edp_psr2_cmd_mode(pinfo)) {
		irq_status = dptx_readl(dptx, DPTX_INTR_MASKED_STATUS) & dptx_readl(dptx, DPTX_INTR_ORIGINAL_STATUS);
		*intr_status = ((irq_status & DPTX_PSR2_VACTIVE_START) != 0) ? 1 : 0;
	} else {
		irq_status = dptx_readl(dptx, DPTX_INTR_ACPU_TIMING_GEN_MASKED_STATUS) &
			dptx_readl(dptx, DPTX_INTR_ACPU_TIMING_GEN_ORIGINAL_STATUS);
		*intr_status = ((irq_status & DPTX_IRQ_VACTIVE_START) != 0) ? 1 : 0;
	}

	mutex_unlock(&dptx->dptx_mutex);
	return 0;
}

static int32_t dp_ctrl_get_porch_info(struct dpu_connector *connector, const void *value)
{
	struct dpu_porch_info *porch_info = NULL;
	uint32_t htotal;
	uint32_t pxl_clk;

	if (connector->conn_info == NULL) {
		dpu_pr_err("connector->conn_info (pinfo) is null.");
		return -1;
	}
	porch_info = (struct dpu_porch_info *)value;
	htotal = connector->ldi.h_back_porch + connector->ldi.h_front_porch + connector->ldi.h_pulse_width;
	pxl_clk = connector->ldi.pxl_clk;
	dpu_pr_info("[DP] get dp porch info : xres: %u, h_b_porch: %u, h_f_porch: %u, h_p_width: %u, h_total_blank: %u, pixel_clk: %u, frame_rate:%u.",
		connector->conn_info->base.xres, connector->ldi.h_back_porch, connector->ldi.h_front_porch, connector->ldi.h_pulse_width, htotal,
		pxl_clk,connector->conn_info->base.fps);
	porch_info->master_hline_info.hline_time = htotal + connector->conn_info->base.xres;
	porch_info->master_hline_info.frame_rate = connector->conn_info->base.fps;
	porch_info->lane_byte_clk = pxl_clk;
	return 0;
}

static struct connector_ops_handle_data dp_ops_table[] = {
	{ SETUP_ISR, dp_ctrl_isr_setup },
	{ ENABLE_ISR, dp_ctrl_isr_enable },
	{ DISABLE_ISR, dp_ctrl_isr_disable },
	{ DO_CLEAR, dp_ctrl_dptx_reset },
	{ SET_BACKLIGHT, dp_set_backlight},
	{ INIT_DSC, dp_ctrl_dsc_init },
	{ SET_PARTIAL_UPDATE, dp_ctrl_partial_update },
	{ NOTIFY_SFR_INFO, dp_notify_sfr_info },
	{ SET_REFRESH_STATISTIC, dp_set_refresh_statistic },
	{ GET_STATISTIC_CLEAR_FLAG, dp_get_stat_clear_flag },
	{ ENABLE_DPI, dpu_dp_enable_dpi_clk },
	{ PREPARE_POWER_ON, dp_ctrl_unblank},
	{ GET_CRC_VALUE, dp_ctrl_get_crc_value },
	{ IS_PANEL_UNPLUG, is_dp_panel_unplug },
	{ GET_VACTIVE_IRQ_STATUS, dp_ctrl_get_vactive_status },
	{ GET_PORCH_INFO, dp_ctrl_get_porch_info },
};

static int32_t dp_ctrl_ops_handle(struct dkmd_connector_info *pinfo, uint32_t ops_cmd_id, void *value)
{
	struct dpu_connector *connector = NULL;

	dpu_check_and_return(!pinfo, -EINVAL, err, "[DP] pinfo is NULL!");
	connector = get_primary_connector(pinfo);
	dpu_check_and_return(!connector, -EINVAL, err, "[DP] connector is NULL!");

	return dkdm_connector_hanlde_func(dp_ops_table, ARRAY_SIZE(dp_ops_table), ops_cmd_id, connector, value);
}

static void dp_ctrl_ldi_setup(struct dpu_connector *connector, uint32_t dp_mode)
{
	struct dkmd_connector_info *pinfo = connector->conn_info;

	/* set default ldi parameter */
	pinfo->base.width = 16000;
	pinfo->base.height = 9000;
	pinfo->base.fps = 60;
	pinfo->base.fps_info_count = 1;
	if (dp_mode == EDP_MODE) {
		pinfo->base.is_pluggable = 0;
	}
	pinfo->ifbc_type = IFBC_TYPE_NONE;
	if (pinfo->base.fpga_flag == 1) {
		pinfo->base.xres = 1280;
		pinfo->base.yres = 720;

		connector->ldi.h_back_porch = 220;
		connector->ldi.h_front_porch = 110;
		connector->ldi.h_pulse_width = 40;
		connector->ldi.hsync_plr = 1;

		connector->ldi.v_back_porch = 20;
		connector->ldi.v_front_porch = 30;
		connector->ldi.v_pulse_width = 5;
		connector->ldi.vsync_plr = 1;

		connector->ldi.pxl_clk_rate = 27000000UL;
		connector->ldi.pxl_clk_rate_div = 1;
	} else {
		connector->ldi.h_back_porch = 148;
		connector->ldi.h_front_porch = 88;
		connector->ldi.h_pulse_width = 44;
		connector->ldi.hsync_plr = 1;

		connector->ldi.v_back_porch = 36;
		connector->ldi.v_front_porch = 4;
		connector->ldi.v_pulse_width = 5;
		connector->ldi.vsync_plr = 1;

		connector->ldi.pxl_clk_rate = 148500000UL;
		connector->ldi.pxl_clk_rate_div = 1;
	}
}

static void dp_ctrl_clk_setup(struct dpu_connector *connector)
{
	int ret = 0;

	ret = clk_set_rate(connector->connector_clk[CLK_DPCTRL_16M], 16000000UL);
	if (ret < 0)
		dpu_pr_err("[DP] CLK_DPCTRL_16M clk_set_rate failed, error=%d!\n", ret);

	ret = clk_set_rate(connector->connector_clk[CLK_DPCTRL_PCLK], 288000000UL);
	if (ret < 0)
		dpu_pr_err("[DP] CLK_DPCTRL_PCLK clk_set_rate failed, error=%d!\n", ret);
}

static void dp_device_params_init(struct dpu_connector *connector, struct dp_ctrl *dptx)
{
	errno_t err_ret;

	mutex_init(&dptx->dptx_mutex);
	mutex_init(&dptx->dptx_dmd_mutex);
	mutex_init(&dptx->dptx_maintenance_wq_mutex);
	init_waitqueue_head(&dptx->dptxq);
	init_waitqueue_head(&dptx->waitq);
	init_waitqueue_head(&dptx->dprxq);
	atomic_set(&(dptx->sink_request), 0);
	atomic_set(&(dptx->shutdown), 0);
	atomic_set(&(dptx->c_connect), 0);
	atomic_set(&(dptx->edid_reads), NEED_READ_EDID);

	dptx->dummy_dtds_present = false;
	dptx->selected_est_timing = NONE;
	dptx->dptx_vr = false;
	dptx->dptx_enable = false;
	dptx->current_panel_identity = 0;
	dptx->video_transfer_enable = false;
	dptx->power_saving_mode = false;
	dptx->power_fake_saving_mode = false;
	dptx->dptx_detect_inited = false;
	dptx->dptx_maintenance_detect_inited = false;
	dptx->is_ldi_enable = false;
	dptx->is_first_read_edid = true;
	dptx->is_edid_change = false;
	dptx->is_power_offing = false;
	dptx->is_set_backlight_disable = false;
	dptx->user_mode = 0;
	dptx->detect_times = 0;
	dptx->dptx_plug_type = DP_PLUG_TYPE_NORMAL;
	dptx->user_mode_format = CTA;
	dptx->dsc_decoders = DSC_DEFAULT_DECODER;
	dptx->dsc_ifbc_type = IFBC_TYPE_VESA3X_DUAL; /* IFBC_TYPE_VESA2X_DUAL for fpga */
	dptx->same_source = dpu_dp_get_current_dp_source_mode();
	dptx->max_edid_timing_hactive = 0;
	dptx->bstatus = 0;
	dptx->edid_try_count = MAX_EDID_RETRY_COUNT;
	dptx->edid_try_delay = EDID_RETRY_DELAY_TIME;

	dptx->base = connector->connector_base;
	dptx->combophy_param_num = connector->combophy_ctrl.dptx_combophy_param_num;
	dpu_pr_info("[DP] dp_device_params_init dp_mode = %d, phy_param_num: %d\n",
		dptx->connector->conn_info->base.mode, dptx->combophy_param_num);
	if (dptx->connector->conn_info->base.mode == EDP_MODE) {
		err_ret = memcpy_s(dptx->combophy_pree_swing, sizeof(dptx->combophy_pree_swing),
			connector->combophy_ctrl.edp_combophy_pree_swing,
			sizeof(connector->combophy_ctrl.edp_combophy_pree_swing));
		if (err_ret != EOK)
			dpu_pr_err("[DP] copy dptx phy parameters fail, ret = %d\n", err_ret);
	} else {
		err_ret = memcpy_s(dptx->combophy_pree_swing, sizeof(dptx->combophy_pree_swing),
			connector->combophy_ctrl.combophy_pree_swing, sizeof(connector->combophy_ctrl.combophy_pree_swing));
		if (err_ret != EOK)
			dpu_pr_err("[DP] copy dptx phy parameters fail, ret = %d\n", err_ret);
	}

	memcpy_s(dptx->combophy_ssc_ppm, sizeof(dptx->combophy_ssc_ppm),
		connector->combophy_ctrl.combophy_ssc_ppm, sizeof(dptx->combophy_ssc_ppm));
}

static int dp_device_buf_alloc(struct dp_ctrl *dptx)
{
	memset(&(dptx->edid_info), 0, sizeof(struct edid_information));

	dptx->edid = kzalloc(DPTX_DEFAULT_EDID_BUFLEN, GFP_KERNEL);
	if (dptx->edid == NULL) {
		dpu_pr_err("[DP] dptx base is NULL!\n");
		return -ENOMEM;
	}
	dptx->edid_len = 0;
	return 0;
}

static int dp_get_port_id_by_connector_id(uint32_t connector_id)
{
	int port_id = 0;

	switch (connector_id) {
	case CONNECTOR_ID_DP:
		port_id = 0;
		break;
	case CONNECTOR_ID_DP1:
		port_id = 1;
		break;
	case CONNECTOR_ID_DP2:
		port_id = 2;
		break;
	case CONNECTOR_ID_DP3:
		port_id = 3;
		break;
	case CONNECTOR_ID_EDP:
		port_id = 4;
		break;
	case CONNECTOR_ID_EDP1:
		port_id = 5;
		break;
	default:
		dpu_pr_err("[DP] connector_id %u is invalid!\n", connector_id);
		break;
	}
	dpu_pr_info("[DP] port_id is %d!\n", port_id);
	return port_id;
}

static void hdmi_audio_dev_name_init(struct dp_ctrl *dptx)
{
	dpu_check_and_no_retval(!dptx, err, "[DP] dptx is null pointer!");

	if (strcmp(dptx->sdev.name, DTS_GFX_DP_NAME) == 0) {
		dptx->dp_switch.name = dptx->audio_pre_name = "hdmi_audio";
	} else if (strcmp(dptx->sdev.name, DTS_GFX_DP1_NAME) == 0) {
		dptx->dp_switch.name = dptx->audio_pre_name = "hdmi_audio1";
	} else if (strcmp(dptx->sdev.name, DTS_GFX_DP2_NAME) == 0) {
		dptx->dp_switch.name = dptx->audio_pre_name = "hdmi_audio2";
	} else if (strcmp(dptx->sdev.name, DTS_GFX_DP3_NAME) == 0) {
		dptx->dp_switch.name = dptx->audio_pre_name = "hdmi_audio3";
	} else if (strcmp(dptx->sdev.name, DTS_GFX_DP4_NAME) == 0) {
		dptx->dp_switch.name = dptx->audio_pre_name = "hdmi_audio4";
	} else if (strcmp(dptx->sdev.name, DTS_GFX_DP5_NAME) == 0) {
		dptx->dp_switch.name = dptx->audio_pre_name = "hdmi_audio5";
	} else {
		dptx->dp_switch.name = dptx->audio_pre_name = "hdmi_audio";
	}

	dpu_pr_info("[DP] dptx->audio_pre_name = %s", dptx->audio_pre_name);
	return;
}

void dpu_dp_hook_register(struct dp_hook_ops *ops)
{
	dpu_pr_info("[EDID] dpu_dp_hook_register init");
	g_dp_hook_ops = ops;
	dpu_edid_hook_register((struct edid_hook_ops*)ops);
}

struct dp_ctrl* dp_get_dptx(struct dkmd_connector_info *pinfo)
{
	struct dpu_connector *connector = NULL;
	struct dp_private *dp_priv = NULL;
	dpu_check_and_return(!pinfo, NULL, err, "[DP] pinfo is null pointer");
	connector = get_primary_connector(pinfo);
	dpu_check_and_return(!connector, NULL, err, "[DP] connector is null pointer");
	dp_priv = to_dp_private(connector->conn_info);
	dpu_check_and_return(!dp_priv, NULL, err, "[DP] dp_priv is null pointer");

	return &dp_priv->dp[MASTER_DPTX_IDX];
}

bool dp_get_enable_status(struct dp_ctrl *dptx)
{
	return dptx_get_enable_status(dptx);
}

bool is_edp_psr2_cmd_mode(struct dkmd_connector_info *pinfo)
{
	struct dp_ctrl *dptx = NULL;

#ifdef CONFIG_PRODUCT_CDC_ACE
	return false;
#endif

	dpu_check_and_return(!pinfo, false, err, "[DP] pinfo is null pointer!");
	dptx = dp_get_dptx(pinfo);
	if (!dptx)
		return false;

	return dptx_psr_get_status_flag(dptx, PSR_ACTIVE);
}

bool is_first_enter_psr(struct dkmd_connector_info *pinfo)
{
	struct dp_ctrl *dptx = NULL;

#ifdef CONFIG_PRODUCT_CDC_ACE
	return false;
#endif

	dpu_check_and_return(!pinfo, false, err, "[DP] pinfo is null pointer!");
	dptx = dp_get_dptx(pinfo);
	if (!dptx)
		return false;

	return dptx->psr_params.is_first_enter_psr;
}

bool is_psr_support_frame_dvfs(struct dkmd_connector_info *pinfo)
{
	struct dp_ctrl *dptx = NULL;
 
#ifdef CONFIG_PRODUCT_CDC_ACE
	return false;
#endif
 
	dpu_check_and_return(!pinfo, false, err, "[DP] pinfo is null pointer!");
	dptx = dp_get_dptx(pinfo);
	if (!dptx)
		return false;
 
	return dptx->psr_params.psr_support_frame_dvfs;
}

void change_psr_support_dvfs_flag(struct dkmd_connector_info *pinfo)
{
	struct dp_ctrl *dptx = NULL;
 
#ifdef CONFIG_PRODUCT_CDC_ACE
	return;
#endif
 
	dpu_check_and_no_retval(!pinfo, err, "[DP] pinfo is null pointer!");
	dptx = dp_get_dptx(pinfo);
	if (!dptx)
		return;
 
	dptx->psr_params.psr_support_frame_dvfs = true;
}

void change_psr_first_entry_flag(struct dkmd_connector_info *pinfo)
{
	struct dp_ctrl *dptx = NULL;

#ifdef CONFIG_PRODUCT_CDC_ACE
	return;
#endif

	dpu_check_and_no_retval(!pinfo, err, "[DP] pinfo is null pointer!");
	dptx = dp_get_dptx(pinfo);
	if (!dptx)
		return;

	dptx->psr_params.is_first_enter_psr = false;
}

static irqreturn_t dptx_hpd_gpio_thread_irq(int32_t irq, void *ptr)
{
	struct dp_ctrl *dptx = NULL;
	struct dp_private *dp_priv = NULL;

	dpu_pr_info("[DP] +\n");
	dptx = (struct dp_ctrl *)ptr;
	dpu_check_and_return(!dptx, IRQ_NONE, err, "DPTX is null!");

	dp_priv = to_dp_private(dptx->connector->conn_info);
	dpu_check_and_return(!dp_priv, IRQ_NONE, err, "DPTX is null!");

	if (dptx->hpd_pluged_value == 1) {
		msleep(100);
		dptx->hpd_pluged_value = gpio_get_value(dp_priv->hpd_gpio);
		dpu_pr_info("[DP] mdelay is_pluged %d\n", dptx->hpd_pluged_value);
		if (dptx->hpd_pluged_value != 1) {
			dpu_pr_info("[DP] ignore the irq is_pluged %d\n", dptx->hpd_pluged_value);
			dptx->is_get_hpd = true;
			dptx->hpd_pluged_value = 0;
			return IRQ_HANDLED;
		}
		dptx->is_get_hpd = true;
		dptx->hpd_pluged_value = 0;
		dpu_pr_info("[DP] port %d hotplug in!\n", dptx->port_id);
		if (g_dp_debug_mode_enable != 0 && dp_debug_get_hpd_state() == 0) {
			dpu_pr_info("[DP] hpd_state is close, return.\n");
			return IRQ_HANDLED;
		}
		dpu_multi_dptx_hpd_trigger(TCA_IRQ_HPD_IN, TCPC_DP, DP_PLUG_TYPE_NORMAL, MASTER_DPTX_IDX, dptx->port_id);
	} else {
		mdelay(2);
		dptx->hpd_pluged_value = gpio_get_value(dp_priv->hpd_gpio);
		if (dptx->hpd_pluged_value == 1) {
			if (!dptx->dptx_enable) {
				dpu_pr_warn("[DP] invalid shortplug hpd_pluged_value %d\n", dptx->hpd_pluged_value);
				dptx->is_get_hpd = true;
				dptx->hpd_pluged_value = 0;
				return IRQ_HANDLED;
			}
			dpu_pr_info("[DP] shortplug hpd_pluged_value %d\n", dptx->hpd_pluged_value);
			dptx->is_get_hpd = true;
			dptx->hpd_pluged_value = 0;
			dpu_multi_dptx_hpd_trigger(TCA_IRQ_SHORT, TCPC_DP, DP_PLUG_TYPE_NORMAL, MASTER_DPTX_IDX, dptx->port_id);
			return IRQ_HANDLED;
		}
		msleep(100);
		dptx->hpd_pluged_value = gpio_get_value(dp_priv->hpd_gpio);
		dpu_pr_info("[DP] mdelay is_pluged %d\n", dptx->hpd_pluged_value);
		if (dptx->hpd_pluged_value != 0) {
			dpu_pr_info("[DP] ignore the irq is_pluged %d\n", dptx->hpd_pluged_value);
			dptx->is_get_hpd = true;
			dptx->hpd_pluged_value = 0;
			return IRQ_HANDLED;
		}
		dptx->is_get_hpd = true;
		dptx->hpd_pluged_value = 0;
		if (dp_priv->dp_hpd_jump_plugout == 0) {
			dpu_pr_info("[DP] port %d hotplug out!\n", dptx->port_id);
			if (g_dp_debug_mode_enable && !dp_debug_get_hpd_state()) {
				dpu_pr_info("[DP] hpd_state is close, return.\n");
				return IRQ_HANDLED;
			}
			dpu_multi_dptx_hpd_trigger(TCA_IRQ_HPD_OUT, TCPC_DP, DP_PLUG_TYPE_NORMAL, MASTER_DPTX_IDX, dptx->port_id);
		}
	}
	return IRQ_HANDLED;
}

static irqreturn_t dptx_hpd_gpio_thread_irq_pre(int32_t irq, void *ptr)
{
	struct dp_ctrl *dptx = NULL;
	struct dp_private *dp_priv = NULL;

	dpu_pr_info("[DP] +\n");
	dptx = (struct dp_ctrl *)ptr;
	dpu_check_and_return(!dptx, IRQ_NONE, err, "DPTX is null!");

	dp_priv = to_dp_private(dptx->connector->conn_info);
	dpu_check_and_return(!dp_priv, IRQ_NONE, err, "DPTX is null!");

	if (dptx->is_get_hpd) {
		dptx->hpd_pluged_value = gpio_get_value(dp_priv->hpd_gpio);
		dptx->is_get_hpd = false;
		dpu_pr_info("[DP] is_pluged %d\n", dptx->hpd_pluged_value);
	}

	return IRQ_WAKE_THREAD;
}

static int32_t dptx_hpd_gpio_setup(struct dp_ctrl *dptx)
{
	int32_t ret;
	int32_t irq_num;
	struct dp_private *dp_priv = NULL;

	dpu_pr_info("[DP] +\n");
	mutex_init(&dptx->dptx_mutex);
	mutex_init(&dptx->dptx_dmd_mutex);
	dpu_check_and_return(!dptx->connector, -1, err, "DPTX connector is null!");
	dp_priv = to_dp_private(dptx->connector->conn_info);
	dpu_check_and_return(!dp_priv, -1, err, "DPTX is null!");

	dptx->hpd_pluged_value = 0;
	dptx->is_get_hpd = true;
	dpu_pr_info("[DP] hpd_gpio = %d,+\n", dp_priv->hpd_gpio);
	ret = gpio_request(dp_priv->hpd_gpio, "hpd_gpio");
	if (ret) {
		dpu_pr_warn("[DP] Fail[%d] request gpio:%d\n", ret, dp_priv->hpd_gpio);
		return ret;
	}

	ret = gpio_direction_input(dp_priv->hpd_gpio);
	if (ret < 0) {
		gpio_free(dp_priv->hpd_gpio);
		dpu_pr_err("[DP] Failed to set gpio direction\n");
		return ret;
	}

	irq_num = gpio_to_irq(dp_priv->hpd_gpio);
	if (irq_num < 0) {
		gpio_free(dp_priv->hpd_gpio);
		dpu_pr_err("[DP] Failed to get dp_cable_det_gpio irq\n");
		ret = irq_num;
		return ret;
	}
	dp_priv->hpd_irq_no = (uint32_t)irq_num;
	dpu_pr_info("[DP] dp_cable_det_gpio irq %d\n", dp_priv->hpd_irq_no);

	ret = request_threaded_irq(dp_priv->hpd_irq_no, dptx_hpd_gpio_thread_irq_pre, dptx_hpd_gpio_thread_irq,
			IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING | IRQF_ONESHOT, "dptx_hpd_gpio", (void *)dptx);
	if (ret) {
		gpio_free(dp_priv->hpd_gpio);
		dpu_pr_err("[DP] Failed to request press interupt handler! ret: %d\n", ret);
		return ret;
	}

	/* default enable irq */
	disable_irq(dp_priv->hpd_irq_no);
	dpu_pr_info("[DP] disable_irq priv->hpd_irq_no: %d", dp_priv->hpd_irq_no);

	return ret;
}

void dp_ctrl_default_setup(struct dpu_connector *connector)
{
	int ret = 0;
	struct dp_private *dp_priv = NULL;
	struct dp_ctrl *dptx = NULL;
	int connector_cnt = 1;
	struct dpu_connector *cnct = NULL;
	int i = 0;

	dp_priv = to_dp_private(connector->conn_info);

	dpu_check_and_no_retval(!dp_priv, err, "[DP] dp_priv is null pointer\n");
	if (connector->bind_connector) {
		connector_cnt = 2;
		dpu_pr_info("[DP] dual edp ctrl default config\n");
	}

	for (i = 0; (i < connector_cnt) && (i < MAX_DPTX_COUNT); i++) {
		dptx = &dp_priv->dp[i];
		if (i == 0) {
			cnct = connector;
			dptx->port_id = dp_get_port_id_by_connector_id(connector->connector_id);
			dptx->sdev.name = connector->conn_info->base.name;
			dpu_pr_info("[DP] dptx->sdev.name = %s", dptx->sdev.name);
			hdmi_audio_dev_name_init(dptx);
		} else {
			if (unlikely(connector->bind_connector == NULL)) {
				dpu_pr_err("[DP] get dp bind connector fail");
				return;
			}
			cnct = connector->bind_connector;
			dptx->port_id = dp_get_port_id_by_connector_id(connector->bind_connector->connector_id);
		}
		dpu_pr_info("[DP] dp_ctrl_default_setup: --%d-- port id = %d", i, dptx->port_id);

		dptx->connector = cnct;
		dptx->irq = (uint32_t)(cnct->connector_irq);
		cnct->connector_base = dptx->hidptx_base;
		dpu_pr_info("[DP] dp_ctrl_default_setup mode = %d", dptx->connector->conn_info->base.mode);
		dp_ctrl_ldi_setup(cnct, dptx->connector->conn_info->base.mode);
		dp_ctrl_clk_setup(cnct);
		dp_device_params_init(cnct, dptx);
		dptx->id = (uint8_t)i;
		dptx->source_is_external = false;
		dptx->arsr_enable = false;
		dptx->hook_ops = g_dp_hook_ops;

		dptx_link_layer_init(dptx);

		/* The default security attribute after the offset address of the HSDT1 CRG region is 0x800.
		If the attribute is not changed, the DP/HDMI PLL needs to be configured under the security core.
		Therefore, the software changes the attribute to non-secure. */
		dptx_pixel_pll_preinit();

		if (dptx->dptx_default_params_from_core)
			dptx->dptx_default_params_from_core(dptx);

		ret = dp_device_buf_alloc(dptx);
		if (ret != 0)
			dpu_pr_err("[DP] dp device alloc failed!\n");

		dptx->is_dptx_ready = true;
		dp_graphic_debug_node_init(dptx);
		dpu_pr_info("[DP] dp dp_priv->dp_hpd_plug: %d, dptx->port_id: %d\n", dp_priv->dp_hpd_plug, dptx->port_id);
		if (dp_priv->dp_hpd_plug && dptx_hpd_gpio_setup(dptx))
			dpu_pr_err("gpio setup failed");
	}

	connector->on_func = dp_ctrl_on;
	connector->off_func = dp_ctrl_off;
	connector->ops_handle_func = dp_ctrl_ops_handle;
	connector->connect_func = dp_ctrl_on;
	connector->disconnect_func = dp_ctrl_off;
	connector->disconnect_post_handle_func = disconnect_post_handle_func;
	connector->notify_hdm = notify_hdm;
	connector->notify_audio = notify_audio;
	connector->connect_revert_func = connect_revert_func;

	connector->conn_info->enable_ldi = enable_dptx_ldi;
	connector->conn_info->disable_ldi = disable_dptx_timing_gen;
	connector->conn_info->set_display_timing = set_dp_display_timing;
	connector->conn_info->set_display_active_region = set_dptx_display_active_region;
	connector->conn_info->send_display_pq_data = send_dptx_display_pq_data;
}

int32_t dpu_dp_enable_dpi_clk(struct dpu_connector *connector, const void *value)
{
	char __iomem *dpu_base = NULL;
	uint32_t enable;

	dpu_check_and_return(!connector, -EINVAL, err, "[DP] connector is NULL!");

	enable = *((uint32_t *)value);
	dpu_pr_debug("enable = %u!", enable);
	dpu_base = connector->dpu_base;
	dp_enable_dpi_clk(dpu_base, (bool)enable);
	
	return 0;
}


static int dptx_alloc_attr(struct dp_ctrl *dptx)
{
	dptx->dp_ext_info = kzalloc(sizeof(struct dp_ext_disp_info), GFP_KERNEL);
	if (dptx->dp_ext_info == NULL) {
		dpu_pr_err("[DP] dptx dp_ext_info is NULL!");
		return -ENOMEM;
	}

	dptx->dp_ext_info->edid = kzalloc(sizeof(uint8_t) * EDID_LEN * dptx->dp_info->edid_len, GFP_KERNEL);
	if (dptx->dp_ext_info->edid == NULL) {
		dpu_pr_err("[DP] dptx dp_ext_info edid is NULL!");
		kfree(dptx->dp_ext_info);
		dptx->dp_ext_info = NULL;
		return -ENOMEM;
	}

	dptx->dp_ext_info->sinfo = kzalloc(sizeof(struct ext_screen_info) * dptx->dp_info->screen_num, GFP_KERNEL);
	if (dptx->dp_ext_info->sinfo == NULL) {
		dpu_pr_err("[DP] dptx dp_ext_info sinfo is NULL!");
		kfree(dptx->dp_ext_info->edid);
		kfree(dptx->dp_ext_info);
		dptx->dp_ext_info = NULL;
		return -ENOMEM;
	}
	return EOK;
}

void dptx_free_ext_disp_info(struct dp_ctrl *dptx)
{
	if (dptx->dp_ext_info != NULL) {
		if (dptx->dp_ext_info->edid != NULL) {
			kfree(dptx->dp_ext_info->edid);
			dptx->dp_ext_info->edid = NULL;
		}
		if (dptx->dp_ext_info->sinfo != NULL) {
			kfree(dptx->dp_ext_info->sinfo);
			dptx->dp_ext_info->sinfo = NULL;
		}
		kfree(dptx->dp_ext_info);
		dptx->dp_ext_info = NULL;
	}
}

int dptx_get_ext_disp_info(struct dp_ctrl *dptx)
{
	int retval = 0;

	if (dptx == NULL) {
		dpu_pr_warn("dptx is NULL");
		return -EINVAL;
	}

	if (!dptx->dp_info) {
		dpu_pr_warn("dp_info is NULL");
		return -EINVAL;
	}

	if (!dptx->dp_info->is_dprx_ready || dptx->dp_info->get_ext_disp_info == NULL) {
		dpu_pr_warn("is_dprx_ready is %d", dptx->dp_info->is_dprx_ready);
		return -EINVAL;
	}

	dpu_check_and_return(!dptx->dp_info->edid_len || dptx->dp_info->edid_len > EDID_MAX_LEN,
		-EINVAL, err, "[DP] edid len!");
	dpu_check_and_return(!dptx->dp_info->screen_num || dptx->dp_info->screen_num > SCREEN_MAX_NUM,
		-EINVAL, err, "[DP] scr len!");

	dptx_free_ext_disp_info(dptx);
	if (dptx_alloc_attr(dptx) != EOK) {
		dpu_pr_warn("dptx_alloc_attr(dptx) != EOK");
		return -ENOMEM;
	}

	dptx->dp_ext_info->edid_len = dptx->dp_info->edid_len;
	dptx->dp_ext_info->screen_num = dptx->dp_info->screen_num;
	retval = dptx->dp_info->get_ext_disp_info(dptx->dp_ext_info, dptx->port_id);
	if (retval != 0) {
		dpu_pr_err("[DP] get_ext_disp_info failed!");
		kfree(dptx->dp_ext_info->sinfo);
		kfree(dptx->dp_ext_info->edid);
		kfree(dptx->dp_ext_info);
		dptx->dp_ext_info = NULL;
		return -EINVAL;
	}

	return EOK;
}

MODULE_LICENSE("GPL");
