|baseline_c5gx
ADC_CONVST <= <GND>
ADC_SCK <= <GND>
ADC_SDI <= <GND>
ADC_SDO => ~NO_FANOUT~
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> <UNC>
AUD_DACDAT <= <GND>
AUD_DACLRCK <> <UNC>
AUD_XCK <= <GND>
CLOCK_125_p => ~NO_FANOUT~
CLOCK_50_B5B => CLOCK_50_B5B.IN2
CLOCK_50_B6A => sample[0].CLK
CLOCK_50_B6A => sample[1].CLK
CLOCK_50_B6A => sample[2].CLK
CLOCK_50_B6A => sample[3].CLK
CLOCK_50_B6A => cont[0].CLK
CLOCK_50_B6A => cont[1].CLK
CLOCK_50_B6A => cont[2].CLK
CLOCK_50_B6A => cont[3].CLK
CLOCK_50_B6A => cont[4].CLK
CLOCK_50_B6A => cont[5].CLK
CLOCK_50_B6A => cont[6].CLK
CLOCK_50_B6A => cont[7].CLK
CLOCK_50_B6A => cont[8].CLK
CLOCK_50_B6A => cont[9].CLK
CLOCK_50_B6A => cont[10].CLK
CLOCK_50_B6A => cont[11].CLK
CLOCK_50_B6A => cont[12].CLK
CLOCK_50_B6A => cont[13].CLK
CLOCK_50_B6A => cont[14].CLK
CLOCK_50_B6A => cont[15].CLK
CLOCK_50_B6A => cont[16].CLK
CLOCK_50_B6A => cont[17].CLK
CLOCK_50_B6A => cont[18].CLK
CLOCK_50_B6A => cont[19].CLK
CLOCK_50_B6A => cont[20].CLK
CLOCK_50_B6A => cont[21].CLK
CLOCK_50_B6A => cont[22].CLK
CLOCK_50_B6A => cont[23].CLK
CLOCK_50_B6A => cont[24].CLK
CLOCK_50_B6A => cont[25].CLK
CLOCK_50_B6A => cont[26].CLK
CLOCK_50_B6A => cont[27].CLK
CLOCK_50_B6A => cont[28].CLK
CLOCK_50_B6A => cont[29].CLK
CLOCK_50_B6A => cont[30].CLK
CLOCK_50_B6A => cont[31].CLK
CLOCK_50_B7A => ~NO_FANOUT~
CLOCK_50_B8A => ~NO_FANOUT~
CPU_RESET_n => ~NO_FANOUT~
DDR2LP_CA[0] <= fpga_lpddr2:fpga_lpddr2_inst.mem_ca
DDR2LP_CA[1] <= fpga_lpddr2:fpga_lpddr2_inst.mem_ca
DDR2LP_CA[2] <= fpga_lpddr2:fpga_lpddr2_inst.mem_ca
DDR2LP_CA[3] <= fpga_lpddr2:fpga_lpddr2_inst.mem_ca
DDR2LP_CA[4] <= fpga_lpddr2:fpga_lpddr2_inst.mem_ca
DDR2LP_CA[5] <= fpga_lpddr2:fpga_lpddr2_inst.mem_ca
DDR2LP_CA[6] <= fpga_lpddr2:fpga_lpddr2_inst.mem_ca
DDR2LP_CA[7] <= fpga_lpddr2:fpga_lpddr2_inst.mem_ca
DDR2LP_CA[8] <= fpga_lpddr2:fpga_lpddr2_inst.mem_ca
DDR2LP_CA[9] <= fpga_lpddr2:fpga_lpddr2_inst.mem_ca
DDR2LP_CKE[0] <= fpga_lpddr2:fpga_lpddr2_inst.mem_cke
DDR2LP_CKE[1] <= <GND>
DDR2LP_CK_n <= fpga_lpddr2:fpga_lpddr2_inst.mem_ck_n
DDR2LP_CK_p <= fpga_lpddr2:fpga_lpddr2_inst.mem_ck
DDR2LP_CS_n[0] <= fpga_lpddr2:fpga_lpddr2_inst.mem_cs_n
DDR2LP_CS_n[1] <= <GND>
DDR2LP_DM[0] <= fpga_lpddr2:fpga_lpddr2_inst.mem_dm
DDR2LP_DM[1] <= fpga_lpddr2:fpga_lpddr2_inst.mem_dm
DDR2LP_DM[2] <= fpga_lpddr2:fpga_lpddr2_inst.mem_dm
DDR2LP_DM[3] <= fpga_lpddr2:fpga_lpddr2_inst.mem_dm
DDR2LP_DQ[0] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[1] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[2] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[3] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[4] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[5] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[6] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[7] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[8] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[9] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[10] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[11] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[12] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[13] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[14] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[15] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[16] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[17] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[18] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[19] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[20] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[21] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[22] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[23] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[24] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[25] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[26] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[27] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[28] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[29] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[30] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQ[31] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dq
DDR2LP_DQS_n[0] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dqs_n
DDR2LP_DQS_n[1] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dqs_n
DDR2LP_DQS_n[2] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dqs_n
DDR2LP_DQS_n[3] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dqs_n
DDR2LP_DQS_p[0] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dqs
DDR2LP_DQS_p[1] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dqs
DDR2LP_DQS_p[2] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dqs
DDR2LP_DQS_p[3] <> fpga_lpddr2:fpga_lpddr2_inst.mem_dqs
DDR2LP_OCT_RZQ => DDR2LP_OCT_RZQ.IN1
HEX2[0] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
HDMI_TX_CLK <= <GND>
HDMI_TX_D[0] <= <GND>
HDMI_TX_D[1] <= <GND>
HDMI_TX_D[2] <= <GND>
HDMI_TX_D[3] <= <GND>
HDMI_TX_D[4] <= <GND>
HDMI_TX_D[5] <= <GND>
HDMI_TX_D[6] <= <GND>
HDMI_TX_D[7] <= <GND>
HDMI_TX_D[8] <= <GND>
HDMI_TX_D[9] <= <GND>
HDMI_TX_D[10] <= <GND>
HDMI_TX_D[11] <= <GND>
HDMI_TX_D[12] <= <GND>
HDMI_TX_D[13] <= <GND>
HDMI_TX_D[14] <= <GND>
HDMI_TX_D[15] <= <GND>
HDMI_TX_D[16] <= <GND>
HDMI_TX_D[17] <= <GND>
HDMI_TX_D[18] <= <GND>
HDMI_TX_D[19] <= <GND>
HDMI_TX_D[20] <= <GND>
HDMI_TX_D[21] <= <GND>
HDMI_TX_D[22] <= <GND>
HDMI_TX_D[23] <= <GND>
HDMI_TX_DE <= <GND>
HDMI_TX_HS <= <GND>
HDMI_TX_INT => ~NO_FANOUT~
HDMI_TX_VS <= <GND>
HEX0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
HSMC_CLKIN0 => ~NO_FANOUT~
HSMC_CLKIN_n[1] => ~NO_FANOUT~
HSMC_CLKIN_n[2] => ~NO_FANOUT~
HSMC_CLKIN_p[1] => ~NO_FANOUT~
HSMC_CLKIN_p[2] => ~NO_FANOUT~
HSMC_CLKOUT0 <= <GND>
HSMC_CLKOUT_n[1] <= <GND>
HSMC_CLKOUT_n[2] <= <GND>
HSMC_CLKOUT_p[1] <= <GND>
HSMC_CLKOUT_p[2] <= <GND>
HSMC_D[0] <> <UNC>
HSMC_D[1] <> <UNC>
HSMC_D[2] <> <UNC>
HSMC_D[3] <> <UNC>
HSMC_RX_n[0] <> <UNC>
HSMC_RX_n[1] <> <UNC>
HSMC_RX_n[2] <> <UNC>
HSMC_RX_n[3] <> <UNC>
HSMC_RX_n[4] <> <UNC>
HSMC_RX_n[5] <> <UNC>
HSMC_RX_n[6] <> <UNC>
HSMC_RX_n[7] <> <UNC>
HSMC_RX_n[8] <> <UNC>
HSMC_RX_n[9] <> <UNC>
HSMC_RX_n[10] <> <UNC>
HSMC_RX_n[11] <> <UNC>
HSMC_RX_n[12] <> <UNC>
HSMC_RX_n[13] <> <UNC>
HSMC_RX_n[14] <> <UNC>
HSMC_RX_n[15] <> <UNC>
HSMC_RX_n[16] <> <UNC>
HSMC_RX_p[0] <> <UNC>
HSMC_RX_p[1] <> <UNC>
HSMC_RX_p[2] <> <UNC>
HSMC_RX_p[3] <> <UNC>
HSMC_RX_p[4] <> <UNC>
HSMC_RX_p[5] <> <UNC>
HSMC_RX_p[6] <> <UNC>
HSMC_RX_p[7] <> <UNC>
HSMC_RX_p[8] <> <UNC>
HSMC_RX_p[9] <> <UNC>
HSMC_RX_p[10] <> <UNC>
HSMC_RX_p[11] <> <UNC>
HSMC_RX_p[12] <> <UNC>
HSMC_RX_p[13] <> <UNC>
HSMC_RX_p[14] <> <UNC>
HSMC_RX_p[15] <> <UNC>
HSMC_RX_p[16] <> <UNC>
HSMC_TX_n[0] <> <UNC>
HSMC_TX_n[1] <> <UNC>
HSMC_TX_n[2] <> <UNC>
HSMC_TX_n[3] <> <UNC>
HSMC_TX_n[4] <> <UNC>
HSMC_TX_n[5] <> <UNC>
HSMC_TX_n[6] <> <UNC>
HSMC_TX_n[7] <> <UNC>
HSMC_TX_n[8] <> <UNC>
HSMC_TX_n[9] <> <UNC>
HSMC_TX_n[10] <> <UNC>
HSMC_TX_n[11] <> <UNC>
HSMC_TX_n[12] <> <UNC>
HSMC_TX_n[13] <> <UNC>
HSMC_TX_n[14] <> <UNC>
HSMC_TX_n[15] <> <UNC>
HSMC_TX_n[16] <> <UNC>
HSMC_TX_p[0] <> <UNC>
HSMC_TX_p[1] <> <UNC>
HSMC_TX_p[2] <> <UNC>
HSMC_TX_p[3] <> <UNC>
HSMC_TX_p[4] <> <UNC>
HSMC_TX_p[5] <> <UNC>
HSMC_TX_p[6] <> <UNC>
HSMC_TX_p[7] <> <UNC>
HSMC_TX_p[8] <> <UNC>
HSMC_TX_p[9] <> <UNC>
HSMC_TX_p[10] <> <UNC>
HSMC_TX_p[11] <> <UNC>
HSMC_TX_p[12] <> <UNC>
HSMC_TX_p[13] <> <UNC>
HSMC_TX_p[14] <> <UNC>
HSMC_TX_p[15] <> <UNC>
HSMC_TX_p[16] <> <UNC>
I2C_SCL <= <GND>
I2C_SDA <> <UNC>
KEY[0] => sample[0].DATAIN
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDG[0] <= CPU:cpu.port6
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
SD_CLK <= <GND>
SD_CMD <> <UNC>
SD_DAT[0] <> <UNC>
SD_DAT[1] <> <UNC>
SD_DAT[2] <> <UNC>
SD_DAT[3] <> <UNC>
SRAM_A[0] <= <GND>
SRAM_A[1] <= <GND>
SRAM_A[2] <= <GND>
SRAM_A[3] <= <GND>
SRAM_A[4] <= <GND>
SRAM_A[5] <= <GND>
SRAM_A[6] <= <GND>
SRAM_A[7] <= <GND>
SRAM_A[8] <= <GND>
SRAM_A[9] <= <GND>
SRAM_A[10] <= <GND>
SRAM_A[11] <= <GND>
SRAM_A[12] <= <GND>
SRAM_A[13] <= <GND>
SRAM_A[14] <= <GND>
SRAM_A[15] <= <GND>
SRAM_A[16] <= <GND>
SRAM_A[17] <= <GND>
SRAM_CE_n <= <GND>
SRAM_D[0] <> <UNC>
SRAM_D[1] <> <UNC>
SRAM_D[2] <> <UNC>
SRAM_D[3] <> <UNC>
SRAM_D[4] <> <UNC>
SRAM_D[5] <> <UNC>
SRAM_D[6] <> <UNC>
SRAM_D[7] <> <UNC>
SRAM_D[8] <> <UNC>
SRAM_D[9] <> <UNC>
SRAM_D[10] <> <UNC>
SRAM_D[11] <> <UNC>
SRAM_D[12] <> <UNC>
SRAM_D[13] <> <UNC>
SRAM_D[14] <> <UNC>
SRAM_D[15] <> <UNC>
SRAM_LB_n <= <GND>
SRAM_OE_n <= <GND>
SRAM_UB_n <= <GND>
SRAM_WE_n <= <GND>
SW[0] => SW[0].IN1
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => sw3_posedge.IN1
SW[3] => sw3_prev.DATAIN
SW[4] => sw4_posedge.IN1
SW[4] => sw4_prev.DATAIN
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
UART_RX => ~NO_FANOUT~
UART_TX <= <GND>


|baseline_c5gx|CPU:cpu
clk => clk.IN7
rst => rst.IN2
halt <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Alures[0] <= Alures[0].DB_MAX_OUTPUT_PORT_TYPE
Alures[1] <= Alures[1].DB_MAX_OUTPUT_PORT_TYPE
Alures[2] <= Alures[2].DB_MAX_OUTPUT_PORT_TYPE
Alures[3] <= Alures[3].DB_MAX_OUTPUT_PORT_TYPE
Alures[4] <= Alures[4].DB_MAX_OUTPUT_PORT_TYPE
Alures[5] <= Alures[5].DB_MAX_OUTPUT_PORT_TYPE
Alures[6] <= Alures[6].DB_MAX_OUTPUT_PORT_TYPE
Alures[7] <= Alures[7].DB_MAX_OUTPUT_PORT_TYPE
Alures[8] <= Alures[8].DB_MAX_OUTPUT_PORT_TYPE
Alures[9] <= Alures[9].DB_MAX_OUTPUT_PORT_TYPE
Alures[10] <= Alures[10].DB_MAX_OUTPUT_PORT_TYPE
Alures[11] <= Alures[11].DB_MAX_OUTPUT_PORT_TYPE
Alures[12] <= Alures[12].DB_MAX_OUTPUT_PORT_TYPE
Alures[13] <= Alures[13].DB_MAX_OUTPUT_PORT_TYPE
Alures[14] <= Alures[14].DB_MAX_OUTPUT_PORT_TYPE
Alures[15] <= Alures[15].DB_MAX_OUTPUT_PORT_TYPE
Alures[16] <= Alures[16].DB_MAX_OUTPUT_PORT_TYPE
Alures[17] <= Alures[17].DB_MAX_OUTPUT_PORT_TYPE
Alures[18] <= Alures[18].DB_MAX_OUTPUT_PORT_TYPE
Alures[19] <= Alures[19].DB_MAX_OUTPUT_PORT_TYPE
Alures[20] <= Alures[20].DB_MAX_OUTPUT_PORT_TYPE
Alures[21] <= Alures[21].DB_MAX_OUTPUT_PORT_TYPE
Alures[22] <= Alures[22].DB_MAX_OUTPUT_PORT_TYPE
Alures[23] <= Alures[23].DB_MAX_OUTPUT_PORT_TYPE
Alures[24] <= Alures[24].DB_MAX_OUTPUT_PORT_TYPE
Alures[25] <= Alures[25].DB_MAX_OUTPUT_PORT_TYPE
Alures[26] <= Alures[26].DB_MAX_OUTPUT_PORT_TYPE
Alures[27] <= Alures[27].DB_MAX_OUTPUT_PORT_TYPE
Alures[28] <= Alures[28].DB_MAX_OUTPUT_PORT_TYPE
Alures[29] <= Alures[29].DB_MAX_OUTPUT_PORT_TYPE
Alures[30] <= ALUDecoderBridge:aludec.port5
Alures[31] <= ALUDecoderBridge:aludec.port5
registerOut[0] <= GPR:gpr.port9
registerOut[1] <= GPR:gpr.port9
registerOut[2] <= GPR:gpr.port9
registerOut[3] <= GPR:gpr.port9
registerOut[4] <= GPR:gpr.port9
registerOut[5] <= GPR:gpr.port9
registerOut[6] <= GPR:gpr.port9
registerOut[7] <= GPR:gpr.port9
registerOut[8] <= GPR:gpr.port9
registerOut[9] <= GPR:gpr.port9
registerOut[10] <= GPR:gpr.port9
registerOut[11] <= GPR:gpr.port9
registerOut[12] <= GPR:gpr.port9
registerOut[13] <= GPR:gpr.port9
registerOut[14] <= GPR:gpr.port9
registerOut[15] <= GPR:gpr.port9
registerOut[16] <= GPR:gpr.port9
registerOut[17] <= GPR:gpr.port9
registerOut[18] <= GPR:gpr.port9
registerOut[19] <= GPR:gpr.port9
registerOut[20] <= GPR:gpr.port9
registerOut[21] <= GPR:gpr.port9
registerOut[22] <= GPR:gpr.port9
registerOut[23] <= GPR:gpr.port9
registerOut[24] <= GPR:gpr.port9
registerOut[25] <= GPR:gpr.port9
registerOut[26] <= GPR:gpr.port9
registerOut[27] <= GPR:gpr.port9
registerOut[28] <= GPR:gpr.port9
registerOut[29] <= GPR:gpr.port9
registerOut[30] <= GPR:gpr.port9
registerOut[31] <= GPR:gpr.port9
pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE
E <= E.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|CPU:cpu|Splitter:splt
Instruction_In[0] => iindex[0].DATAIN
Instruction_In[0] => fun[0].DATAIN
Instruction_In[0] => imm[0].DATAIN
Instruction_In[1] => iindex[1].DATAIN
Instruction_In[1] => fun[1].DATAIN
Instruction_In[1] => imm[1].DATAIN
Instruction_In[2] => iindex[2].DATAIN
Instruction_In[2] => fun[2].DATAIN
Instruction_In[2] => imm[2].DATAIN
Instruction_In[3] => iindex[3].DATAIN
Instruction_In[3] => fun[3].DATAIN
Instruction_In[3] => imm[3].DATAIN
Instruction_In[4] => iindex[4].DATAIN
Instruction_In[4] => fun[4].DATAIN
Instruction_In[4] => imm[4].DATAIN
Instruction_In[5] => iindex[5].DATAIN
Instruction_In[5] => fun[5].DATAIN
Instruction_In[5] => imm[5].DATAIN
Instruction_In[6] => iindex[6].DATAIN
Instruction_In[6] => sa[0].DATAIN
Instruction_In[6] => imm[6].DATAIN
Instruction_In[7] => iindex[7].DATAIN
Instruction_In[7] => sa[1].DATAIN
Instruction_In[7] => imm[7].DATAIN
Instruction_In[8] => iindex[8].DATAIN
Instruction_In[8] => sa[2].DATAIN
Instruction_In[8] => imm[8].DATAIN
Instruction_In[9] => iindex[9].DATAIN
Instruction_In[9] => sa[3].DATAIN
Instruction_In[9] => imm[9].DATAIN
Instruction_In[10] => iindex[10].DATAIN
Instruction_In[10] => sa[4].DATAIN
Instruction_In[10] => imm[10].DATAIN
Instruction_In[11] => iindex[11].DATAIN
Instruction_In[11] => rd[0].DATAIN
Instruction_In[11] => imm[11].DATAIN
Instruction_In[12] => iindex[12].DATAIN
Instruction_In[12] => rd[1].DATAIN
Instruction_In[12] => imm[12].DATAIN
Instruction_In[13] => iindex[13].DATAIN
Instruction_In[13] => rd[2].DATAIN
Instruction_In[13] => imm[13].DATAIN
Instruction_In[14] => iindex[14].DATAIN
Instruction_In[14] => rd[3].DATAIN
Instruction_In[14] => imm[14].DATAIN
Instruction_In[15] => iindex[15].DATAIN
Instruction_In[15] => rd[4].DATAIN
Instruction_In[15] => imm[15].DATAIN
Instruction_In[16] => iindex[16].DATAIN
Instruction_In[16] => rt[0].DATAIN
Instruction_In[17] => iindex[17].DATAIN
Instruction_In[17] => rt[1].DATAIN
Instruction_In[18] => iindex[18].DATAIN
Instruction_In[18] => rt[2].DATAIN
Instruction_In[19] => iindex[19].DATAIN
Instruction_In[19] => rt[3].DATAIN
Instruction_In[20] => iindex[20].DATAIN
Instruction_In[20] => rt[4].DATAIN
Instruction_In[21] => iindex[21].DATAIN
Instruction_In[21] => rs[0].DATAIN
Instruction_In[22] => iindex[22].DATAIN
Instruction_In[22] => rs[1].DATAIN
Instruction_In[23] => iindex[23].DATAIN
Instruction_In[23] => rs[2].DATAIN
Instruction_In[24] => iindex[24].DATAIN
Instruction_In[24] => rs[3].DATAIN
Instruction_In[25] => iindex[25].DATAIN
Instruction_In[25] => rs[4].DATAIN
Instruction_In[26] => opc[0].DATAIN
Instruction_In[27] => opc[1].DATAIN
Instruction_In[28] => opc[2].DATAIN
Instruction_In[29] => opc[3].DATAIN
Instruction_In[30] => opc[4].DATAIN
Instruction_In[31] => opc[5].DATAIN
opc[0] <= Instruction_In[26].DB_MAX_OUTPUT_PORT_TYPE
opc[1] <= Instruction_In[27].DB_MAX_OUTPUT_PORT_TYPE
opc[2] <= Instruction_In[28].DB_MAX_OUTPUT_PORT_TYPE
opc[3] <= Instruction_In[29].DB_MAX_OUTPUT_PORT_TYPE
opc[4] <= Instruction_In[30].DB_MAX_OUTPUT_PORT_TYPE
opc[5] <= Instruction_In[31].DB_MAX_OUTPUT_PORT_TYPE
fun[0] <= Instruction_In[0].DB_MAX_OUTPUT_PORT_TYPE
fun[1] <= Instruction_In[1].DB_MAX_OUTPUT_PORT_TYPE
fun[2] <= Instruction_In[2].DB_MAX_OUTPUT_PORT_TYPE
fun[3] <= Instruction_In[3].DB_MAX_OUTPUT_PORT_TYPE
fun[4] <= Instruction_In[4].DB_MAX_OUTPUT_PORT_TYPE
fun[5] <= Instruction_In[5].DB_MAX_OUTPUT_PORT_TYPE
rs[0] <= Instruction_In[21].DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= Instruction_In[22].DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= Instruction_In[23].DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= Instruction_In[24].DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= Instruction_In[25].DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= Instruction_In[16].DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= Instruction_In[17].DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= Instruction_In[18].DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= Instruction_In[19].DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= Instruction_In[20].DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= Instruction_In[11].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= Instruction_In[12].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= Instruction_In[13].DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= Instruction_In[14].DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= Instruction_In[15].DB_MAX_OUTPUT_PORT_TYPE
sa[0] <= Instruction_In[6].DB_MAX_OUTPUT_PORT_TYPE
sa[1] <= Instruction_In[7].DB_MAX_OUTPUT_PORT_TYPE
sa[2] <= Instruction_In[8].DB_MAX_OUTPUT_PORT_TYPE
sa[3] <= Instruction_In[9].DB_MAX_OUTPUT_PORT_TYPE
sa[4] <= Instruction_In[10].DB_MAX_OUTPUT_PORT_TYPE
imm[0] <= Instruction_In[0].DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= Instruction_In[1].DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= Instruction_In[2].DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= Instruction_In[3].DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= Instruction_In[4].DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= Instruction_In[5].DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= Instruction_In[6].DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= Instruction_In[7].DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= Instruction_In[8].DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= Instruction_In[9].DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= Instruction_In[10].DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= Instruction_In[11].DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= Instruction_In[12].DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= Instruction_In[13].DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= Instruction_In[14].DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= Instruction_In[15].DB_MAX_OUTPUT_PORT_TYPE
iindex[0] <= Instruction_In[0].DB_MAX_OUTPUT_PORT_TYPE
iindex[1] <= Instruction_In[1].DB_MAX_OUTPUT_PORT_TYPE
iindex[2] <= Instruction_In[2].DB_MAX_OUTPUT_PORT_TYPE
iindex[3] <= Instruction_In[3].DB_MAX_OUTPUT_PORT_TYPE
iindex[4] <= Instruction_In[4].DB_MAX_OUTPUT_PORT_TYPE
iindex[5] <= Instruction_In[5].DB_MAX_OUTPUT_PORT_TYPE
iindex[6] <= Instruction_In[6].DB_MAX_OUTPUT_PORT_TYPE
iindex[7] <= Instruction_In[7].DB_MAX_OUTPUT_PORT_TYPE
iindex[8] <= Instruction_In[8].DB_MAX_OUTPUT_PORT_TYPE
iindex[9] <= Instruction_In[9].DB_MAX_OUTPUT_PORT_TYPE
iindex[10] <= Instruction_In[10].DB_MAX_OUTPUT_PORT_TYPE
iindex[11] <= Instruction_In[11].DB_MAX_OUTPUT_PORT_TYPE
iindex[12] <= Instruction_In[12].DB_MAX_OUTPUT_PORT_TYPE
iindex[13] <= Instruction_In[13].DB_MAX_OUTPUT_PORT_TYPE
iindex[14] <= Instruction_In[14].DB_MAX_OUTPUT_PORT_TYPE
iindex[15] <= Instruction_In[15].DB_MAX_OUTPUT_PORT_TYPE
iindex[16] <= Instruction_In[16].DB_MAX_OUTPUT_PORT_TYPE
iindex[17] <= Instruction_In[17].DB_MAX_OUTPUT_PORT_TYPE
iindex[18] <= Instruction_In[18].DB_MAX_OUTPUT_PORT_TYPE
iindex[19] <= Instruction_In[19].DB_MAX_OUTPUT_PORT_TYPE
iindex[20] <= Instruction_In[20].DB_MAX_OUTPUT_PORT_TYPE
iindex[21] <= Instruction_In[21].DB_MAX_OUTPUT_PORT_TYPE
iindex[22] <= Instruction_In[22].DB_MAX_OUTPUT_PORT_TYPE
iindex[23] <= Instruction_In[23].DB_MAX_OUTPUT_PORT_TYPE
iindex[24] <= Instruction_In[24].DB_MAX_OUTPUT_PORT_TYPE
iindex[25] <= Instruction_In[25].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|CPU:cpu|memory_full:mem
clk => Memory.we_a.CLK
clk => Memory.waddr_a[7].CLK
clk => Memory.waddr_a[6].CLK
clk => Memory.waddr_a[5].CLK
clk => Memory.waddr_a[4].CLK
clk => Memory.waddr_a[3].CLK
clk => Memory.waddr_a[2].CLK
clk => Memory.waddr_a[1].CLK
clk => Memory.waddr_a[0].CLK
clk => Memory.data_a[31].CLK
clk => Memory.data_a[30].CLK
clk => Memory.data_a[29].CLK
clk => Memory.data_a[28].CLK
clk => Memory.data_a[27].CLK
clk => Memory.data_a[26].CLK
clk => Memory.data_a[25].CLK
clk => Memory.data_a[24].CLK
clk => Memory.data_a[23].CLK
clk => Memory.data_a[22].CLK
clk => Memory.data_a[21].CLK
clk => Memory.data_a[20].CLK
clk => Memory.data_a[19].CLK
clk => Memory.data_a[18].CLK
clk => Memory.data_a[17].CLK
clk => Memory.data_a[16].CLK
clk => Memory.data_a[15].CLK
clk => Memory.data_a[14].CLK
clk => Memory.data_a[13].CLK
clk => Memory.data_a[12].CLK
clk => Memory.data_a[11].CLK
clk => Memory.data_a[10].CLK
clk => Memory.data_a[9].CLK
clk => Memory.data_a[8].CLK
clk => Memory.data_a[7].CLK
clk => Memory.data_a[6].CLK
clk => Memory.data_a[5].CLK
clk => Memory.data_a[4].CLK
clk => Memory.data_a[3].CLK
clk => Memory.data_a[2].CLK
clk => Memory.data_a[1].CLK
clk => Memory.data_a[0].CLK
clk => I_reg[0].CLK
clk => I_reg[1].CLK
clk => I_reg[2].CLK
clk => I_reg[3].CLK
clk => I_reg[4].CLK
clk => I_reg[5].CLK
clk => I_reg[6].CLK
clk => I_reg[7].CLK
clk => I_reg[8].CLK
clk => I_reg[9].CLK
clk => I_reg[10].CLK
clk => I_reg[11].CLK
clk => I_reg[12].CLK
clk => I_reg[13].CLK
clk => I_reg[14].CLK
clk => I_reg[15].CLK
clk => I_reg[16].CLK
clk => I_reg[17].CLK
clk => I_reg[18].CLK
clk => I_reg[19].CLK
clk => I_reg[20].CLK
clk => I_reg[21].CLK
clk => I_reg[22].CLK
clk => I_reg[23].CLK
clk => I_reg[24].CLK
clk => I_reg[25].CLK
clk => I_reg[26].CLK
clk => I_reg[27].CLK
clk => I_reg[28].CLK
clk => I_reg[29].CLK
clk => I_reg[30].CLK
clk => I_reg[31].CLK
clk => PC[0]~reg0.CLK
clk => PC[1]~reg0.CLK
clk => PC[2]~reg0.CLK
clk => PC[3]~reg0.CLK
clk => PC[4]~reg0.CLK
clk => PC[5]~reg0.CLK
clk => PC[6]~reg0.CLK
clk => PC[7]~reg0.CLK
clk => PC[8]~reg0.CLK
clk => PC[9]~reg0.CLK
clk => PC[10]~reg0.CLK
clk => PC[11]~reg0.CLK
clk => PC[12]~reg0.CLK
clk => PC[13]~reg0.CLK
clk => PC[14]~reg0.CLK
clk => PC[15]~reg0.CLK
clk => PC[16]~reg0.CLK
clk => PC[17]~reg0.CLK
clk => PC[18]~reg0.CLK
clk => PC[19]~reg0.CLK
clk => PC[20]~reg0.CLK
clk => PC[21]~reg0.CLK
clk => PC[22]~reg0.CLK
clk => PC[23]~reg0.CLK
clk => PC[24]~reg0.CLK
clk => PC[25]~reg0.CLK
clk => PC[26]~reg0.CLK
clk => PC[27]~reg0.CLK
clk => PC[28]~reg0.CLK
clk => PC[29]~reg0.CLK
clk => PC[30]~reg0.CLK
clk => PC[31]~reg0.CLK
clk => E~reg0.CLK
clk => Memory.CLK0
rst => I_reg[0].ACLR
rst => I_reg[1].ACLR
rst => I_reg[2].ACLR
rst => I_reg[3].ACLR
rst => I_reg[4].ACLR
rst => I_reg[5].ACLR
rst => I_reg[6].ACLR
rst => I_reg[7].ACLR
rst => I_reg[8].ACLR
rst => I_reg[9].ACLR
rst => I_reg[10].ACLR
rst => I_reg[11].ACLR
rst => I_reg[12].ACLR
rst => I_reg[13].ACLR
rst => I_reg[14].ACLR
rst => I_reg[15].ACLR
rst => I_reg[16].ACLR
rst => I_reg[17].ACLR
rst => I_reg[18].ACLR
rst => I_reg[19].ACLR
rst => I_reg[20].ACLR
rst => I_reg[21].ACLR
rst => I_reg[22].ACLR
rst => I_reg[23].ACLR
rst => I_reg[24].ACLR
rst => I_reg[25].ACLR
rst => I_reg[26].ACLR
rst => I_reg[27].ACLR
rst => I_reg[28].ACLR
rst => I_reg[29].ACLR
rst => I_reg[30].ACLR
rst => I_reg[31].ACLR
rst => PC[0]~reg0.ACLR
rst => PC[1]~reg0.ACLR
rst => PC[2]~reg0.ACLR
rst => PC[3]~reg0.ACLR
rst => PC[4]~reg0.ACLR
rst => PC[5]~reg0.ACLR
rst => PC[6]~reg0.ACLR
rst => PC[7]~reg0.ACLR
rst => PC[8]~reg0.ACLR
rst => PC[9]~reg0.ACLR
rst => PC[10]~reg0.ACLR
rst => PC[11]~reg0.ACLR
rst => PC[12]~reg0.ACLR
rst => PC[13]~reg0.ACLR
rst => PC[14]~reg0.ACLR
rst => PC[15]~reg0.ACLR
rst => PC[16]~reg0.ACLR
rst => PC[17]~reg0.ACLR
rst => PC[18]~reg0.ACLR
rst => PC[19]~reg0.ACLR
rst => PC[20]~reg0.ACLR
rst => PC[21]~reg0.ACLR
rst => PC[22]~reg0.ACLR
rst => PC[23]~reg0.ACLR
rst => PC[24]~reg0.ACLR
rst => PC[25]~reg0.ACLR
rst => PC[26]~reg0.ACLR
rst => PC[27]~reg0.ACLR
rst => PC[28]~reg0.ACLR
rst => PC[29]~reg0.ACLR
rst => PC[30]~reg0.ACLR
rst => PC[31]~reg0.ACLR
rst => E~reg0.ACLR
rst => comb.IN1
S => wren.IN1
next_pc[0] => PC[0]~reg0.DATAIN
next_pc[1] => PC[1]~reg0.DATAIN
next_pc[2] => PC[2]~reg0.DATAIN
next_pc[3] => PC[3]~reg0.DATAIN
next_pc[4] => PC[4]~reg0.DATAIN
next_pc[5] => PC[5]~reg0.DATAIN
next_pc[6] => PC[6]~reg0.DATAIN
next_pc[7] => PC[7]~reg0.DATAIN
next_pc[8] => PC[8]~reg0.DATAIN
next_pc[9] => PC[9]~reg0.DATAIN
next_pc[10] => PC[10]~reg0.DATAIN
next_pc[11] => PC[11]~reg0.DATAIN
next_pc[12] => PC[12]~reg0.DATAIN
next_pc[13] => PC[13]~reg0.DATAIN
next_pc[14] => PC[14]~reg0.DATAIN
next_pc[15] => PC[15]~reg0.DATAIN
next_pc[16] => PC[16]~reg0.DATAIN
next_pc[17] => PC[17]~reg0.DATAIN
next_pc[18] => PC[18]~reg0.DATAIN
next_pc[19] => PC[19]~reg0.DATAIN
next_pc[20] => PC[20]~reg0.DATAIN
next_pc[21] => PC[21]~reg0.DATAIN
next_pc[22] => PC[22]~reg0.DATAIN
next_pc[23] => PC[23]~reg0.DATAIN
next_pc[24] => PC[24]~reg0.DATAIN
next_pc[25] => PC[25]~reg0.DATAIN
next_pc[26] => PC[26]~reg0.DATAIN
next_pc[27] => PC[27]~reg0.DATAIN
next_pc[28] => PC[28]~reg0.DATAIN
next_pc[29] => PC[29]~reg0.DATAIN
next_pc[30] => PC[30]~reg0.DATAIN
next_pc[31] => PC[31]~reg0.DATAIN
addr_in[0] => Memory.raddr_b[0].DATAB
addr_in[1] => Memory.raddr_b[1].DATAB
addr_in[2] => Memory.raddr_b[2].DATAB
addr_in[3] => Memory.raddr_b[3].DATAB
addr_in[4] => Memory.raddr_b[4].DATAB
addr_in[5] => ad[5].DATAB
addr_in[6] => ad[6].DATAB
addr_in[7] => ad[7].DATAB
addr_in[8] => ~NO_FANOUT~
addr_in[9] => ~NO_FANOUT~
addr_in[10] => ~NO_FANOUT~
addr_in[11] => ~NO_FANOUT~
addr_in[12] => ~NO_FANOUT~
addr_in[13] => ~NO_FANOUT~
addr_in[14] => ~NO_FANOUT~
addr_in[15] => ~NO_FANOUT~
addr_in[16] => ~NO_FANOUT~
addr_in[17] => ~NO_FANOUT~
addr_in[18] => ~NO_FANOUT~
addr_in[19] => ~NO_FANOUT~
addr_in[20] => ~NO_FANOUT~
addr_in[21] => ad[21].DATAB
addr_in[22] => ad[22].DATAB
addr_in[23] => ad[23].DATAB
addr_in[24] => ad[24].DATAB
addr_in[25] => ad[25].DATAB
addr_in[26] => ad[26].DATAB
addr_in[27] => ad[27].DATAB
addr_in[28] => ad[28].DATAB
addr_in[29] => ~NO_FANOUT~
data_in[0] => Memory.data_a[0].DATAIN
data_in[0] => Memory.DATAIN
data_in[1] => Memory.data_a[1].DATAIN
data_in[1] => Memory.DATAIN1
data_in[2] => Memory.data_a[2].DATAIN
data_in[2] => Memory.DATAIN2
data_in[3] => Memory.data_a[3].DATAIN
data_in[3] => Memory.DATAIN3
data_in[4] => Memory.data_a[4].DATAIN
data_in[4] => Memory.DATAIN4
data_in[5] => Memory.data_a[5].DATAIN
data_in[5] => Memory.DATAIN5
data_in[6] => Memory.data_a[6].DATAIN
data_in[6] => Memory.DATAIN6
data_in[7] => Memory.data_a[7].DATAIN
data_in[7] => Memory.DATAIN7
data_in[8] => Memory.data_a[8].DATAIN
data_in[8] => Memory.DATAIN8
data_in[9] => Memory.data_a[9].DATAIN
data_in[9] => Memory.DATAIN9
data_in[10] => Memory.data_a[10].DATAIN
data_in[10] => Memory.DATAIN10
data_in[11] => Memory.data_a[11].DATAIN
data_in[11] => Memory.DATAIN11
data_in[12] => Memory.data_a[12].DATAIN
data_in[12] => Memory.DATAIN12
data_in[13] => Memory.data_a[13].DATAIN
data_in[13] => Memory.DATAIN13
data_in[14] => Memory.data_a[14].DATAIN
data_in[14] => Memory.DATAIN14
data_in[15] => Memory.data_a[15].DATAIN
data_in[15] => Memory.DATAIN15
data_in[16] => Memory.data_a[16].DATAIN
data_in[16] => Memory.DATAIN16
data_in[17] => Memory.data_a[17].DATAIN
data_in[17] => Memory.DATAIN17
data_in[18] => Memory.data_a[18].DATAIN
data_in[18] => Memory.DATAIN18
data_in[19] => Memory.data_a[19].DATAIN
data_in[19] => Memory.DATAIN19
data_in[20] => Memory.data_a[20].DATAIN
data_in[20] => Memory.DATAIN20
data_in[21] => Memory.data_a[21].DATAIN
data_in[21] => Memory.DATAIN21
data_in[22] => Memory.data_a[22].DATAIN
data_in[22] => Memory.DATAIN22
data_in[23] => Memory.data_a[23].DATAIN
data_in[23] => Memory.DATAIN23
data_in[24] => Memory.data_a[24].DATAIN
data_in[24] => Memory.DATAIN24
data_in[25] => Memory.data_a[25].DATAIN
data_in[25] => Memory.DATAIN25
data_in[26] => Memory.data_a[26].DATAIN
data_in[26] => Memory.DATAIN26
data_in[27] => Memory.data_a[27].DATAIN
data_in[27] => Memory.DATAIN27
data_in[28] => Memory.data_a[28].DATAIN
data_in[28] => Memory.DATAIN28
data_in[29] => Memory.data_a[29].DATAIN
data_in[29] => Memory.DATAIN29
data_in[30] => Memory.data_a[30].DATAIN
data_in[30] => Memory.DATAIN30
data_in[31] => Memory.data_a[31].DATAIN
data_in[31] => Memory.DATAIN31
I[0] <= I_reg[0].DB_MAX_OUTPUT_PORT_TYPE
I[1] <= I_reg[1].DB_MAX_OUTPUT_PORT_TYPE
I[2] <= I_reg[2].DB_MAX_OUTPUT_PORT_TYPE
I[3] <= I_reg[3].DB_MAX_OUTPUT_PORT_TYPE
I[4] <= I_reg[4].DB_MAX_OUTPUT_PORT_TYPE
I[5] <= I_reg[5].DB_MAX_OUTPUT_PORT_TYPE
I[6] <= I_reg[6].DB_MAX_OUTPUT_PORT_TYPE
I[7] <= I_reg[7].DB_MAX_OUTPUT_PORT_TYPE
I[8] <= I_reg[8].DB_MAX_OUTPUT_PORT_TYPE
I[9] <= I_reg[9].DB_MAX_OUTPUT_PORT_TYPE
I[10] <= I_reg[10].DB_MAX_OUTPUT_PORT_TYPE
I[11] <= I_reg[11].DB_MAX_OUTPUT_PORT_TYPE
I[12] <= I_reg[12].DB_MAX_OUTPUT_PORT_TYPE
I[13] <= I_reg[13].DB_MAX_OUTPUT_PORT_TYPE
I[14] <= I_reg[14].DB_MAX_OUTPUT_PORT_TYPE
I[15] <= I_reg[15].DB_MAX_OUTPUT_PORT_TYPE
I[16] <= I_reg[16].DB_MAX_OUTPUT_PORT_TYPE
I[17] <= I_reg[17].DB_MAX_OUTPUT_PORT_TYPE
I[18] <= I_reg[18].DB_MAX_OUTPUT_PORT_TYPE
I[19] <= I_reg[19].DB_MAX_OUTPUT_PORT_TYPE
I[20] <= I_reg[20].DB_MAX_OUTPUT_PORT_TYPE
I[21] <= I_reg[21].DB_MAX_OUTPUT_PORT_TYPE
I[22] <= I_reg[22].DB_MAX_OUTPUT_PORT_TYPE
I[23] <= I_reg[23].DB_MAX_OUTPUT_PORT_TYPE
I[24] <= I_reg[24].DB_MAX_OUTPUT_PORT_TYPE
I[25] <= I_reg[25].DB_MAX_OUTPUT_PORT_TYPE
I[26] <= I_reg[26].DB_MAX_OUTPUT_PORT_TYPE
I[27] <= I_reg[27].DB_MAX_OUTPUT_PORT_TYPE
I[28] <= I_reg[28].DB_MAX_OUTPUT_PORT_TYPE
I[29] <= I_reg[29].DB_MAX_OUTPUT_PORT_TYPE
I[30] <= I_reg[30].DB_MAX_OUTPUT_PORT_TYPE
I[31] <= I_reg[31].DB_MAX_OUTPUT_PORT_TYPE
PC[0] <= PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= Memory.DATAOUT
data_out[1] <= Memory.DATAOUT1
data_out[2] <= Memory.DATAOUT2
data_out[3] <= Memory.DATAOUT3
data_out[4] <= Memory.DATAOUT4
data_out[5] <= Memory.DATAOUT5
data_out[6] <= Memory.DATAOUT6
data_out[7] <= Memory.DATAOUT7
data_out[8] <= Memory.DATAOUT8
data_out[9] <= Memory.DATAOUT9
data_out[10] <= Memory.DATAOUT10
data_out[11] <= Memory.DATAOUT11
data_out[12] <= Memory.DATAOUT12
data_out[13] <= Memory.DATAOUT13
data_out[14] <= Memory.DATAOUT14
data_out[15] <= Memory.DATAOUT15
data_out[16] <= Memory.DATAOUT16
data_out[17] <= Memory.DATAOUT17
data_out[18] <= Memory.DATAOUT18
data_out[19] <= Memory.DATAOUT19
data_out[20] <= Memory.DATAOUT20
data_out[21] <= Memory.DATAOUT21
data_out[22] <= Memory.DATAOUT22
data_out[23] <= Memory.DATAOUT23
data_out[24] <= Memory.DATAOUT24
data_out[25] <= Memory.DATAOUT25
data_out[26] <= Memory.DATAOUT26
data_out[27] <= Memory.DATAOUT27
data_out[28] <= Memory.DATAOUT28
data_out[29] <= Memory.DATAOUT29
data_out[30] <= Memory.DATAOUT30
data_out[31] <= Memory.DATAOUT31
E <= E~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|CPU:cpu|IDecoder:idc
instruction[0] => instruction[0].IN1
instruction[1] => instruction[1].IN1
instruction[2] => instruction[2].IN1
instruction[3] => instruction[3].IN1
instruction[4] => instruction[4].IN1
instruction[5] => instruction[5].IN1
instruction[6] => instruction[6].IN1
instruction[7] => instruction[7].IN1
instruction[8] => instruction[8].IN1
instruction[9] => instruction[9].IN1
instruction[10] => instruction[10].IN1
instruction[11] => instruction[11].IN1
instruction[12] => instruction[12].IN1
instruction[13] => instruction[13].IN1
instruction[14] => instruction[14].IN1
instruction[15] => instruction[15].IN1
instruction[16] => instruction[16].IN1
instruction[17] => instruction[17].IN1
instruction[18] => instruction[18].IN1
instruction[19] => instruction[19].IN1
instruction[20] => instruction[20].IN1
instruction[21] => instruction[21].IN1
instruction[22] => instruction[22].IN1
instruction[23] => instruction[23].IN1
instruction[24] => instruction[24].IN1
instruction[25] => instruction[25].IN1
instruction[26] => instruction[26].IN1
instruction[27] => instruction[27].IN1
instruction[28] => instruction[28].IN1
instruction[29] => instruction[29].IN1
instruction[30] => instruction[30].IN1
instruction[31] => instruction[31].IN1
Af[0] <= Af.DB_MAX_OUTPUT_PORT_TYPE
Af[1] <= Af.DB_MAX_OUTPUT_PORT_TYPE
Af[2] <= Af.DB_MAX_OUTPUT_PORT_TYPE
Af[3] <= Af.DB_MAX_OUTPUT_PORT_TYPE
I <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ALU_MUX_SEL <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Cad[0] <= Cad.DB_MAX_OUTPUT_PORT_TYPE
Cad[1] <= Cad.DB_MAX_OUTPUT_PORT_TYPE
Cad[2] <= Cad.DB_MAX_OUTPUT_PORT_TYPE
Cad[3] <= Cad.DB_MAX_OUTPUT_PORT_TYPE
Cad[4] <= Cad.DB_MAX_OUTPUT_PORT_TYPE
GP_WE <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
GP_MUX_SEL[0] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
GP_MUX_SEL[1] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
Bf[0] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
Bf[1] <= instruction[26].DB_MAX_OUTPUT_PORT_TYPE
Bf[2] <= instruction[27].DB_MAX_OUTPUT_PORT_TYPE
Bf[3] <= instruction[28].DB_MAX_OUTPUT_PORT_TYPE
DM_WE <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
Shift_type[0] <= Shift_type.DB_MAX_OUTPUT_PORT_TYPE
Shift_type[1] <= Shift_type.DB_MAX_OUTPUT_PORT_TYPE
Shift_type[2] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
PC_MUX_Select[0] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
PC_MUX_Select[1] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|CPU:cpu|IDecoder:idc|Splitter:splt
Instruction_In[0] => iindex[0].DATAIN
Instruction_In[0] => fun[0].DATAIN
Instruction_In[0] => imm[0].DATAIN
Instruction_In[1] => iindex[1].DATAIN
Instruction_In[1] => fun[1].DATAIN
Instruction_In[1] => imm[1].DATAIN
Instruction_In[2] => iindex[2].DATAIN
Instruction_In[2] => fun[2].DATAIN
Instruction_In[2] => imm[2].DATAIN
Instruction_In[3] => iindex[3].DATAIN
Instruction_In[3] => fun[3].DATAIN
Instruction_In[3] => imm[3].DATAIN
Instruction_In[4] => iindex[4].DATAIN
Instruction_In[4] => fun[4].DATAIN
Instruction_In[4] => imm[4].DATAIN
Instruction_In[5] => iindex[5].DATAIN
Instruction_In[5] => fun[5].DATAIN
Instruction_In[5] => imm[5].DATAIN
Instruction_In[6] => iindex[6].DATAIN
Instruction_In[6] => sa[0].DATAIN
Instruction_In[6] => imm[6].DATAIN
Instruction_In[7] => iindex[7].DATAIN
Instruction_In[7] => sa[1].DATAIN
Instruction_In[7] => imm[7].DATAIN
Instruction_In[8] => iindex[8].DATAIN
Instruction_In[8] => sa[2].DATAIN
Instruction_In[8] => imm[8].DATAIN
Instruction_In[9] => iindex[9].DATAIN
Instruction_In[9] => sa[3].DATAIN
Instruction_In[9] => imm[9].DATAIN
Instruction_In[10] => iindex[10].DATAIN
Instruction_In[10] => sa[4].DATAIN
Instruction_In[10] => imm[10].DATAIN
Instruction_In[11] => iindex[11].DATAIN
Instruction_In[11] => rd[0].DATAIN
Instruction_In[11] => imm[11].DATAIN
Instruction_In[12] => iindex[12].DATAIN
Instruction_In[12] => rd[1].DATAIN
Instruction_In[12] => imm[12].DATAIN
Instruction_In[13] => iindex[13].DATAIN
Instruction_In[13] => rd[2].DATAIN
Instruction_In[13] => imm[13].DATAIN
Instruction_In[14] => iindex[14].DATAIN
Instruction_In[14] => rd[3].DATAIN
Instruction_In[14] => imm[14].DATAIN
Instruction_In[15] => iindex[15].DATAIN
Instruction_In[15] => rd[4].DATAIN
Instruction_In[15] => imm[15].DATAIN
Instruction_In[16] => iindex[16].DATAIN
Instruction_In[16] => rt[0].DATAIN
Instruction_In[17] => iindex[17].DATAIN
Instruction_In[17] => rt[1].DATAIN
Instruction_In[18] => iindex[18].DATAIN
Instruction_In[18] => rt[2].DATAIN
Instruction_In[19] => iindex[19].DATAIN
Instruction_In[19] => rt[3].DATAIN
Instruction_In[20] => iindex[20].DATAIN
Instruction_In[20] => rt[4].DATAIN
Instruction_In[21] => iindex[21].DATAIN
Instruction_In[21] => rs[0].DATAIN
Instruction_In[22] => iindex[22].DATAIN
Instruction_In[22] => rs[1].DATAIN
Instruction_In[23] => iindex[23].DATAIN
Instruction_In[23] => rs[2].DATAIN
Instruction_In[24] => iindex[24].DATAIN
Instruction_In[24] => rs[3].DATAIN
Instruction_In[25] => iindex[25].DATAIN
Instruction_In[25] => rs[4].DATAIN
Instruction_In[26] => opc[0].DATAIN
Instruction_In[27] => opc[1].DATAIN
Instruction_In[28] => opc[2].DATAIN
Instruction_In[29] => opc[3].DATAIN
Instruction_In[30] => opc[4].DATAIN
Instruction_In[31] => opc[5].DATAIN
opc[0] <= Instruction_In[26].DB_MAX_OUTPUT_PORT_TYPE
opc[1] <= Instruction_In[27].DB_MAX_OUTPUT_PORT_TYPE
opc[2] <= Instruction_In[28].DB_MAX_OUTPUT_PORT_TYPE
opc[3] <= Instruction_In[29].DB_MAX_OUTPUT_PORT_TYPE
opc[4] <= Instruction_In[30].DB_MAX_OUTPUT_PORT_TYPE
opc[5] <= Instruction_In[31].DB_MAX_OUTPUT_PORT_TYPE
fun[0] <= Instruction_In[0].DB_MAX_OUTPUT_PORT_TYPE
fun[1] <= Instruction_In[1].DB_MAX_OUTPUT_PORT_TYPE
fun[2] <= Instruction_In[2].DB_MAX_OUTPUT_PORT_TYPE
fun[3] <= Instruction_In[3].DB_MAX_OUTPUT_PORT_TYPE
fun[4] <= Instruction_In[4].DB_MAX_OUTPUT_PORT_TYPE
fun[5] <= Instruction_In[5].DB_MAX_OUTPUT_PORT_TYPE
rs[0] <= Instruction_In[21].DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= Instruction_In[22].DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= Instruction_In[23].DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= Instruction_In[24].DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= Instruction_In[25].DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= Instruction_In[16].DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= Instruction_In[17].DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= Instruction_In[18].DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= Instruction_In[19].DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= Instruction_In[20].DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= Instruction_In[11].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= Instruction_In[12].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= Instruction_In[13].DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= Instruction_In[14].DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= Instruction_In[15].DB_MAX_OUTPUT_PORT_TYPE
sa[0] <= Instruction_In[6].DB_MAX_OUTPUT_PORT_TYPE
sa[1] <= Instruction_In[7].DB_MAX_OUTPUT_PORT_TYPE
sa[2] <= Instruction_In[8].DB_MAX_OUTPUT_PORT_TYPE
sa[3] <= Instruction_In[9].DB_MAX_OUTPUT_PORT_TYPE
sa[4] <= Instruction_In[10].DB_MAX_OUTPUT_PORT_TYPE
imm[0] <= Instruction_In[0].DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= Instruction_In[1].DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= Instruction_In[2].DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= Instruction_In[3].DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= Instruction_In[4].DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= Instruction_In[5].DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= Instruction_In[6].DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= Instruction_In[7].DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= Instruction_In[8].DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= Instruction_In[9].DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= Instruction_In[10].DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= Instruction_In[11].DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= Instruction_In[12].DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= Instruction_In[13].DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= Instruction_In[14].DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= Instruction_In[15].DB_MAX_OUTPUT_PORT_TYPE
iindex[0] <= Instruction_In[0].DB_MAX_OUTPUT_PORT_TYPE
iindex[1] <= Instruction_In[1].DB_MAX_OUTPUT_PORT_TYPE
iindex[2] <= Instruction_In[2].DB_MAX_OUTPUT_PORT_TYPE
iindex[3] <= Instruction_In[3].DB_MAX_OUTPUT_PORT_TYPE
iindex[4] <= Instruction_In[4].DB_MAX_OUTPUT_PORT_TYPE
iindex[5] <= Instruction_In[5].DB_MAX_OUTPUT_PORT_TYPE
iindex[6] <= Instruction_In[6].DB_MAX_OUTPUT_PORT_TYPE
iindex[7] <= Instruction_In[7].DB_MAX_OUTPUT_PORT_TYPE
iindex[8] <= Instruction_In[8].DB_MAX_OUTPUT_PORT_TYPE
iindex[9] <= Instruction_In[9].DB_MAX_OUTPUT_PORT_TYPE
iindex[10] <= Instruction_In[10].DB_MAX_OUTPUT_PORT_TYPE
iindex[11] <= Instruction_In[11].DB_MAX_OUTPUT_PORT_TYPE
iindex[12] <= Instruction_In[12].DB_MAX_OUTPUT_PORT_TYPE
iindex[13] <= Instruction_In[13].DB_MAX_OUTPUT_PORT_TYPE
iindex[14] <= Instruction_In[14].DB_MAX_OUTPUT_PORT_TYPE
iindex[15] <= Instruction_In[15].DB_MAX_OUTPUT_PORT_TYPE
iindex[16] <= Instruction_In[16].DB_MAX_OUTPUT_PORT_TYPE
iindex[17] <= Instruction_In[17].DB_MAX_OUTPUT_PORT_TYPE
iindex[18] <= Instruction_In[18].DB_MAX_OUTPUT_PORT_TYPE
iindex[19] <= Instruction_In[19].DB_MAX_OUTPUT_PORT_TYPE
iindex[20] <= Instruction_In[20].DB_MAX_OUTPUT_PORT_TYPE
iindex[21] <= Instruction_In[21].DB_MAX_OUTPUT_PORT_TYPE
iindex[22] <= Instruction_In[22].DB_MAX_OUTPUT_PORT_TYPE
iindex[23] <= Instruction_In[23].DB_MAX_OUTPUT_PORT_TYPE
iindex[24] <= Instruction_In[24].DB_MAX_OUTPUT_PORT_TYPE
iindex[25] <= Instruction_In[25].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|CPU:cpu|bce:bce
a[0] => Equal0.IN30
a[0] => Equal1.IN31
a[1] => Equal0.IN29
a[1] => Equal1.IN30
a[2] => Equal0.IN28
a[2] => Equal1.IN29
a[3] => Equal0.IN27
a[3] => Equal1.IN28
a[4] => Equal0.IN26
a[4] => Equal1.IN27
a[5] => Equal0.IN25
a[5] => Equal1.IN26
a[6] => Equal0.IN24
a[6] => Equal1.IN25
a[7] => Equal0.IN23
a[7] => Equal1.IN24
a[8] => Equal0.IN22
a[8] => Equal1.IN23
a[9] => Equal0.IN21
a[9] => Equal1.IN22
a[10] => Equal0.IN20
a[10] => Equal1.IN21
a[11] => Equal0.IN19
a[11] => Equal1.IN20
a[12] => Equal0.IN18
a[12] => Equal1.IN19
a[13] => Equal0.IN17
a[13] => Equal1.IN18
a[14] => Equal0.IN16
a[14] => Equal1.IN17
a[15] => Equal0.IN15
a[15] => Equal1.IN16
a[16] => Equal0.IN14
a[16] => Equal1.IN15
a[17] => Equal0.IN13
a[17] => Equal1.IN14
a[18] => Equal0.IN12
a[18] => Equal1.IN13
a[19] => Equal0.IN11
a[19] => Equal1.IN12
a[20] => Equal0.IN10
a[20] => Equal1.IN11
a[21] => Equal0.IN9
a[21] => Equal1.IN10
a[22] => Equal0.IN8
a[22] => Equal1.IN9
a[23] => Equal0.IN7
a[23] => Equal1.IN8
a[24] => Equal0.IN6
a[24] => Equal1.IN7
a[25] => Equal0.IN5
a[25] => Equal1.IN6
a[26] => Equal0.IN4
a[26] => Equal1.IN5
a[27] => Equal0.IN3
a[27] => Equal1.IN4
a[28] => Equal0.IN2
a[28] => Equal1.IN3
a[29] => Equal0.IN1
a[29] => Equal1.IN2
a[30] => Equal0.IN0
a[30] => Equal1.IN1
a[31] => le.IN1
a[31] => bcres.IN0
a[31] => Equal0.IN63
a[31] => Equal1.IN0
b[0] => d[0].DATAB
b[1] => d[1].DATAB
b[2] => d[2].DATAB
b[3] => d[3].DATAB
b[4] => d[4].DATAB
b[5] => d[5].DATAB
b[6] => d[6].DATAB
b[7] => d[7].DATAB
b[8] => d[8].DATAB
b[9] => d[9].DATAB
b[10] => d[10].DATAB
b[11] => d[11].DATAB
b[12] => d[12].DATAB
b[13] => d[13].DATAB
b[14] => d[14].DATAB
b[15] => d[15].DATAB
b[16] => d[16].DATAB
b[17] => d[17].DATAB
b[18] => d[18].DATAB
b[19] => d[19].DATAB
b[20] => d[20].DATAB
b[21] => d[21].DATAB
b[22] => d[22].DATAB
b[23] => d[23].DATAB
b[24] => d[24].DATAB
b[25] => d[25].DATAB
b[26] => d[26].DATAB
b[27] => d[27].DATAB
b[28] => d[28].DATAB
b[29] => d[29].DATAB
b[30] => d[30].DATAB
b[31] => d[31].DATAB
bf[0] => bcres.IN1
bf[1] => bcres.IN1
bf[1] => bcres.IN1
bf[1] => bcres.IN1
bf[2] => bcres.IN0
bf[2] => d.IN0
bf[2] => bcres.IN0
bf[3] => d.IN1
bf[3] => bcres.IN1
bf[3] => bcres.IN1
bcres <= bcres.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|CPU:cpu|GPR:gpr
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[1][8].CLK
clk => registers[1][9].CLK
clk => registers[1][10].CLK
clk => registers[1][11].CLK
clk => registers[1][12].CLK
clk => registers[1][13].CLK
clk => registers[1][14].CLK
clk => registers[1][15].CLK
clk => registers[1][16].CLK
clk => registers[1][17].CLK
clk => registers[1][18].CLK
clk => registers[1][19].CLK
clk => registers[1][20].CLK
clk => registers[1][21].CLK
clk => registers[1][22].CLK
clk => registers[1][23].CLK
clk => registers[1][24].CLK
clk => registers[1][25].CLK
clk => registers[1][26].CLK
clk => registers[1][27].CLK
clk => registers[1][28].CLK
clk => registers[1][29].CLK
clk => registers[1][30].CLK
clk => registers[1][31].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[2][8].CLK
clk => registers[2][9].CLK
clk => registers[2][10].CLK
clk => registers[2][11].CLK
clk => registers[2][12].CLK
clk => registers[2][13].CLK
clk => registers[2][14].CLK
clk => registers[2][15].CLK
clk => registers[2][16].CLK
clk => registers[2][17].CLK
clk => registers[2][18].CLK
clk => registers[2][19].CLK
clk => registers[2][20].CLK
clk => registers[2][21].CLK
clk => registers[2][22].CLK
clk => registers[2][23].CLK
clk => registers[2][24].CLK
clk => registers[2][25].CLK
clk => registers[2][26].CLK
clk => registers[2][27].CLK
clk => registers[2][28].CLK
clk => registers[2][29].CLK
clk => registers[2][30].CLK
clk => registers[2][31].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[3][8].CLK
clk => registers[3][9].CLK
clk => registers[3][10].CLK
clk => registers[3][11].CLK
clk => registers[3][12].CLK
clk => registers[3][13].CLK
clk => registers[3][14].CLK
clk => registers[3][15].CLK
clk => registers[3][16].CLK
clk => registers[3][17].CLK
clk => registers[3][18].CLK
clk => registers[3][19].CLK
clk => registers[3][20].CLK
clk => registers[3][21].CLK
clk => registers[3][22].CLK
clk => registers[3][23].CLK
clk => registers[3][24].CLK
clk => registers[3][25].CLK
clk => registers[3][26].CLK
clk => registers[3][27].CLK
clk => registers[3][28].CLK
clk => registers[3][29].CLK
clk => registers[3][30].CLK
clk => registers[3][31].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[4][8].CLK
clk => registers[4][9].CLK
clk => registers[4][10].CLK
clk => registers[4][11].CLK
clk => registers[4][12].CLK
clk => registers[4][13].CLK
clk => registers[4][14].CLK
clk => registers[4][15].CLK
clk => registers[4][16].CLK
clk => registers[4][17].CLK
clk => registers[4][18].CLK
clk => registers[4][19].CLK
clk => registers[4][20].CLK
clk => registers[4][21].CLK
clk => registers[4][22].CLK
clk => registers[4][23].CLK
clk => registers[4][24].CLK
clk => registers[4][25].CLK
clk => registers[4][26].CLK
clk => registers[4][27].CLK
clk => registers[4][28].CLK
clk => registers[4][29].CLK
clk => registers[4][30].CLK
clk => registers[4][31].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[5][8].CLK
clk => registers[5][9].CLK
clk => registers[5][10].CLK
clk => registers[5][11].CLK
clk => registers[5][12].CLK
clk => registers[5][13].CLK
clk => registers[5][14].CLK
clk => registers[5][15].CLK
clk => registers[5][16].CLK
clk => registers[5][17].CLK
clk => registers[5][18].CLK
clk => registers[5][19].CLK
clk => registers[5][20].CLK
clk => registers[5][21].CLK
clk => registers[5][22].CLK
clk => registers[5][23].CLK
clk => registers[5][24].CLK
clk => registers[5][25].CLK
clk => registers[5][26].CLK
clk => registers[5][27].CLK
clk => registers[5][28].CLK
clk => registers[5][29].CLK
clk => registers[5][30].CLK
clk => registers[5][31].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[6][8].CLK
clk => registers[6][9].CLK
clk => registers[6][10].CLK
clk => registers[6][11].CLK
clk => registers[6][12].CLK
clk => registers[6][13].CLK
clk => registers[6][14].CLK
clk => registers[6][15].CLK
clk => registers[6][16].CLK
clk => registers[6][17].CLK
clk => registers[6][18].CLK
clk => registers[6][19].CLK
clk => registers[6][20].CLK
clk => registers[6][21].CLK
clk => registers[6][22].CLK
clk => registers[6][23].CLK
clk => registers[6][24].CLK
clk => registers[6][25].CLK
clk => registers[6][26].CLK
clk => registers[6][27].CLK
clk => registers[6][28].CLK
clk => registers[6][29].CLK
clk => registers[6][30].CLK
clk => registers[6][31].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[7][8].CLK
clk => registers[7][9].CLK
clk => registers[7][10].CLK
clk => registers[7][11].CLK
clk => registers[7][12].CLK
clk => registers[7][13].CLK
clk => registers[7][14].CLK
clk => registers[7][15].CLK
clk => registers[7][16].CLK
clk => registers[7][17].CLK
clk => registers[7][18].CLK
clk => registers[7][19].CLK
clk => registers[7][20].CLK
clk => registers[7][21].CLK
clk => registers[7][22].CLK
clk => registers[7][23].CLK
clk => registers[7][24].CLK
clk => registers[7][25].CLK
clk => registers[7][26].CLK
clk => registers[7][27].CLK
clk => registers[7][28].CLK
clk => registers[7][29].CLK
clk => registers[7][30].CLK
clk => registers[7][31].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[8][8].CLK
clk => registers[8][9].CLK
clk => registers[8][10].CLK
clk => registers[8][11].CLK
clk => registers[8][12].CLK
clk => registers[8][13].CLK
clk => registers[8][14].CLK
clk => registers[8][15].CLK
clk => registers[8][16].CLK
clk => registers[8][17].CLK
clk => registers[8][18].CLK
clk => registers[8][19].CLK
clk => registers[8][20].CLK
clk => registers[8][21].CLK
clk => registers[8][22].CLK
clk => registers[8][23].CLK
clk => registers[8][24].CLK
clk => registers[8][25].CLK
clk => registers[8][26].CLK
clk => registers[8][27].CLK
clk => registers[8][28].CLK
clk => registers[8][29].CLK
clk => registers[8][30].CLK
clk => registers[8][31].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[9][8].CLK
clk => registers[9][9].CLK
clk => registers[9][10].CLK
clk => registers[9][11].CLK
clk => registers[9][12].CLK
clk => registers[9][13].CLK
clk => registers[9][14].CLK
clk => registers[9][15].CLK
clk => registers[9][16].CLK
clk => registers[9][17].CLK
clk => registers[9][18].CLK
clk => registers[9][19].CLK
clk => registers[9][20].CLK
clk => registers[9][21].CLK
clk => registers[9][22].CLK
clk => registers[9][23].CLK
clk => registers[9][24].CLK
clk => registers[9][25].CLK
clk => registers[9][26].CLK
clk => registers[9][27].CLK
clk => registers[9][28].CLK
clk => registers[9][29].CLK
clk => registers[9][30].CLK
clk => registers[9][31].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[10][8].CLK
clk => registers[10][9].CLK
clk => registers[10][10].CLK
clk => registers[10][11].CLK
clk => registers[10][12].CLK
clk => registers[10][13].CLK
clk => registers[10][14].CLK
clk => registers[10][15].CLK
clk => registers[10][16].CLK
clk => registers[10][17].CLK
clk => registers[10][18].CLK
clk => registers[10][19].CLK
clk => registers[10][20].CLK
clk => registers[10][21].CLK
clk => registers[10][22].CLK
clk => registers[10][23].CLK
clk => registers[10][24].CLK
clk => registers[10][25].CLK
clk => registers[10][26].CLK
clk => registers[10][27].CLK
clk => registers[10][28].CLK
clk => registers[10][29].CLK
clk => registers[10][30].CLK
clk => registers[10][31].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[11][8].CLK
clk => registers[11][9].CLK
clk => registers[11][10].CLK
clk => registers[11][11].CLK
clk => registers[11][12].CLK
clk => registers[11][13].CLK
clk => registers[11][14].CLK
clk => registers[11][15].CLK
clk => registers[11][16].CLK
clk => registers[11][17].CLK
clk => registers[11][18].CLK
clk => registers[11][19].CLK
clk => registers[11][20].CLK
clk => registers[11][21].CLK
clk => registers[11][22].CLK
clk => registers[11][23].CLK
clk => registers[11][24].CLK
clk => registers[11][25].CLK
clk => registers[11][26].CLK
clk => registers[11][27].CLK
clk => registers[11][28].CLK
clk => registers[11][29].CLK
clk => registers[11][30].CLK
clk => registers[11][31].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[12][8].CLK
clk => registers[12][9].CLK
clk => registers[12][10].CLK
clk => registers[12][11].CLK
clk => registers[12][12].CLK
clk => registers[12][13].CLK
clk => registers[12][14].CLK
clk => registers[12][15].CLK
clk => registers[12][16].CLK
clk => registers[12][17].CLK
clk => registers[12][18].CLK
clk => registers[12][19].CLK
clk => registers[12][20].CLK
clk => registers[12][21].CLK
clk => registers[12][22].CLK
clk => registers[12][23].CLK
clk => registers[12][24].CLK
clk => registers[12][25].CLK
clk => registers[12][26].CLK
clk => registers[12][27].CLK
clk => registers[12][28].CLK
clk => registers[12][29].CLK
clk => registers[12][30].CLK
clk => registers[12][31].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[13][8].CLK
clk => registers[13][9].CLK
clk => registers[13][10].CLK
clk => registers[13][11].CLK
clk => registers[13][12].CLK
clk => registers[13][13].CLK
clk => registers[13][14].CLK
clk => registers[13][15].CLK
clk => registers[13][16].CLK
clk => registers[13][17].CLK
clk => registers[13][18].CLK
clk => registers[13][19].CLK
clk => registers[13][20].CLK
clk => registers[13][21].CLK
clk => registers[13][22].CLK
clk => registers[13][23].CLK
clk => registers[13][24].CLK
clk => registers[13][25].CLK
clk => registers[13][26].CLK
clk => registers[13][27].CLK
clk => registers[13][28].CLK
clk => registers[13][29].CLK
clk => registers[13][30].CLK
clk => registers[13][31].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[14][8].CLK
clk => registers[14][9].CLK
clk => registers[14][10].CLK
clk => registers[14][11].CLK
clk => registers[14][12].CLK
clk => registers[14][13].CLK
clk => registers[14][14].CLK
clk => registers[14][15].CLK
clk => registers[14][16].CLK
clk => registers[14][17].CLK
clk => registers[14][18].CLK
clk => registers[14][19].CLK
clk => registers[14][20].CLK
clk => registers[14][21].CLK
clk => registers[14][22].CLK
clk => registers[14][23].CLK
clk => registers[14][24].CLK
clk => registers[14][25].CLK
clk => registers[14][26].CLK
clk => registers[14][27].CLK
clk => registers[14][28].CLK
clk => registers[14][29].CLK
clk => registers[14][30].CLK
clk => registers[14][31].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => registers[15][8].CLK
clk => registers[15][9].CLK
clk => registers[15][10].CLK
clk => registers[15][11].CLK
clk => registers[15][12].CLK
clk => registers[15][13].CLK
clk => registers[15][14].CLK
clk => registers[15][15].CLK
clk => registers[15][16].CLK
clk => registers[15][17].CLK
clk => registers[15][18].CLK
clk => registers[15][19].CLK
clk => registers[15][20].CLK
clk => registers[15][21].CLK
clk => registers[15][22].CLK
clk => registers[15][23].CLK
clk => registers[15][24].CLK
clk => registers[15][25].CLK
clk => registers[15][26].CLK
clk => registers[15][27].CLK
clk => registers[15][28].CLK
clk => registers[15][29].CLK
clk => registers[15][30].CLK
clk => registers[15][31].CLK
clk => registers[16][0].CLK
clk => registers[16][1].CLK
clk => registers[16][2].CLK
clk => registers[16][3].CLK
clk => registers[16][4].CLK
clk => registers[16][5].CLK
clk => registers[16][6].CLK
clk => registers[16][7].CLK
clk => registers[16][8].CLK
clk => registers[16][9].CLK
clk => registers[16][10].CLK
clk => registers[16][11].CLK
clk => registers[16][12].CLK
clk => registers[16][13].CLK
clk => registers[16][14].CLK
clk => registers[16][15].CLK
clk => registers[16][16].CLK
clk => registers[16][17].CLK
clk => registers[16][18].CLK
clk => registers[16][19].CLK
clk => registers[16][20].CLK
clk => registers[16][21].CLK
clk => registers[16][22].CLK
clk => registers[16][23].CLK
clk => registers[16][24].CLK
clk => registers[16][25].CLK
clk => registers[16][26].CLK
clk => registers[16][27].CLK
clk => registers[16][28].CLK
clk => registers[16][29].CLK
clk => registers[16][30].CLK
clk => registers[16][31].CLK
clk => registers[17][0].CLK
clk => registers[17][1].CLK
clk => registers[17][2].CLK
clk => registers[17][3].CLK
clk => registers[17][4].CLK
clk => registers[17][5].CLK
clk => registers[17][6].CLK
clk => registers[17][7].CLK
clk => registers[17][8].CLK
clk => registers[17][9].CLK
clk => registers[17][10].CLK
clk => registers[17][11].CLK
clk => registers[17][12].CLK
clk => registers[17][13].CLK
clk => registers[17][14].CLK
clk => registers[17][15].CLK
clk => registers[17][16].CLK
clk => registers[17][17].CLK
clk => registers[17][18].CLK
clk => registers[17][19].CLK
clk => registers[17][20].CLK
clk => registers[17][21].CLK
clk => registers[17][22].CLK
clk => registers[17][23].CLK
clk => registers[17][24].CLK
clk => registers[17][25].CLK
clk => registers[17][26].CLK
clk => registers[17][27].CLK
clk => registers[17][28].CLK
clk => registers[17][29].CLK
clk => registers[17][30].CLK
clk => registers[17][31].CLK
clk => registers[18][0].CLK
clk => registers[18][1].CLK
clk => registers[18][2].CLK
clk => registers[18][3].CLK
clk => registers[18][4].CLK
clk => registers[18][5].CLK
clk => registers[18][6].CLK
clk => registers[18][7].CLK
clk => registers[18][8].CLK
clk => registers[18][9].CLK
clk => registers[18][10].CLK
clk => registers[18][11].CLK
clk => registers[18][12].CLK
clk => registers[18][13].CLK
clk => registers[18][14].CLK
clk => registers[18][15].CLK
clk => registers[18][16].CLK
clk => registers[18][17].CLK
clk => registers[18][18].CLK
clk => registers[18][19].CLK
clk => registers[18][20].CLK
clk => registers[18][21].CLK
clk => registers[18][22].CLK
clk => registers[18][23].CLK
clk => registers[18][24].CLK
clk => registers[18][25].CLK
clk => registers[18][26].CLK
clk => registers[18][27].CLK
clk => registers[18][28].CLK
clk => registers[18][29].CLK
clk => registers[18][30].CLK
clk => registers[18][31].CLK
clk => registers[19][0].CLK
clk => registers[19][1].CLK
clk => registers[19][2].CLK
clk => registers[19][3].CLK
clk => registers[19][4].CLK
clk => registers[19][5].CLK
clk => registers[19][6].CLK
clk => registers[19][7].CLK
clk => registers[19][8].CLK
clk => registers[19][9].CLK
clk => registers[19][10].CLK
clk => registers[19][11].CLK
clk => registers[19][12].CLK
clk => registers[19][13].CLK
clk => registers[19][14].CLK
clk => registers[19][15].CLK
clk => registers[19][16].CLK
clk => registers[19][17].CLK
clk => registers[19][18].CLK
clk => registers[19][19].CLK
clk => registers[19][20].CLK
clk => registers[19][21].CLK
clk => registers[19][22].CLK
clk => registers[19][23].CLK
clk => registers[19][24].CLK
clk => registers[19][25].CLK
clk => registers[19][26].CLK
clk => registers[19][27].CLK
clk => registers[19][28].CLK
clk => registers[19][29].CLK
clk => registers[19][30].CLK
clk => registers[19][31].CLK
clk => registers[20][0].CLK
clk => registers[20][1].CLK
clk => registers[20][2].CLK
clk => registers[20][3].CLK
clk => registers[20][4].CLK
clk => registers[20][5].CLK
clk => registers[20][6].CLK
clk => registers[20][7].CLK
clk => registers[20][8].CLK
clk => registers[20][9].CLK
clk => registers[20][10].CLK
clk => registers[20][11].CLK
clk => registers[20][12].CLK
clk => registers[20][13].CLK
clk => registers[20][14].CLK
clk => registers[20][15].CLK
clk => registers[20][16].CLK
clk => registers[20][17].CLK
clk => registers[20][18].CLK
clk => registers[20][19].CLK
clk => registers[20][20].CLK
clk => registers[20][21].CLK
clk => registers[20][22].CLK
clk => registers[20][23].CLK
clk => registers[20][24].CLK
clk => registers[20][25].CLK
clk => registers[20][26].CLK
clk => registers[20][27].CLK
clk => registers[20][28].CLK
clk => registers[20][29].CLK
clk => registers[20][30].CLK
clk => registers[20][31].CLK
clk => registers[21][0].CLK
clk => registers[21][1].CLK
clk => registers[21][2].CLK
clk => registers[21][3].CLK
clk => registers[21][4].CLK
clk => registers[21][5].CLK
clk => registers[21][6].CLK
clk => registers[21][7].CLK
clk => registers[21][8].CLK
clk => registers[21][9].CLK
clk => registers[21][10].CLK
clk => registers[21][11].CLK
clk => registers[21][12].CLK
clk => registers[21][13].CLK
clk => registers[21][14].CLK
clk => registers[21][15].CLK
clk => registers[21][16].CLK
clk => registers[21][17].CLK
clk => registers[21][18].CLK
clk => registers[21][19].CLK
clk => registers[21][20].CLK
clk => registers[21][21].CLK
clk => registers[21][22].CLK
clk => registers[21][23].CLK
clk => registers[21][24].CLK
clk => registers[21][25].CLK
clk => registers[21][26].CLK
clk => registers[21][27].CLK
clk => registers[21][28].CLK
clk => registers[21][29].CLK
clk => registers[21][30].CLK
clk => registers[21][31].CLK
clk => registers[22][0].CLK
clk => registers[22][1].CLK
clk => registers[22][2].CLK
clk => registers[22][3].CLK
clk => registers[22][4].CLK
clk => registers[22][5].CLK
clk => registers[22][6].CLK
clk => registers[22][7].CLK
clk => registers[22][8].CLK
clk => registers[22][9].CLK
clk => registers[22][10].CLK
clk => registers[22][11].CLK
clk => registers[22][12].CLK
clk => registers[22][13].CLK
clk => registers[22][14].CLK
clk => registers[22][15].CLK
clk => registers[22][16].CLK
clk => registers[22][17].CLK
clk => registers[22][18].CLK
clk => registers[22][19].CLK
clk => registers[22][20].CLK
clk => registers[22][21].CLK
clk => registers[22][22].CLK
clk => registers[22][23].CLK
clk => registers[22][24].CLK
clk => registers[22][25].CLK
clk => registers[22][26].CLK
clk => registers[22][27].CLK
clk => registers[22][28].CLK
clk => registers[22][29].CLK
clk => registers[22][30].CLK
clk => registers[22][31].CLK
clk => registers[23][0].CLK
clk => registers[23][1].CLK
clk => registers[23][2].CLK
clk => registers[23][3].CLK
clk => registers[23][4].CLK
clk => registers[23][5].CLK
clk => registers[23][6].CLK
clk => registers[23][7].CLK
clk => registers[23][8].CLK
clk => registers[23][9].CLK
clk => registers[23][10].CLK
clk => registers[23][11].CLK
clk => registers[23][12].CLK
clk => registers[23][13].CLK
clk => registers[23][14].CLK
clk => registers[23][15].CLK
clk => registers[23][16].CLK
clk => registers[23][17].CLK
clk => registers[23][18].CLK
clk => registers[23][19].CLK
clk => registers[23][20].CLK
clk => registers[23][21].CLK
clk => registers[23][22].CLK
clk => registers[23][23].CLK
clk => registers[23][24].CLK
clk => registers[23][25].CLK
clk => registers[23][26].CLK
clk => registers[23][27].CLK
clk => registers[23][28].CLK
clk => registers[23][29].CLK
clk => registers[23][30].CLK
clk => registers[23][31].CLK
clk => registers[24][0].CLK
clk => registers[24][1].CLK
clk => registers[24][2].CLK
clk => registers[24][3].CLK
clk => registers[24][4].CLK
clk => registers[24][5].CLK
clk => registers[24][6].CLK
clk => registers[24][7].CLK
clk => registers[24][8].CLK
clk => registers[24][9].CLK
clk => registers[24][10].CLK
clk => registers[24][11].CLK
clk => registers[24][12].CLK
clk => registers[24][13].CLK
clk => registers[24][14].CLK
clk => registers[24][15].CLK
clk => registers[24][16].CLK
clk => registers[24][17].CLK
clk => registers[24][18].CLK
clk => registers[24][19].CLK
clk => registers[24][20].CLK
clk => registers[24][21].CLK
clk => registers[24][22].CLK
clk => registers[24][23].CLK
clk => registers[24][24].CLK
clk => registers[24][25].CLK
clk => registers[24][26].CLK
clk => registers[24][27].CLK
clk => registers[24][28].CLK
clk => registers[24][29].CLK
clk => registers[24][30].CLK
clk => registers[24][31].CLK
clk => registers[25][0].CLK
clk => registers[25][1].CLK
clk => registers[25][2].CLK
clk => registers[25][3].CLK
clk => registers[25][4].CLK
clk => registers[25][5].CLK
clk => registers[25][6].CLK
clk => registers[25][7].CLK
clk => registers[25][8].CLK
clk => registers[25][9].CLK
clk => registers[25][10].CLK
clk => registers[25][11].CLK
clk => registers[25][12].CLK
clk => registers[25][13].CLK
clk => registers[25][14].CLK
clk => registers[25][15].CLK
clk => registers[25][16].CLK
clk => registers[25][17].CLK
clk => registers[25][18].CLK
clk => registers[25][19].CLK
clk => registers[25][20].CLK
clk => registers[25][21].CLK
clk => registers[25][22].CLK
clk => registers[25][23].CLK
clk => registers[25][24].CLK
clk => registers[25][25].CLK
clk => registers[25][26].CLK
clk => registers[25][27].CLK
clk => registers[25][28].CLK
clk => registers[25][29].CLK
clk => registers[25][30].CLK
clk => registers[25][31].CLK
clk => registers[26][0].CLK
clk => registers[26][1].CLK
clk => registers[26][2].CLK
clk => registers[26][3].CLK
clk => registers[26][4].CLK
clk => registers[26][5].CLK
clk => registers[26][6].CLK
clk => registers[26][7].CLK
clk => registers[26][8].CLK
clk => registers[26][9].CLK
clk => registers[26][10].CLK
clk => registers[26][11].CLK
clk => registers[26][12].CLK
clk => registers[26][13].CLK
clk => registers[26][14].CLK
clk => registers[26][15].CLK
clk => registers[26][16].CLK
clk => registers[26][17].CLK
clk => registers[26][18].CLK
clk => registers[26][19].CLK
clk => registers[26][20].CLK
clk => registers[26][21].CLK
clk => registers[26][22].CLK
clk => registers[26][23].CLK
clk => registers[26][24].CLK
clk => registers[26][25].CLK
clk => registers[26][26].CLK
clk => registers[26][27].CLK
clk => registers[26][28].CLK
clk => registers[26][29].CLK
clk => registers[26][30].CLK
clk => registers[26][31].CLK
clk => registers[27][0].CLK
clk => registers[27][1].CLK
clk => registers[27][2].CLK
clk => registers[27][3].CLK
clk => registers[27][4].CLK
clk => registers[27][5].CLK
clk => registers[27][6].CLK
clk => registers[27][7].CLK
clk => registers[27][8].CLK
clk => registers[27][9].CLK
clk => registers[27][10].CLK
clk => registers[27][11].CLK
clk => registers[27][12].CLK
clk => registers[27][13].CLK
clk => registers[27][14].CLK
clk => registers[27][15].CLK
clk => registers[27][16].CLK
clk => registers[27][17].CLK
clk => registers[27][18].CLK
clk => registers[27][19].CLK
clk => registers[27][20].CLK
clk => registers[27][21].CLK
clk => registers[27][22].CLK
clk => registers[27][23].CLK
clk => registers[27][24].CLK
clk => registers[27][25].CLK
clk => registers[27][26].CLK
clk => registers[27][27].CLK
clk => registers[27][28].CLK
clk => registers[27][29].CLK
clk => registers[27][30].CLK
clk => registers[27][31].CLK
clk => registers[28][0].CLK
clk => registers[28][1].CLK
clk => registers[28][2].CLK
clk => registers[28][3].CLK
clk => registers[28][4].CLK
clk => registers[28][5].CLK
clk => registers[28][6].CLK
clk => registers[28][7].CLK
clk => registers[28][8].CLK
clk => registers[28][9].CLK
clk => registers[28][10].CLK
clk => registers[28][11].CLK
clk => registers[28][12].CLK
clk => registers[28][13].CLK
clk => registers[28][14].CLK
clk => registers[28][15].CLK
clk => registers[28][16].CLK
clk => registers[28][17].CLK
clk => registers[28][18].CLK
clk => registers[28][19].CLK
clk => registers[28][20].CLK
clk => registers[28][21].CLK
clk => registers[28][22].CLK
clk => registers[28][23].CLK
clk => registers[28][24].CLK
clk => registers[28][25].CLK
clk => registers[28][26].CLK
clk => registers[28][27].CLK
clk => registers[28][28].CLK
clk => registers[28][29].CLK
clk => registers[28][30].CLK
clk => registers[28][31].CLK
clk => registers[29][0].CLK
clk => registers[29][1].CLK
clk => registers[29][2].CLK
clk => registers[29][3].CLK
clk => registers[29][4].CLK
clk => registers[29][5].CLK
clk => registers[29][6].CLK
clk => registers[29][7].CLK
clk => registers[29][8].CLK
clk => registers[29][9].CLK
clk => registers[29][10].CLK
clk => registers[29][11].CLK
clk => registers[29][12].CLK
clk => registers[29][13].CLK
clk => registers[29][14].CLK
clk => registers[29][15].CLK
clk => registers[29][16].CLK
clk => registers[29][17].CLK
clk => registers[29][18].CLK
clk => registers[29][19].CLK
clk => registers[29][20].CLK
clk => registers[29][21].CLK
clk => registers[29][22].CLK
clk => registers[29][23].CLK
clk => registers[29][24].CLK
clk => registers[29][25].CLK
clk => registers[29][26].CLK
clk => registers[29][27].CLK
clk => registers[29][28].CLK
clk => registers[29][29].CLK
clk => registers[29][30].CLK
clk => registers[29][31].CLK
clk => registers[30][0].CLK
clk => registers[30][1].CLK
clk => registers[30][2].CLK
clk => registers[30][3].CLK
clk => registers[30][4].CLK
clk => registers[30][5].CLK
clk => registers[30][6].CLK
clk => registers[30][7].CLK
clk => registers[30][8].CLK
clk => registers[30][9].CLK
clk => registers[30][10].CLK
clk => registers[30][11].CLK
clk => registers[30][12].CLK
clk => registers[30][13].CLK
clk => registers[30][14].CLK
clk => registers[30][15].CLK
clk => registers[30][16].CLK
clk => registers[30][17].CLK
clk => registers[30][18].CLK
clk => registers[30][19].CLK
clk => registers[30][20].CLK
clk => registers[30][21].CLK
clk => registers[30][22].CLK
clk => registers[30][23].CLK
clk => registers[30][24].CLK
clk => registers[30][25].CLK
clk => registers[30][26].CLK
clk => registers[30][27].CLK
clk => registers[30][28].CLK
clk => registers[30][29].CLK
clk => registers[30][30].CLK
clk => registers[30][31].CLK
clk => registers[31][0].CLK
clk => registers[31][1].CLK
clk => registers[31][2].CLK
clk => registers[31][3].CLK
clk => registers[31][4].CLK
clk => registers[31][5].CLK
clk => registers[31][6].CLK
clk => registers[31][7].CLK
clk => registers[31][8].CLK
clk => registers[31][9].CLK
clk => registers[31][10].CLK
clk => registers[31][11].CLK
clk => registers[31][12].CLK
clk => registers[31][13].CLK
clk => registers[31][14].CLK
clk => registers[31][15].CLK
clk => registers[31][16].CLK
clk => registers[31][17].CLK
clk => registers[31][18].CLK
clk => registers[31][19].CLK
clk => registers[31][20].CLK
clk => registers[31][21].CLK
clk => registers[31][22].CLK
clk => registers[31][23].CLK
clk => registers[31][24].CLK
clk => registers[31][25].CLK
clk => registers[31][26].CLK
clk => registers[31][27].CLK
clk => registers[31][28].CLK
clk => registers[31][29].CLK
clk => registers[31][30].CLK
clk => registers[31][31].CLK
wren => always0.IN1
rst => registers[1][0].ACLR
rst => registers[1][1].ACLR
rst => registers[1][2].ACLR
rst => registers[1][3].ACLR
rst => registers[1][4].ACLR
rst => registers[1][5].ACLR
rst => registers[1][6].ACLR
rst => registers[1][7].ACLR
rst => registers[1][8].ACLR
rst => registers[1][9].ACLR
rst => registers[1][10].ACLR
rst => registers[1][11].ACLR
rst => registers[1][12].ACLR
rst => registers[1][13].ACLR
rst => registers[1][14].ACLR
rst => registers[1][15].ACLR
rst => registers[1][16].ACLR
rst => registers[1][17].ACLR
rst => registers[1][18].ACLR
rst => registers[1][19].ACLR
rst => registers[1][20].ACLR
rst => registers[1][21].ACLR
rst => registers[1][22].ACLR
rst => registers[1][23].ACLR
rst => registers[1][24].ACLR
rst => registers[1][25].ACLR
rst => registers[1][26].ACLR
rst => registers[1][27].ACLR
rst => registers[1][28].ACLR
rst => registers[1][29].ACLR
rst => registers[1][30].ACLR
rst => registers[1][31].ACLR
rst => registers[2][0].ACLR
rst => registers[2][1].ACLR
rst => registers[2][2].ACLR
rst => registers[2][3].ACLR
rst => registers[2][4].ACLR
rst => registers[2][5].ACLR
rst => registers[2][6].ACLR
rst => registers[2][7].ACLR
rst => registers[2][8].ACLR
rst => registers[2][9].ACLR
rst => registers[2][10].ACLR
rst => registers[2][11].ACLR
rst => registers[2][12].ACLR
rst => registers[2][13].ACLR
rst => registers[2][14].ACLR
rst => registers[2][15].ACLR
rst => registers[2][16].ACLR
rst => registers[2][17].ACLR
rst => registers[2][18].ACLR
rst => registers[2][19].ACLR
rst => registers[2][20].ACLR
rst => registers[2][21].ACLR
rst => registers[2][22].ACLR
rst => registers[2][23].ACLR
rst => registers[2][24].ACLR
rst => registers[2][25].ACLR
rst => registers[2][26].ACLR
rst => registers[2][27].ACLR
rst => registers[2][28].ACLR
rst => registers[2][29].ACLR
rst => registers[2][30].ACLR
rst => registers[2][31].ACLR
rst => registers[3][0].ACLR
rst => registers[3][1].ACLR
rst => registers[3][2].ACLR
rst => registers[3][3].ACLR
rst => registers[3][4].ACLR
rst => registers[3][5].ACLR
rst => registers[3][6].ACLR
rst => registers[3][7].ACLR
rst => registers[3][8].ACLR
rst => registers[3][9].ACLR
rst => registers[3][10].ACLR
rst => registers[3][11].ACLR
rst => registers[3][12].ACLR
rst => registers[3][13].ACLR
rst => registers[3][14].ACLR
rst => registers[3][15].ACLR
rst => registers[3][16].ACLR
rst => registers[3][17].ACLR
rst => registers[3][18].ACLR
rst => registers[3][19].ACLR
rst => registers[3][20].ACLR
rst => registers[3][21].ACLR
rst => registers[3][22].ACLR
rst => registers[3][23].ACLR
rst => registers[3][24].ACLR
rst => registers[3][25].ACLR
rst => registers[3][26].ACLR
rst => registers[3][27].ACLR
rst => registers[3][28].ACLR
rst => registers[3][29].ACLR
rst => registers[3][30].ACLR
rst => registers[3][31].ACLR
rst => registers[4][0].ACLR
rst => registers[4][1].ACLR
rst => registers[4][2].ACLR
rst => registers[4][3].ACLR
rst => registers[4][4].ACLR
rst => registers[4][5].ACLR
rst => registers[4][6].ACLR
rst => registers[4][7].ACLR
rst => registers[4][8].ACLR
rst => registers[4][9].ACLR
rst => registers[4][10].ACLR
rst => registers[4][11].ACLR
rst => registers[4][12].ACLR
rst => registers[4][13].ACLR
rst => registers[4][14].ACLR
rst => registers[4][15].ACLR
rst => registers[4][16].ACLR
rst => registers[4][17].ACLR
rst => registers[4][18].ACLR
rst => registers[4][19].ACLR
rst => registers[4][20].ACLR
rst => registers[4][21].ACLR
rst => registers[4][22].ACLR
rst => registers[4][23].ACLR
rst => registers[4][24].ACLR
rst => registers[4][25].ACLR
rst => registers[4][26].ACLR
rst => registers[4][27].ACLR
rst => registers[4][28].ACLR
rst => registers[4][29].ACLR
rst => registers[4][30].ACLR
rst => registers[4][31].ACLR
rst => registers[5][0].ACLR
rst => registers[5][1].ACLR
rst => registers[5][2].ACLR
rst => registers[5][3].ACLR
rst => registers[5][4].ACLR
rst => registers[5][5].ACLR
rst => registers[5][6].ACLR
rst => registers[5][7].ACLR
rst => registers[5][8].ACLR
rst => registers[5][9].ACLR
rst => registers[5][10].ACLR
rst => registers[5][11].ACLR
rst => registers[5][12].ACLR
rst => registers[5][13].ACLR
rst => registers[5][14].ACLR
rst => registers[5][15].ACLR
rst => registers[5][16].ACLR
rst => registers[5][17].ACLR
rst => registers[5][18].ACLR
rst => registers[5][19].ACLR
rst => registers[5][20].ACLR
rst => registers[5][21].ACLR
rst => registers[5][22].ACLR
rst => registers[5][23].ACLR
rst => registers[5][24].ACLR
rst => registers[5][25].ACLR
rst => registers[5][26].ACLR
rst => registers[5][27].ACLR
rst => registers[5][28].ACLR
rst => registers[5][29].ACLR
rst => registers[5][30].ACLR
rst => registers[5][31].ACLR
rst => registers[6][0].ACLR
rst => registers[6][1].ACLR
rst => registers[6][2].ACLR
rst => registers[6][3].ACLR
rst => registers[6][4].ACLR
rst => registers[6][5].ACLR
rst => registers[6][6].ACLR
rst => registers[6][7].ACLR
rst => registers[6][8].ACLR
rst => registers[6][9].ACLR
rst => registers[6][10].ACLR
rst => registers[6][11].ACLR
rst => registers[6][12].ACLR
rst => registers[6][13].ACLR
rst => registers[6][14].ACLR
rst => registers[6][15].ACLR
rst => registers[6][16].ACLR
rst => registers[6][17].ACLR
rst => registers[6][18].ACLR
rst => registers[6][19].ACLR
rst => registers[6][20].ACLR
rst => registers[6][21].ACLR
rst => registers[6][22].ACLR
rst => registers[6][23].ACLR
rst => registers[6][24].ACLR
rst => registers[6][25].ACLR
rst => registers[6][26].ACLR
rst => registers[6][27].ACLR
rst => registers[6][28].ACLR
rst => registers[6][29].ACLR
rst => registers[6][30].ACLR
rst => registers[6][31].ACLR
rst => registers[7][0].ACLR
rst => registers[7][1].ACLR
rst => registers[7][2].ACLR
rst => registers[7][3].ACLR
rst => registers[7][4].ACLR
rst => registers[7][5].ACLR
rst => registers[7][6].ACLR
rst => registers[7][7].ACLR
rst => registers[7][8].ACLR
rst => registers[7][9].ACLR
rst => registers[7][10].ACLR
rst => registers[7][11].ACLR
rst => registers[7][12].ACLR
rst => registers[7][13].ACLR
rst => registers[7][14].ACLR
rst => registers[7][15].ACLR
rst => registers[7][16].ACLR
rst => registers[7][17].ACLR
rst => registers[7][18].ACLR
rst => registers[7][19].ACLR
rst => registers[7][20].ACLR
rst => registers[7][21].ACLR
rst => registers[7][22].ACLR
rst => registers[7][23].ACLR
rst => registers[7][24].ACLR
rst => registers[7][25].ACLR
rst => registers[7][26].ACLR
rst => registers[7][27].ACLR
rst => registers[7][28].ACLR
rst => registers[7][29].ACLR
rst => registers[7][30].ACLR
rst => registers[7][31].ACLR
rst => registers[8][0].ACLR
rst => registers[8][1].ACLR
rst => registers[8][2].ACLR
rst => registers[8][3].ACLR
rst => registers[8][4].ACLR
rst => registers[8][5].ACLR
rst => registers[8][6].ACLR
rst => registers[8][7].ACLR
rst => registers[8][8].ACLR
rst => registers[8][9].ACLR
rst => registers[8][10].ACLR
rst => registers[8][11].ACLR
rst => registers[8][12].ACLR
rst => registers[8][13].ACLR
rst => registers[8][14].ACLR
rst => registers[8][15].ACLR
rst => registers[8][16].ACLR
rst => registers[8][17].ACLR
rst => registers[8][18].ACLR
rst => registers[8][19].ACLR
rst => registers[8][20].ACLR
rst => registers[8][21].ACLR
rst => registers[8][22].ACLR
rst => registers[8][23].ACLR
rst => registers[8][24].ACLR
rst => registers[8][25].ACLR
rst => registers[8][26].ACLR
rst => registers[8][27].ACLR
rst => registers[8][28].ACLR
rst => registers[8][29].ACLR
rst => registers[8][30].ACLR
rst => registers[8][31].ACLR
rst => registers[9][0].ACLR
rst => registers[9][1].ACLR
rst => registers[9][2].ACLR
rst => registers[9][3].ACLR
rst => registers[9][4].ACLR
rst => registers[9][5].ACLR
rst => registers[9][6].ACLR
rst => registers[9][7].ACLR
rst => registers[9][8].ACLR
rst => registers[9][9].ACLR
rst => registers[9][10].ACLR
rst => registers[9][11].ACLR
rst => registers[9][12].ACLR
rst => registers[9][13].ACLR
rst => registers[9][14].ACLR
rst => registers[9][15].ACLR
rst => registers[9][16].ACLR
rst => registers[9][17].ACLR
rst => registers[9][18].ACLR
rst => registers[9][19].ACLR
rst => registers[9][20].ACLR
rst => registers[9][21].ACLR
rst => registers[9][22].ACLR
rst => registers[9][23].ACLR
rst => registers[9][24].ACLR
rst => registers[9][25].ACLR
rst => registers[9][26].ACLR
rst => registers[9][27].ACLR
rst => registers[9][28].ACLR
rst => registers[9][29].ACLR
rst => registers[9][30].ACLR
rst => registers[9][31].ACLR
rst => registers[10][0].ACLR
rst => registers[10][1].ACLR
rst => registers[10][2].ACLR
rst => registers[10][3].ACLR
rst => registers[10][4].ACLR
rst => registers[10][5].ACLR
rst => registers[10][6].ACLR
rst => registers[10][7].ACLR
rst => registers[10][8].ACLR
rst => registers[10][9].ACLR
rst => registers[10][10].ACLR
rst => registers[10][11].ACLR
rst => registers[10][12].ACLR
rst => registers[10][13].ACLR
rst => registers[10][14].ACLR
rst => registers[10][15].ACLR
rst => registers[10][16].ACLR
rst => registers[10][17].ACLR
rst => registers[10][18].ACLR
rst => registers[10][19].ACLR
rst => registers[10][20].ACLR
rst => registers[10][21].ACLR
rst => registers[10][22].ACLR
rst => registers[10][23].ACLR
rst => registers[10][24].ACLR
rst => registers[10][25].ACLR
rst => registers[10][26].ACLR
rst => registers[10][27].ACLR
rst => registers[10][28].ACLR
rst => registers[10][29].ACLR
rst => registers[10][30].ACLR
rst => registers[10][31].ACLR
rst => registers[11][0].ACLR
rst => registers[11][1].ACLR
rst => registers[11][2].ACLR
rst => registers[11][3].ACLR
rst => registers[11][4].ACLR
rst => registers[11][5].ACLR
rst => registers[11][6].ACLR
rst => registers[11][7].ACLR
rst => registers[11][8].ACLR
rst => registers[11][9].ACLR
rst => registers[11][10].ACLR
rst => registers[11][11].ACLR
rst => registers[11][12].ACLR
rst => registers[11][13].ACLR
rst => registers[11][14].ACLR
rst => registers[11][15].ACLR
rst => registers[11][16].ACLR
rst => registers[11][17].ACLR
rst => registers[11][18].ACLR
rst => registers[11][19].ACLR
rst => registers[11][20].ACLR
rst => registers[11][21].ACLR
rst => registers[11][22].ACLR
rst => registers[11][23].ACLR
rst => registers[11][24].ACLR
rst => registers[11][25].ACLR
rst => registers[11][26].ACLR
rst => registers[11][27].ACLR
rst => registers[11][28].ACLR
rst => registers[11][29].ACLR
rst => registers[11][30].ACLR
rst => registers[11][31].ACLR
rst => registers[12][0].ACLR
rst => registers[12][1].ACLR
rst => registers[12][2].ACLR
rst => registers[12][3].ACLR
rst => registers[12][4].ACLR
rst => registers[12][5].ACLR
rst => registers[12][6].ACLR
rst => registers[12][7].ACLR
rst => registers[12][8].ACLR
rst => registers[12][9].ACLR
rst => registers[12][10].ACLR
rst => registers[12][11].ACLR
rst => registers[12][12].ACLR
rst => registers[12][13].ACLR
rst => registers[12][14].ACLR
rst => registers[12][15].ACLR
rst => registers[12][16].ACLR
rst => registers[12][17].ACLR
rst => registers[12][18].ACLR
rst => registers[12][19].ACLR
rst => registers[12][20].ACLR
rst => registers[12][21].ACLR
rst => registers[12][22].ACLR
rst => registers[12][23].ACLR
rst => registers[12][24].ACLR
rst => registers[12][25].ACLR
rst => registers[12][26].ACLR
rst => registers[12][27].ACLR
rst => registers[12][28].ACLR
rst => registers[12][29].ACLR
rst => registers[12][30].ACLR
rst => registers[12][31].ACLR
rst => registers[13][0].ACLR
rst => registers[13][1].ACLR
rst => registers[13][2].ACLR
rst => registers[13][3].ACLR
rst => registers[13][4].ACLR
rst => registers[13][5].ACLR
rst => registers[13][6].ACLR
rst => registers[13][7].ACLR
rst => registers[13][8].ACLR
rst => registers[13][9].ACLR
rst => registers[13][10].ACLR
rst => registers[13][11].ACLR
rst => registers[13][12].ACLR
rst => registers[13][13].ACLR
rst => registers[13][14].ACLR
rst => registers[13][15].ACLR
rst => registers[13][16].ACLR
rst => registers[13][17].ACLR
rst => registers[13][18].ACLR
rst => registers[13][19].ACLR
rst => registers[13][20].ACLR
rst => registers[13][21].ACLR
rst => registers[13][22].ACLR
rst => registers[13][23].ACLR
rst => registers[13][24].ACLR
rst => registers[13][25].ACLR
rst => registers[13][26].ACLR
rst => registers[13][27].ACLR
rst => registers[13][28].ACLR
rst => registers[13][29].ACLR
rst => registers[13][30].ACLR
rst => registers[13][31].ACLR
rst => registers[14][0].ACLR
rst => registers[14][1].ACLR
rst => registers[14][2].ACLR
rst => registers[14][3].ACLR
rst => registers[14][4].ACLR
rst => registers[14][5].ACLR
rst => registers[14][6].ACLR
rst => registers[14][7].ACLR
rst => registers[14][8].ACLR
rst => registers[14][9].ACLR
rst => registers[14][10].ACLR
rst => registers[14][11].ACLR
rst => registers[14][12].ACLR
rst => registers[14][13].ACLR
rst => registers[14][14].ACLR
rst => registers[14][15].ACLR
rst => registers[14][16].ACLR
rst => registers[14][17].ACLR
rst => registers[14][18].ACLR
rst => registers[14][19].ACLR
rst => registers[14][20].ACLR
rst => registers[14][21].ACLR
rst => registers[14][22].ACLR
rst => registers[14][23].ACLR
rst => registers[14][24].ACLR
rst => registers[14][25].ACLR
rst => registers[14][26].ACLR
rst => registers[14][27].ACLR
rst => registers[14][28].ACLR
rst => registers[14][29].ACLR
rst => registers[14][30].ACLR
rst => registers[14][31].ACLR
rst => registers[15][0].ACLR
rst => registers[15][1].ACLR
rst => registers[15][2].ACLR
rst => registers[15][3].ACLR
rst => registers[15][4].ACLR
rst => registers[15][5].ACLR
rst => registers[15][6].ACLR
rst => registers[15][7].ACLR
rst => registers[15][8].ACLR
rst => registers[15][9].ACLR
rst => registers[15][10].ACLR
rst => registers[15][11].ACLR
rst => registers[15][12].ACLR
rst => registers[15][13].ACLR
rst => registers[15][14].ACLR
rst => registers[15][15].ACLR
rst => registers[15][16].ACLR
rst => registers[15][17].ACLR
rst => registers[15][18].ACLR
rst => registers[15][19].ACLR
rst => registers[15][20].ACLR
rst => registers[15][21].ACLR
rst => registers[15][22].ACLR
rst => registers[15][23].ACLR
rst => registers[15][24].ACLR
rst => registers[15][25].ACLR
rst => registers[15][26].ACLR
rst => registers[15][27].ACLR
rst => registers[15][28].ACLR
rst => registers[15][29].ACLR
rst => registers[15][30].ACLR
rst => registers[15][31].ACLR
rst => registers[16][0].ACLR
rst => registers[16][1].ACLR
rst => registers[16][2].ACLR
rst => registers[16][3].ACLR
rst => registers[16][4].ACLR
rst => registers[16][5].ACLR
rst => registers[16][6].ACLR
rst => registers[16][7].ACLR
rst => registers[16][8].ACLR
rst => registers[16][9].ACLR
rst => registers[16][10].ACLR
rst => registers[16][11].ACLR
rst => registers[16][12].ACLR
rst => registers[16][13].ACLR
rst => registers[16][14].ACLR
rst => registers[16][15].ACLR
rst => registers[16][16].ACLR
rst => registers[16][17].ACLR
rst => registers[16][18].ACLR
rst => registers[16][19].ACLR
rst => registers[16][20].ACLR
rst => registers[16][21].ACLR
rst => registers[16][22].ACLR
rst => registers[16][23].ACLR
rst => registers[16][24].ACLR
rst => registers[16][25].ACLR
rst => registers[16][26].ACLR
rst => registers[16][27].ACLR
rst => registers[16][28].ACLR
rst => registers[16][29].ACLR
rst => registers[16][30].ACLR
rst => registers[16][31].ACLR
rst => registers[17][0].ACLR
rst => registers[17][1].ACLR
rst => registers[17][2].ACLR
rst => registers[17][3].ACLR
rst => registers[17][4].ACLR
rst => registers[17][5].ACLR
rst => registers[17][6].ACLR
rst => registers[17][7].ACLR
rst => registers[17][8].ACLR
rst => registers[17][9].ACLR
rst => registers[17][10].ACLR
rst => registers[17][11].ACLR
rst => registers[17][12].ACLR
rst => registers[17][13].ACLR
rst => registers[17][14].ACLR
rst => registers[17][15].ACLR
rst => registers[17][16].ACLR
rst => registers[17][17].ACLR
rst => registers[17][18].ACLR
rst => registers[17][19].ACLR
rst => registers[17][20].ACLR
rst => registers[17][21].ACLR
rst => registers[17][22].ACLR
rst => registers[17][23].ACLR
rst => registers[17][24].ACLR
rst => registers[17][25].ACLR
rst => registers[17][26].ACLR
rst => registers[17][27].ACLR
rst => registers[17][28].ACLR
rst => registers[17][29].ACLR
rst => registers[17][30].ACLR
rst => registers[17][31].ACLR
rst => registers[18][0].ACLR
rst => registers[18][1].ACLR
rst => registers[18][2].ACLR
rst => registers[18][3].ACLR
rst => registers[18][4].ACLR
rst => registers[18][5].ACLR
rst => registers[18][6].ACLR
rst => registers[18][7].ACLR
rst => registers[18][8].ACLR
rst => registers[18][9].ACLR
rst => registers[18][10].ACLR
rst => registers[18][11].ACLR
rst => registers[18][12].ACLR
rst => registers[18][13].ACLR
rst => registers[18][14].ACLR
rst => registers[18][15].ACLR
rst => registers[18][16].ACLR
rst => registers[18][17].ACLR
rst => registers[18][18].ACLR
rst => registers[18][19].ACLR
rst => registers[18][20].ACLR
rst => registers[18][21].ACLR
rst => registers[18][22].ACLR
rst => registers[18][23].ACLR
rst => registers[18][24].ACLR
rst => registers[18][25].ACLR
rst => registers[18][26].ACLR
rst => registers[18][27].ACLR
rst => registers[18][28].ACLR
rst => registers[18][29].ACLR
rst => registers[18][30].ACLR
rst => registers[18][31].ACLR
rst => registers[19][0].ACLR
rst => registers[19][1].ACLR
rst => registers[19][2].ACLR
rst => registers[19][3].ACLR
rst => registers[19][4].ACLR
rst => registers[19][5].ACLR
rst => registers[19][6].ACLR
rst => registers[19][7].ACLR
rst => registers[19][8].ACLR
rst => registers[19][9].ACLR
rst => registers[19][10].ACLR
rst => registers[19][11].ACLR
rst => registers[19][12].ACLR
rst => registers[19][13].ACLR
rst => registers[19][14].ACLR
rst => registers[19][15].ACLR
rst => registers[19][16].ACLR
rst => registers[19][17].ACLR
rst => registers[19][18].ACLR
rst => registers[19][19].ACLR
rst => registers[19][20].ACLR
rst => registers[19][21].ACLR
rst => registers[19][22].ACLR
rst => registers[19][23].ACLR
rst => registers[19][24].ACLR
rst => registers[19][25].ACLR
rst => registers[19][26].ACLR
rst => registers[19][27].ACLR
rst => registers[19][28].ACLR
rst => registers[19][29].ACLR
rst => registers[19][30].ACLR
rst => registers[19][31].ACLR
rst => registers[20][0].ACLR
rst => registers[20][1].ACLR
rst => registers[20][2].ACLR
rst => registers[20][3].ACLR
rst => registers[20][4].ACLR
rst => registers[20][5].ACLR
rst => registers[20][6].ACLR
rst => registers[20][7].ACLR
rst => registers[20][8].ACLR
rst => registers[20][9].ACLR
rst => registers[20][10].ACLR
rst => registers[20][11].ACLR
rst => registers[20][12].ACLR
rst => registers[20][13].ACLR
rst => registers[20][14].ACLR
rst => registers[20][15].ACLR
rst => registers[20][16].ACLR
rst => registers[20][17].ACLR
rst => registers[20][18].ACLR
rst => registers[20][19].ACLR
rst => registers[20][20].ACLR
rst => registers[20][21].ACLR
rst => registers[20][22].ACLR
rst => registers[20][23].ACLR
rst => registers[20][24].ACLR
rst => registers[20][25].ACLR
rst => registers[20][26].ACLR
rst => registers[20][27].ACLR
rst => registers[20][28].ACLR
rst => registers[20][29].ACLR
rst => registers[20][30].ACLR
rst => registers[20][31].ACLR
rst => registers[21][0].ACLR
rst => registers[21][1].ACLR
rst => registers[21][2].ACLR
rst => registers[21][3].ACLR
rst => registers[21][4].ACLR
rst => registers[21][5].ACLR
rst => registers[21][6].ACLR
rst => registers[21][7].ACLR
rst => registers[21][8].ACLR
rst => registers[21][9].ACLR
rst => registers[21][10].ACLR
rst => registers[21][11].ACLR
rst => registers[21][12].ACLR
rst => registers[21][13].ACLR
rst => registers[21][14].ACLR
rst => registers[21][15].ACLR
rst => registers[21][16].ACLR
rst => registers[21][17].ACLR
rst => registers[21][18].ACLR
rst => registers[21][19].ACLR
rst => registers[21][20].ACLR
rst => registers[21][21].ACLR
rst => registers[21][22].ACLR
rst => registers[21][23].ACLR
rst => registers[21][24].ACLR
rst => registers[21][25].ACLR
rst => registers[21][26].ACLR
rst => registers[21][27].ACLR
rst => registers[21][28].ACLR
rst => registers[21][29].ACLR
rst => registers[21][30].ACLR
rst => registers[21][31].ACLR
rst => registers[22][0].ACLR
rst => registers[22][1].ACLR
rst => registers[22][2].ACLR
rst => registers[22][3].ACLR
rst => registers[22][4].ACLR
rst => registers[22][5].ACLR
rst => registers[22][6].ACLR
rst => registers[22][7].ACLR
rst => registers[22][8].ACLR
rst => registers[22][9].ACLR
rst => registers[22][10].ACLR
rst => registers[22][11].ACLR
rst => registers[22][12].ACLR
rst => registers[22][13].ACLR
rst => registers[22][14].ACLR
rst => registers[22][15].ACLR
rst => registers[22][16].ACLR
rst => registers[22][17].ACLR
rst => registers[22][18].ACLR
rst => registers[22][19].ACLR
rst => registers[22][20].ACLR
rst => registers[22][21].ACLR
rst => registers[22][22].ACLR
rst => registers[22][23].ACLR
rst => registers[22][24].ACLR
rst => registers[22][25].ACLR
rst => registers[22][26].ACLR
rst => registers[22][27].ACLR
rst => registers[22][28].ACLR
rst => registers[22][29].ACLR
rst => registers[22][30].ACLR
rst => registers[22][31].ACLR
rst => registers[23][0].ACLR
rst => registers[23][1].ACLR
rst => registers[23][2].ACLR
rst => registers[23][3].ACLR
rst => registers[23][4].ACLR
rst => registers[23][5].ACLR
rst => registers[23][6].ACLR
rst => registers[23][7].ACLR
rst => registers[23][8].ACLR
rst => registers[23][9].ACLR
rst => registers[23][10].ACLR
rst => registers[23][11].ACLR
rst => registers[23][12].ACLR
rst => registers[23][13].ACLR
rst => registers[23][14].ACLR
rst => registers[23][15].ACLR
rst => registers[23][16].ACLR
rst => registers[23][17].ACLR
rst => registers[23][18].ACLR
rst => registers[23][19].ACLR
rst => registers[23][20].ACLR
rst => registers[23][21].ACLR
rst => registers[23][22].ACLR
rst => registers[23][23].ACLR
rst => registers[23][24].ACLR
rst => registers[23][25].ACLR
rst => registers[23][26].ACLR
rst => registers[23][27].ACLR
rst => registers[23][28].ACLR
rst => registers[23][29].ACLR
rst => registers[23][30].ACLR
rst => registers[23][31].ACLR
rst => registers[24][0].ACLR
rst => registers[24][1].ACLR
rst => registers[24][2].ACLR
rst => registers[24][3].ACLR
rst => registers[24][4].ACLR
rst => registers[24][5].ACLR
rst => registers[24][6].ACLR
rst => registers[24][7].ACLR
rst => registers[24][8].ACLR
rst => registers[24][9].ACLR
rst => registers[24][10].ACLR
rst => registers[24][11].ACLR
rst => registers[24][12].ACLR
rst => registers[24][13].ACLR
rst => registers[24][14].ACLR
rst => registers[24][15].ACLR
rst => registers[24][16].ACLR
rst => registers[24][17].ACLR
rst => registers[24][18].ACLR
rst => registers[24][19].ACLR
rst => registers[24][20].ACLR
rst => registers[24][21].ACLR
rst => registers[24][22].ACLR
rst => registers[24][23].ACLR
rst => registers[24][24].ACLR
rst => registers[24][25].ACLR
rst => registers[24][26].ACLR
rst => registers[24][27].ACLR
rst => registers[24][28].ACLR
rst => registers[24][29].ACLR
rst => registers[24][30].ACLR
rst => registers[24][31].ACLR
rst => registers[25][0].ACLR
rst => registers[25][1].ACLR
rst => registers[25][2].ACLR
rst => registers[25][3].ACLR
rst => registers[25][4].ACLR
rst => registers[25][5].ACLR
rst => registers[25][6].ACLR
rst => registers[25][7].ACLR
rst => registers[25][8].ACLR
rst => registers[25][9].ACLR
rst => registers[25][10].ACLR
rst => registers[25][11].ACLR
rst => registers[25][12].ACLR
rst => registers[25][13].ACLR
rst => registers[25][14].ACLR
rst => registers[25][15].ACLR
rst => registers[25][16].ACLR
rst => registers[25][17].ACLR
rst => registers[25][18].ACLR
rst => registers[25][19].ACLR
rst => registers[25][20].ACLR
rst => registers[25][21].ACLR
rst => registers[25][22].ACLR
rst => registers[25][23].ACLR
rst => registers[25][24].ACLR
rst => registers[25][25].ACLR
rst => registers[25][26].ACLR
rst => registers[25][27].ACLR
rst => registers[25][28].ACLR
rst => registers[25][29].ACLR
rst => registers[25][30].ACLR
rst => registers[25][31].ACLR
rst => registers[26][0].ACLR
rst => registers[26][1].ACLR
rst => registers[26][2].ACLR
rst => registers[26][3].ACLR
rst => registers[26][4].ACLR
rst => registers[26][5].ACLR
rst => registers[26][6].ACLR
rst => registers[26][7].ACLR
rst => registers[26][8].ACLR
rst => registers[26][9].ACLR
rst => registers[26][10].ACLR
rst => registers[26][11].ACLR
rst => registers[26][12].ACLR
rst => registers[26][13].ACLR
rst => registers[26][14].ACLR
rst => registers[26][15].ACLR
rst => registers[26][16].ACLR
rst => registers[26][17].ACLR
rst => registers[26][18].ACLR
rst => registers[26][19].ACLR
rst => registers[26][20].ACLR
rst => registers[26][21].ACLR
rst => registers[26][22].ACLR
rst => registers[26][23].ACLR
rst => registers[26][24].ACLR
rst => registers[26][25].ACLR
rst => registers[26][26].ACLR
rst => registers[26][27].ACLR
rst => registers[26][28].ACLR
rst => registers[26][29].ACLR
rst => registers[26][30].ACLR
rst => registers[26][31].ACLR
rst => registers[27][0].ACLR
rst => registers[27][1].ACLR
rst => registers[27][2].ACLR
rst => registers[27][3].ACLR
rst => registers[27][4].ACLR
rst => registers[27][5].ACLR
rst => registers[27][6].ACLR
rst => registers[27][7].ACLR
rst => registers[27][8].ACLR
rst => registers[27][9].ACLR
rst => registers[27][10].ACLR
rst => registers[27][11].ACLR
rst => registers[27][12].ACLR
rst => registers[27][13].ACLR
rst => registers[27][14].ACLR
rst => registers[27][15].ACLR
rst => registers[27][16].ACLR
rst => registers[27][17].ACLR
rst => registers[27][18].ACLR
rst => registers[27][19].ACLR
rst => registers[27][20].ACLR
rst => registers[27][21].ACLR
rst => registers[27][22].ACLR
rst => registers[27][23].ACLR
rst => registers[27][24].ACLR
rst => registers[27][25].ACLR
rst => registers[27][26].ACLR
rst => registers[27][27].ACLR
rst => registers[27][28].ACLR
rst => registers[27][29].ACLR
rst => registers[27][30].ACLR
rst => registers[27][31].ACLR
rst => registers[28][0].ACLR
rst => registers[28][1].ACLR
rst => registers[28][2].ACLR
rst => registers[28][3].ACLR
rst => registers[28][4].ACLR
rst => registers[28][5].ACLR
rst => registers[28][6].ACLR
rst => registers[28][7].ACLR
rst => registers[28][8].ACLR
rst => registers[28][9].ACLR
rst => registers[28][10].ACLR
rst => registers[28][11].ACLR
rst => registers[28][12].ACLR
rst => registers[28][13].ACLR
rst => registers[28][14].ACLR
rst => registers[28][15].ACLR
rst => registers[28][16].ACLR
rst => registers[28][17].ACLR
rst => registers[28][18].ACLR
rst => registers[28][19].ACLR
rst => registers[28][20].ACLR
rst => registers[28][21].ACLR
rst => registers[28][22].ACLR
rst => registers[28][23].ACLR
rst => registers[28][24].ACLR
rst => registers[28][25].ACLR
rst => registers[28][26].ACLR
rst => registers[28][27].ACLR
rst => registers[28][28].ACLR
rst => registers[28][29].ACLR
rst => registers[28][30].ACLR
rst => registers[28][31].ACLR
rst => registers[29][0].ACLR
rst => registers[29][1].ACLR
rst => registers[29][2].ACLR
rst => registers[29][3].ACLR
rst => registers[29][4].ACLR
rst => registers[29][5].ACLR
rst => registers[29][6].ACLR
rst => registers[29][7].ACLR
rst => registers[29][8].ACLR
rst => registers[29][9].ACLR
rst => registers[29][10].ACLR
rst => registers[29][11].ACLR
rst => registers[29][12].ACLR
rst => registers[29][13].ACLR
rst => registers[29][14].ACLR
rst => registers[29][15].ACLR
rst => registers[29][16].ACLR
rst => registers[29][17].ACLR
rst => registers[29][18].ACLR
rst => registers[29][19].ACLR
rst => registers[29][20].ACLR
rst => registers[29][21].ACLR
rst => registers[29][22].ACLR
rst => registers[29][23].ACLR
rst => registers[29][24].ACLR
rst => registers[29][25].ACLR
rst => registers[29][26].ACLR
rst => registers[29][27].ACLR
rst => registers[29][28].ACLR
rst => registers[29][29].ACLR
rst => registers[29][30].ACLR
rst => registers[29][31].ACLR
rst => registers[30][0].ACLR
rst => registers[30][1].ACLR
rst => registers[30][2].ACLR
rst => registers[30][3].ACLR
rst => registers[30][4].ACLR
rst => registers[30][5].ACLR
rst => registers[30][6].ACLR
rst => registers[30][7].ACLR
rst => registers[30][8].ACLR
rst => registers[30][9].ACLR
rst => registers[30][10].ACLR
rst => registers[30][11].ACLR
rst => registers[30][12].ACLR
rst => registers[30][13].ACLR
rst => registers[30][14].ACLR
rst => registers[30][15].ACLR
rst => registers[30][16].ACLR
rst => registers[30][17].ACLR
rst => registers[30][18].ACLR
rst => registers[30][19].ACLR
rst => registers[30][20].ACLR
rst => registers[30][21].ACLR
rst => registers[30][22].ACLR
rst => registers[30][23].ACLR
rst => registers[30][24].ACLR
rst => registers[30][25].ACLR
rst => registers[30][26].ACLR
rst => registers[30][27].ACLR
rst => registers[30][28].ACLR
rst => registers[30][29].ACLR
rst => registers[30][30].ACLR
rst => registers[30][31].ACLR
rst => registers[31][0].ACLR
rst => registers[31][1].ACLR
rst => registers[31][2].ACLR
rst => registers[31][3].ACLR
rst => registers[31][4].ACLR
rst => registers[31][5].ACLR
rst => registers[31][6].ACLR
rst => registers[31][7].ACLR
rst => registers[31][8].ACLR
rst => registers[31][9].ACLR
rst => registers[31][10].ACLR
rst => registers[31][11].ACLR
rst => registers[31][12].ACLR
rst => registers[31][13].ACLR
rst => registers[31][14].ACLR
rst => registers[31][15].ACLR
rst => registers[31][16].ACLR
rst => registers[31][17].ACLR
rst => registers[31][18].ACLR
rst => registers[31][19].ACLR
rst => registers[31][20].ACLR
rst => registers[31][21].ACLR
rst => registers[31][22].ACLR
rst => registers[31][23].ACLR
rst => registers[31][24].ACLR
rst => registers[31][25].ACLR
rst => registers[31][26].ACLR
rst => registers[31][27].ACLR
rst => registers[31][28].ACLR
rst => registers[31][29].ACLR
rst => registers[31][30].ACLR
rst => registers[31][31].ACLR
addrA[0] => Mux0.IN5
addrA[0] => Mux1.IN5
addrA[0] => Mux2.IN5
addrA[0] => Mux3.IN5
addrA[0] => Mux4.IN5
addrA[0] => Mux5.IN5
addrA[0] => Mux6.IN5
addrA[0] => Mux7.IN5
addrA[0] => Mux8.IN5
addrA[0] => Mux9.IN5
addrA[0] => Mux10.IN5
addrA[0] => Mux11.IN5
addrA[0] => Mux12.IN5
addrA[0] => Mux13.IN5
addrA[0] => Mux14.IN5
addrA[0] => Mux15.IN5
addrA[0] => Mux16.IN5
addrA[0] => Mux17.IN5
addrA[0] => Mux18.IN5
addrA[0] => Mux19.IN5
addrA[0] => Mux20.IN5
addrA[0] => Mux21.IN5
addrA[0] => Mux22.IN5
addrA[0] => Mux23.IN5
addrA[0] => Mux24.IN5
addrA[0] => Mux25.IN5
addrA[0] => Mux26.IN5
addrA[0] => Mux27.IN5
addrA[0] => Mux28.IN5
addrA[0] => Mux29.IN5
addrA[0] => Mux30.IN5
addrA[0] => Mux31.IN5
addrA[0] => Equal0.IN4
addrA[1] => Mux0.IN4
addrA[1] => Mux1.IN4
addrA[1] => Mux2.IN4
addrA[1] => Mux3.IN4
addrA[1] => Mux4.IN4
addrA[1] => Mux5.IN4
addrA[1] => Mux6.IN4
addrA[1] => Mux7.IN4
addrA[1] => Mux8.IN4
addrA[1] => Mux9.IN4
addrA[1] => Mux10.IN4
addrA[1] => Mux11.IN4
addrA[1] => Mux12.IN4
addrA[1] => Mux13.IN4
addrA[1] => Mux14.IN4
addrA[1] => Mux15.IN4
addrA[1] => Mux16.IN4
addrA[1] => Mux17.IN4
addrA[1] => Mux18.IN4
addrA[1] => Mux19.IN4
addrA[1] => Mux20.IN4
addrA[1] => Mux21.IN4
addrA[1] => Mux22.IN4
addrA[1] => Mux23.IN4
addrA[1] => Mux24.IN4
addrA[1] => Mux25.IN4
addrA[1] => Mux26.IN4
addrA[1] => Mux27.IN4
addrA[1] => Mux28.IN4
addrA[1] => Mux29.IN4
addrA[1] => Mux30.IN4
addrA[1] => Mux31.IN4
addrA[1] => Equal0.IN3
addrA[2] => Mux0.IN3
addrA[2] => Mux1.IN3
addrA[2] => Mux2.IN3
addrA[2] => Mux3.IN3
addrA[2] => Mux4.IN3
addrA[2] => Mux5.IN3
addrA[2] => Mux6.IN3
addrA[2] => Mux7.IN3
addrA[2] => Mux8.IN3
addrA[2] => Mux9.IN3
addrA[2] => Mux10.IN3
addrA[2] => Mux11.IN3
addrA[2] => Mux12.IN3
addrA[2] => Mux13.IN3
addrA[2] => Mux14.IN3
addrA[2] => Mux15.IN3
addrA[2] => Mux16.IN3
addrA[2] => Mux17.IN3
addrA[2] => Mux18.IN3
addrA[2] => Mux19.IN3
addrA[2] => Mux20.IN3
addrA[2] => Mux21.IN3
addrA[2] => Mux22.IN3
addrA[2] => Mux23.IN3
addrA[2] => Mux24.IN3
addrA[2] => Mux25.IN3
addrA[2] => Mux26.IN3
addrA[2] => Mux27.IN3
addrA[2] => Mux28.IN3
addrA[2] => Mux29.IN3
addrA[2] => Mux30.IN3
addrA[2] => Mux31.IN3
addrA[2] => Equal0.IN2
addrA[3] => Mux0.IN2
addrA[3] => Mux1.IN2
addrA[3] => Mux2.IN2
addrA[3] => Mux3.IN2
addrA[3] => Mux4.IN2
addrA[3] => Mux5.IN2
addrA[3] => Mux6.IN2
addrA[3] => Mux7.IN2
addrA[3] => Mux8.IN2
addrA[3] => Mux9.IN2
addrA[3] => Mux10.IN2
addrA[3] => Mux11.IN2
addrA[3] => Mux12.IN2
addrA[3] => Mux13.IN2
addrA[3] => Mux14.IN2
addrA[3] => Mux15.IN2
addrA[3] => Mux16.IN2
addrA[3] => Mux17.IN2
addrA[3] => Mux18.IN2
addrA[3] => Mux19.IN2
addrA[3] => Mux20.IN2
addrA[3] => Mux21.IN2
addrA[3] => Mux22.IN2
addrA[3] => Mux23.IN2
addrA[3] => Mux24.IN2
addrA[3] => Mux25.IN2
addrA[3] => Mux26.IN2
addrA[3] => Mux27.IN2
addrA[3] => Mux28.IN2
addrA[3] => Mux29.IN2
addrA[3] => Mux30.IN2
addrA[3] => Mux31.IN2
addrA[3] => Equal0.IN1
addrA[4] => Mux0.IN1
addrA[4] => Mux1.IN1
addrA[4] => Mux2.IN1
addrA[4] => Mux3.IN1
addrA[4] => Mux4.IN1
addrA[4] => Mux5.IN1
addrA[4] => Mux6.IN1
addrA[4] => Mux7.IN1
addrA[4] => Mux8.IN1
addrA[4] => Mux9.IN1
addrA[4] => Mux10.IN1
addrA[4] => Mux11.IN1
addrA[4] => Mux12.IN1
addrA[4] => Mux13.IN1
addrA[4] => Mux14.IN1
addrA[4] => Mux15.IN1
addrA[4] => Mux16.IN1
addrA[4] => Mux17.IN1
addrA[4] => Mux18.IN1
addrA[4] => Mux19.IN1
addrA[4] => Mux20.IN1
addrA[4] => Mux21.IN1
addrA[4] => Mux22.IN1
addrA[4] => Mux23.IN1
addrA[4] => Mux24.IN1
addrA[4] => Mux25.IN1
addrA[4] => Mux26.IN1
addrA[4] => Mux27.IN1
addrA[4] => Mux28.IN1
addrA[4] => Mux29.IN1
addrA[4] => Mux30.IN1
addrA[4] => Mux31.IN1
addrA[4] => Equal0.IN0
addrB[0] => Mux32.IN5
addrB[0] => Mux33.IN5
addrB[0] => Mux34.IN5
addrB[0] => Mux35.IN5
addrB[0] => Mux36.IN5
addrB[0] => Mux37.IN5
addrB[0] => Mux38.IN5
addrB[0] => Mux39.IN5
addrB[0] => Mux40.IN5
addrB[0] => Mux41.IN5
addrB[0] => Mux42.IN5
addrB[0] => Mux43.IN5
addrB[0] => Mux44.IN5
addrB[0] => Mux45.IN5
addrB[0] => Mux46.IN5
addrB[0] => Mux47.IN5
addrB[0] => Mux48.IN5
addrB[0] => Mux49.IN5
addrB[0] => Mux50.IN5
addrB[0] => Mux51.IN5
addrB[0] => Mux52.IN5
addrB[0] => Mux53.IN5
addrB[0] => Mux54.IN5
addrB[0] => Mux55.IN5
addrB[0] => Mux56.IN5
addrB[0] => Mux57.IN5
addrB[0] => Mux58.IN5
addrB[0] => Mux59.IN5
addrB[0] => Mux60.IN5
addrB[0] => Mux61.IN5
addrB[0] => Mux62.IN5
addrB[0] => Mux63.IN5
addrB[0] => Equal1.IN4
addrB[1] => Mux32.IN4
addrB[1] => Mux33.IN4
addrB[1] => Mux34.IN4
addrB[1] => Mux35.IN4
addrB[1] => Mux36.IN4
addrB[1] => Mux37.IN4
addrB[1] => Mux38.IN4
addrB[1] => Mux39.IN4
addrB[1] => Mux40.IN4
addrB[1] => Mux41.IN4
addrB[1] => Mux42.IN4
addrB[1] => Mux43.IN4
addrB[1] => Mux44.IN4
addrB[1] => Mux45.IN4
addrB[1] => Mux46.IN4
addrB[1] => Mux47.IN4
addrB[1] => Mux48.IN4
addrB[1] => Mux49.IN4
addrB[1] => Mux50.IN4
addrB[1] => Mux51.IN4
addrB[1] => Mux52.IN4
addrB[1] => Mux53.IN4
addrB[1] => Mux54.IN4
addrB[1] => Mux55.IN4
addrB[1] => Mux56.IN4
addrB[1] => Mux57.IN4
addrB[1] => Mux58.IN4
addrB[1] => Mux59.IN4
addrB[1] => Mux60.IN4
addrB[1] => Mux61.IN4
addrB[1] => Mux62.IN4
addrB[1] => Mux63.IN4
addrB[1] => Equal1.IN3
addrB[2] => Mux32.IN3
addrB[2] => Mux33.IN3
addrB[2] => Mux34.IN3
addrB[2] => Mux35.IN3
addrB[2] => Mux36.IN3
addrB[2] => Mux37.IN3
addrB[2] => Mux38.IN3
addrB[2] => Mux39.IN3
addrB[2] => Mux40.IN3
addrB[2] => Mux41.IN3
addrB[2] => Mux42.IN3
addrB[2] => Mux43.IN3
addrB[2] => Mux44.IN3
addrB[2] => Mux45.IN3
addrB[2] => Mux46.IN3
addrB[2] => Mux47.IN3
addrB[2] => Mux48.IN3
addrB[2] => Mux49.IN3
addrB[2] => Mux50.IN3
addrB[2] => Mux51.IN3
addrB[2] => Mux52.IN3
addrB[2] => Mux53.IN3
addrB[2] => Mux54.IN3
addrB[2] => Mux55.IN3
addrB[2] => Mux56.IN3
addrB[2] => Mux57.IN3
addrB[2] => Mux58.IN3
addrB[2] => Mux59.IN3
addrB[2] => Mux60.IN3
addrB[2] => Mux61.IN3
addrB[2] => Mux62.IN3
addrB[2] => Mux63.IN3
addrB[2] => Equal1.IN2
addrB[3] => Mux32.IN2
addrB[3] => Mux33.IN2
addrB[3] => Mux34.IN2
addrB[3] => Mux35.IN2
addrB[3] => Mux36.IN2
addrB[3] => Mux37.IN2
addrB[3] => Mux38.IN2
addrB[3] => Mux39.IN2
addrB[3] => Mux40.IN2
addrB[3] => Mux41.IN2
addrB[3] => Mux42.IN2
addrB[3] => Mux43.IN2
addrB[3] => Mux44.IN2
addrB[3] => Mux45.IN2
addrB[3] => Mux46.IN2
addrB[3] => Mux47.IN2
addrB[3] => Mux48.IN2
addrB[3] => Mux49.IN2
addrB[3] => Mux50.IN2
addrB[3] => Mux51.IN2
addrB[3] => Mux52.IN2
addrB[3] => Mux53.IN2
addrB[3] => Mux54.IN2
addrB[3] => Mux55.IN2
addrB[3] => Mux56.IN2
addrB[3] => Mux57.IN2
addrB[3] => Mux58.IN2
addrB[3] => Mux59.IN2
addrB[3] => Mux60.IN2
addrB[3] => Mux61.IN2
addrB[3] => Mux62.IN2
addrB[3] => Mux63.IN2
addrB[3] => Equal1.IN1
addrB[4] => Mux32.IN1
addrB[4] => Mux33.IN1
addrB[4] => Mux34.IN1
addrB[4] => Mux35.IN1
addrB[4] => Mux36.IN1
addrB[4] => Mux37.IN1
addrB[4] => Mux38.IN1
addrB[4] => Mux39.IN1
addrB[4] => Mux40.IN1
addrB[4] => Mux41.IN1
addrB[4] => Mux42.IN1
addrB[4] => Mux43.IN1
addrB[4] => Mux44.IN1
addrB[4] => Mux45.IN1
addrB[4] => Mux46.IN1
addrB[4] => Mux47.IN1
addrB[4] => Mux48.IN1
addrB[4] => Mux49.IN1
addrB[4] => Mux50.IN1
addrB[4] => Mux51.IN1
addrB[4] => Mux52.IN1
addrB[4] => Mux53.IN1
addrB[4] => Mux54.IN1
addrB[4] => Mux55.IN1
addrB[4] => Mux56.IN1
addrB[4] => Mux57.IN1
addrB[4] => Mux58.IN1
addrB[4] => Mux59.IN1
addrB[4] => Mux60.IN1
addrB[4] => Mux61.IN1
addrB[4] => Mux62.IN1
addrB[4] => Mux63.IN1
addrB[4] => Equal1.IN0
addrC[0] => Decoder0.IN4
addrC[0] => Equal2.IN4
addrC[1] => Decoder0.IN3
addrC[1] => Equal2.IN3
addrC[2] => Decoder0.IN2
addrC[2] => Equal2.IN2
addrC[3] => Decoder0.IN1
addrC[3] => Equal2.IN1
addrC[4] => Decoder0.IN0
addrC[4] => Equal2.IN0
data_out_A[0] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[1] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[2] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[3] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[4] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[5] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[6] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[7] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[8] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[9] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[10] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[11] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[12] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[13] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[14] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[15] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[16] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[17] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[18] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[19] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[20] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[21] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[22] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[23] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[24] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[25] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[26] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[27] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[28] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[29] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[30] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_A[31] <= data_out_A.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[0] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[1] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[2] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[3] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[4] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[5] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[6] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[7] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[8] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[9] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[10] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[11] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[12] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[13] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[14] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[15] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[16] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[17] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[18] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[19] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[20] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[21] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[22] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[23] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[24] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[25] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[26] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[27] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[28] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[29] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[30] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_out_B[31] <= data_out_B.DB_MAX_OUTPUT_PORT_TYPE
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[0] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[1] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[2] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[3] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[4] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[5] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[6] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[7] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[8] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[9] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[10] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[11] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[12] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[13] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[14] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[15] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[16] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[17] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[18] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[19] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[20] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[21] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[22] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[23] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[24] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[25] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[26] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[27] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[28] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[29] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[30] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
data_in_C[31] => registers.DATAB
registerOut[0] <= registers[5][0].DB_MAX_OUTPUT_PORT_TYPE
registerOut[1] <= registers[5][1].DB_MAX_OUTPUT_PORT_TYPE
registerOut[2] <= registers[5][2].DB_MAX_OUTPUT_PORT_TYPE
registerOut[3] <= registers[5][3].DB_MAX_OUTPUT_PORT_TYPE
registerOut[4] <= registers[5][4].DB_MAX_OUTPUT_PORT_TYPE
registerOut[5] <= registers[5][5].DB_MAX_OUTPUT_PORT_TYPE
registerOut[6] <= registers[5][6].DB_MAX_OUTPUT_PORT_TYPE
registerOut[7] <= registers[5][7].DB_MAX_OUTPUT_PORT_TYPE
registerOut[8] <= registers[5][8].DB_MAX_OUTPUT_PORT_TYPE
registerOut[9] <= registers[5][9].DB_MAX_OUTPUT_PORT_TYPE
registerOut[10] <= registers[5][10].DB_MAX_OUTPUT_PORT_TYPE
registerOut[11] <= registers[5][11].DB_MAX_OUTPUT_PORT_TYPE
registerOut[12] <= registers[5][12].DB_MAX_OUTPUT_PORT_TYPE
registerOut[13] <= registers[5][13].DB_MAX_OUTPUT_PORT_TYPE
registerOut[14] <= registers[5][14].DB_MAX_OUTPUT_PORT_TYPE
registerOut[15] <= registers[5][15].DB_MAX_OUTPUT_PORT_TYPE
registerOut[16] <= registers[5][16].DB_MAX_OUTPUT_PORT_TYPE
registerOut[17] <= registers[5][17].DB_MAX_OUTPUT_PORT_TYPE
registerOut[18] <= registers[5][18].DB_MAX_OUTPUT_PORT_TYPE
registerOut[19] <= registers[5][19].DB_MAX_OUTPUT_PORT_TYPE
registerOut[20] <= registers[5][20].DB_MAX_OUTPUT_PORT_TYPE
registerOut[21] <= registers[5][21].DB_MAX_OUTPUT_PORT_TYPE
registerOut[22] <= registers[5][22].DB_MAX_OUTPUT_PORT_TYPE
registerOut[23] <= registers[5][23].DB_MAX_OUTPUT_PORT_TYPE
registerOut[24] <= registers[5][24].DB_MAX_OUTPUT_PORT_TYPE
registerOut[25] <= registers[5][25].DB_MAX_OUTPUT_PORT_TYPE
registerOut[26] <= registers[5][26].DB_MAX_OUTPUT_PORT_TYPE
registerOut[27] <= registers[5][27].DB_MAX_OUTPUT_PORT_TYPE
registerOut[28] <= registers[5][28].DB_MAX_OUTPUT_PORT_TYPE
registerOut[29] <= registers[5][29].DB_MAX_OUTPUT_PORT_TYPE
registerOut[30] <= registers[5][30].DB_MAX_OUTPUT_PORT_TYPE
registerOut[31] <= registers[5][31].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|CPU:cpu|ALUDecoderBridge:aludec
opcode[0] => Equal0.IN1
opcode[0] => Equal1.IN5
opcode[0] => Equal2.IN2
opcode[0] => Equal3.IN5
opcode[0] => Equal4.IN5
opcode[0] => Equal5.IN2
opcode[0] => Equal6.IN5
opcode[0] => Equal7.IN3
opcode[0] => Equal8.IN2
opcode[0] => Equal9.IN3
opcode[1] => Equal0.IN5
opcode[1] => Equal1.IN4
opcode[1] => Equal2.IN1
opcode[1] => Equal3.IN1
opcode[1] => Equal4.IN4
opcode[1] => Equal5.IN5
opcode[1] => Equal6.IN2
opcode[1] => Equal7.IN2
opcode[1] => Equal8.IN1
opcode[1] => Equal9.IN2
opcode[2] => Equal0.IN4
opcode[2] => Equal1.IN3
opcode[2] => Equal2.IN5
opcode[2] => Equal3.IN4
opcode[2] => Equal4.IN1
opcode[2] => Equal5.IN1
opcode[2] => Equal6.IN1
opcode[2] => Equal7.IN1
opcode[2] => Equal8.IN5
opcode[2] => Equal9.IN5
opcode[3] => Equal0.IN0
opcode[3] => Equal1.IN0
opcode[3] => Equal2.IN0
opcode[3] => Equal3.IN0
opcode[3] => Equal4.IN0
opcode[3] => Equal5.IN0
opcode[3] => Equal6.IN0
opcode[3] => Equal7.IN0
opcode[3] => Equal8.IN4
opcode[3] => Equal9.IN1
opcode[4] => Equal0.IN3
opcode[4] => Equal1.IN2
opcode[4] => Equal2.IN4
opcode[4] => Equal3.IN3
opcode[4] => Equal4.IN3
opcode[4] => Equal5.IN4
opcode[4] => Equal6.IN4
opcode[4] => Equal7.IN5
opcode[4] => Equal8.IN3
opcode[4] => Equal9.IN4
opcode[5] => Equal0.IN2
opcode[5] => Equal1.IN1
opcode[5] => Equal2.IN3
opcode[5] => Equal3.IN2
opcode[5] => Equal4.IN2
opcode[5] => Equal5.IN3
opcode[5] => Equal6.IN3
opcode[5] => Equal7.IN4
opcode[5] => Equal8.IN0
opcode[5] => Equal9.IN0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
af[0] => afAlu.DATAB
af[1] => afAlu.DATAB
af[2] => afAlu.DATAB
af[3] => afAlu.DATAB
i => i.IN1
result[0] <= alu:ula.port4
result[1] <= alu:ula.port4
result[2] <= alu:ula.port4
result[3] <= alu:ula.port4
result[4] <= alu:ula.port4
result[5] <= alu:ula.port4
result[6] <= alu:ula.port4
result[7] <= alu:ula.port4
result[8] <= alu:ula.port4
result[9] <= alu:ula.port4
result[10] <= alu:ula.port4
result[11] <= alu:ula.port4
result[12] <= alu:ula.port4
result[13] <= alu:ula.port4
result[14] <= alu:ula.port4
result[15] <= alu:ula.port4
result[16] <= alu:ula.port4
result[17] <= alu:ula.port4
result[18] <= alu:ula.port4
result[19] <= alu:ula.port4
result[20] <= alu:ula.port4
result[21] <= alu:ula.port4
result[22] <= alu:ula.port4
result[23] <= alu:ula.port4
result[24] <= alu:ula.port4
result[25] <= alu:ula.port4
result[26] <= alu:ula.port4
result[27] <= alu:ula.port4
result[28] <= alu:ula.port4
result[29] <= alu:ula.port4
result[30] <= alu:ula.port4
result[31] <= alu:ula.port4
ovfalu <= alu:ula.port5


|baseline_c5gx|CPU:cpu|ALUDecoderBridge:aludec|alu:ula
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
af[0] => af[0].IN1
af[1] => af[1].IN1
af[2] => Mux0.IN13
af[2] => Mux1.IN13
af[2] => Mux2.IN13
af[2] => Mux3.IN13
af[2] => Mux4.IN13
af[2] => Mux5.IN13
af[2] => Mux6.IN13
af[2] => Mux7.IN13
af[2] => Mux8.IN13
af[2] => Mux9.IN13
af[2] => Mux10.IN13
af[2] => Mux11.IN13
af[2] => Mux12.IN13
af[2] => Mux13.IN13
af[2] => Mux14.IN13
af[2] => Mux15.IN13
af[2] => Mux16.IN13
af[2] => Mux17.IN13
af[2] => Mux18.IN13
af[2] => Mux19.IN13
af[2] => Mux20.IN13
af[2] => Mux21.IN13
af[2] => Mux22.IN13
af[2] => Mux23.IN13
af[2] => Mux24.IN13
af[2] => Mux25.IN13
af[2] => Mux26.IN13
af[2] => Mux27.IN13
af[2] => Mux28.IN13
af[2] => Mux29.IN13
af[2] => Mux30.IN13
af[2] => Mux31.IN11
af[2] => ovfalu.IN1
af[3] => Mux0.IN12
af[3] => Mux1.IN12
af[3] => Mux2.IN12
af[3] => Mux3.IN12
af[3] => Mux4.IN12
af[3] => Mux5.IN12
af[3] => Mux6.IN12
af[3] => Mux7.IN12
af[3] => Mux8.IN12
af[3] => Mux9.IN12
af[3] => Mux10.IN12
af[3] => Mux11.IN12
af[3] => Mux12.IN12
af[3] => Mux13.IN12
af[3] => Mux14.IN12
af[3] => Mux15.IN12
af[3] => Mux16.IN12
af[3] => Mux17.IN12
af[3] => Mux18.IN12
af[3] => Mux19.IN12
af[3] => Mux20.IN12
af[3] => Mux21.IN12
af[3] => Mux22.IN12
af[3] => Mux23.IN12
af[3] => Mux24.IN12
af[3] => Mux25.IN12
af[3] => Mux26.IN12
af[3] => Mux27.IN12
af[3] => Mux28.IN12
af[3] => Mux29.IN12
af[3] => Mux30.IN12
af[3] => Mux31.IN10
af[3] => ovfalu.IN1
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
i => alures.OUTPUTSELECT
alures[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
alures[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
alures[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
alures[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
alures[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
alures[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
alures[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
alures[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
alures[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
alures[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
alures[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
alures[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
alures[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
alures[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
alures[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
alures[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
alures[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
alures[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
alures[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
alures[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
alures[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
alures[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
alures[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
alures[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
alures[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
alures[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
alures[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
alures[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
alures[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
alures[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
alures[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
alures[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ovfalu <= ovfalu.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|CPU:cpu|ALUDecoderBridge:aludec|alu:ula|au:arithmetic_unit
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b_adjusted.IN0
b[1] => b_adjusted.IN0
b[2] => b_adjusted.IN0
b[3] => b_adjusted.IN0
b[4] => b_adjusted.IN0
b[5] => b_adjusted.IN0
b[6] => b_adjusted.IN0
b[7] => b_adjusted.IN0
b[8] => b_adjusted.IN0
b[9] => b_adjusted.IN0
b[10] => b_adjusted.IN0
b[11] => b_adjusted.IN0
b[12] => b_adjusted.IN0
b[13] => b_adjusted.IN0
b[14] => b_adjusted.IN0
b[15] => b_adjusted.IN0
b[16] => b_adjusted.IN0
b[17] => b_adjusted.IN0
b[18] => b_adjusted.IN0
b[19] => b_adjusted.IN0
b[20] => b_adjusted.IN0
b[21] => b_adjusted.IN0
b[22] => b_adjusted.IN0
b[23] => b_adjusted.IN0
b[24] => b_adjusted.IN0
b[25] => b_adjusted.IN0
b[26] => b_adjusted.IN0
b[27] => b_adjusted.IN0
b[28] => b_adjusted.IN0
b[29] => b_adjusted.IN0
b[30] => b_adjusted.IN0
b[31] => b_adjusted.IN0
sub => sub.IN1
u => neg.OUTPUTSELECT
u => ovf.OUTPUTSELECT
s[0] <= adder:add.s
s[1] <= adder:add.s
s[2] <= adder:add.s
s[3] <= adder:add.s
s[4] <= adder:add.s
s[5] <= adder:add.s
s[6] <= adder:add.s
s[7] <= adder:add.s
s[8] <= adder:add.s
s[9] <= adder:add.s
s[10] <= adder:add.s
s[11] <= adder:add.s
s[12] <= adder:add.s
s[13] <= adder:add.s
s[14] <= adder:add.s
s[15] <= adder:add.s
s[16] <= adder:add.s
s[17] <= adder:add.s
s[18] <= adder:add.s
s[19] <= adder:add.s
s[20] <= adder:add.s
s[21] <= adder:add.s
s[22] <= adder:add.s
s[23] <= adder:add.s
s[24] <= adder:add.s
s[25] <= adder:add.s
s[26] <= adder:add.s
s[27] <= adder:add.s
s[28] <= adder:add.s
s[29] <= adder:add.s
s[30] <= adder:add.s
s[31] <= adder:add.s
neg <= neg.DB_MAX_OUTPUT_PORT_TYPE
ovf <= ovf.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|CPU:cpu|ALUDecoderBridge:aludec|alu:ula|au:arithmetic_unit|adder:add
a[0] => _.DATAD
a[1] => _.DATAD
a[2] => _.DATAD
a[3] => _.DATAD
a[4] => _.DATAD
a[5] => _.DATAD
a[6] => _.DATAD
a[7] => _.DATAD
a[8] => _.DATAD
a[9] => _.DATAD
a[10] => _.DATAD
a[11] => _.DATAD
a[12] => _.DATAD
a[13] => _.DATAD
a[14] => _.DATAD
a[15] => _.DATAD
a[16] => _.DATAD
a[17] => _.DATAD
a[18] => _.DATAD
a[19] => _.DATAD
a[20] => _.DATAD
a[21] => _.DATAD
a[22] => _.DATAD
a[23] => _.DATAD
a[24] => _.DATAD
a[25] => _.DATAD
a[26] => _.DATAD
a[27] => _.DATAD
a[28] => _.DATAD
a[29] => _.DATAD
a[30] => _.DATAD
a[31] => _.DATAD
b[0] => _.DATAC
b[1] => _.DATAC
b[2] => _.DATAC
b[3] => _.DATAC
b[4] => _.DATAC
b[5] => _.DATAC
b[6] => _.DATAC
b[7] => _.DATAC
b[8] => _.DATAC
b[9] => _.DATAC
b[10] => _.DATAC
b[11] => _.DATAC
b[12] => _.DATAC
b[13] => _.DATAC
b[14] => _.DATAC
b[15] => _.DATAC
b[16] => _.DATAC
b[17] => _.DATAC
b[18] => _.DATAC
b[19] => _.DATAC
b[20] => _.DATAC
b[21] => _.DATAC
b[22] => _.DATAC
b[23] => _.DATAC
b[24] => _.DATAC
b[25] => _.DATAC
b[26] => _.DATAC
b[27] => _.DATAC
b[28] => _.DATAC
b[29] => _.DATAC
b[30] => _.DATAC
b[31] => _.DATAC
cin => _.DATAB
s[0] <= _.SUM_OUT
s[1] <= _.SUM_OUT
s[2] <= _.SUM_OUT
s[3] <= _.SUM_OUT
s[4] <= _.SUM_OUT
s[5] <= _.SUM_OUT
s[6] <= _.SUM_OUT
s[7] <= _.SUM_OUT
s[8] <= _.SUM_OUT
s[9] <= _.SUM_OUT
s[10] <= _.SUM_OUT
s[11] <= _.SUM_OUT
s[12] <= _.SUM_OUT
s[13] <= _.SUM_OUT
s[14] <= _.SUM_OUT
s[15] <= _.SUM_OUT
s[16] <= _.SUM_OUT
s[17] <= _.SUM_OUT
s[18] <= _.SUM_OUT
s[19] <= _.SUM_OUT
s[20] <= _.SUM_OUT
s[21] <= _.SUM_OUT
s[22] <= _.SUM_OUT
s[23] <= _.SUM_OUT
s[24] <= _.SUM_OUT
s[25] <= _.SUM_OUT
s[26] <= _.SUM_OUT
s[27] <= _.SUM_OUT
s[28] <= _.SUM_OUT
s[29] <= _.SUM_OUT
s[30] <= _.SUM_OUT
s[31] <= _.SUM_OUT
cout <= _.SUM_OUT


|baseline_c5gx|CPU:cpu|Delay:E_D
clk => out[0]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|CPU:cpu|Delay:GPWE_D
clk => out[0]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|CPU:cpu|IEU:ext
U => bit_to_repeat.OUTPUTSELECT
immediateIN[0] => immediateOUT[0].DATAIN
immediateIN[1] => immediateOUT[1].DATAIN
immediateIN[2] => immediateOUT[2].DATAIN
immediateIN[3] => immediateOUT[3].DATAIN
immediateIN[4] => immediateOUT[4].DATAIN
immediateIN[5] => immediateOUT[5].DATAIN
immediateIN[6] => immediateOUT[6].DATAIN
immediateIN[7] => immediateOUT[7].DATAIN
immediateIN[8] => immediateOUT[8].DATAIN
immediateIN[9] => immediateOUT[9].DATAIN
immediateIN[10] => immediateOUT[10].DATAIN
immediateIN[11] => immediateOUT[11].DATAIN
immediateIN[12] => immediateOUT[12].DATAIN
immediateIN[13] => immediateOUT[13].DATAIN
immediateIN[14] => immediateOUT[14].DATAIN
immediateIN[15] => bit_to_repeat.DATAB
immediateIN[15] => immediateOUT[15].DATAIN
immediateOUT[0] <= immediateIN[0].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[1] <= immediateIN[1].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[2] <= immediateIN[2].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[3] <= immediateIN[3].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[4] <= immediateIN[4].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[5] <= immediateIN[5].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[6] <= immediateIN[6].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[7] <= immediateIN[7].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[8] <= immediateIN[8].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[9] <= immediateIN[9].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[10] <= immediateIN[10].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[11] <= immediateIN[11].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[12] <= immediateIN[12].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[13] <= immediateIN[13].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[14] <= immediateIN[14].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[15] <= immediateIN[15].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[16] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[17] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[18] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[19] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[20] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[21] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[22] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[23] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[24] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[25] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[26] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[27] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[28] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[29] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[30] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[31] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|CPU:cpu|Delay:rs_D
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|CPU:cpu|Shifter:shf
funct[0] => Mux32.IN5
funct[0] => Mux33.IN5
funct[0] => Mux34.IN5
funct[0] => Mux35.IN5
funct[0] => Mux36.IN5
funct[0] => Mux37.IN5
funct[0] => Mux38.IN5
funct[0] => Mux39.IN5
funct[0] => Mux40.IN5
funct[0] => Mux41.IN5
funct[0] => Mux42.IN5
funct[0] => Mux43.IN5
funct[0] => Mux44.IN5
funct[0] => Mux45.IN5
funct[0] => Mux46.IN5
funct[0] => Mux47.IN5
funct[0] => Mux48.IN5
funct[0] => Mux49.IN5
funct[0] => Mux50.IN5
funct[0] => Mux51.IN5
funct[0] => Mux52.IN5
funct[0] => Mux53.IN5
funct[0] => Mux54.IN5
funct[0] => Mux55.IN5
funct[0] => Mux56.IN5
funct[0] => Mux57.IN5
funct[0] => Mux58.IN5
funct[0] => Mux59.IN5
funct[0] => Mux60.IN5
funct[0] => Mux61.IN5
funct[0] => Mux62.IN5
funct[0] => Mux63.IN5
funct[1] => Mux32.IN4
funct[1] => Mux33.IN4
funct[1] => Mux34.IN4
funct[1] => Mux35.IN4
funct[1] => Mux36.IN4
funct[1] => Mux37.IN4
funct[1] => Mux38.IN4
funct[1] => Mux39.IN4
funct[1] => Mux40.IN4
funct[1] => Mux41.IN4
funct[1] => Mux42.IN4
funct[1] => Mux43.IN4
funct[1] => Mux44.IN4
funct[1] => Mux45.IN4
funct[1] => Mux46.IN4
funct[1] => Mux47.IN4
funct[1] => Mux48.IN4
funct[1] => Mux49.IN4
funct[1] => Mux50.IN4
funct[1] => Mux51.IN4
funct[1] => Mux52.IN4
funct[1] => Mux53.IN4
funct[1] => Mux54.IN4
funct[1] => Mux55.IN4
funct[1] => Mux56.IN4
funct[1] => Mux57.IN4
funct[1] => Mux58.IN4
funct[1] => Mux59.IN4
funct[1] => Mux60.IN4
funct[1] => Mux61.IN4
funct[1] => Mux62.IN4
funct[1] => Mux63.IN4
a[0] => ShiftLeft0.IN32
a[0] => ShiftRight0.IN32
a[0] => Mux0.IN36
a[0] => R.DATAB
a[0] => R.DATAB
a[0] => Mux2.IN36
a[0] => R.DATAB
a[0] => R.DATAB
a[0] => Mux4.IN36
a[0] => R.DATAB
a[0] => R.DATAB
a[0] => Mux6.IN36
a[0] => R.DATAB
a[0] => R.DATAB
a[0] => Mux8.IN36
a[0] => R.DATAB
a[0] => R.DATAB
a[0] => Mux10.IN36
a[0] => R.DATAB
a[0] => R.DATAB
a[0] => Mux12.IN36
a[0] => R.DATAB
a[0] => R.DATAB
a[0] => Mux14.IN36
a[0] => R.DATAB
a[0] => R.DATAB
a[0] => Mux16.IN36
a[0] => R.DATAB
a[0] => R.DATAB
a[0] => Mux18.IN36
a[0] => R.DATAB
a[0] => R.DATAB
a[0] => Mux20.IN36
a[0] => R.DATAB
a[0] => R.DATAB
a[0] => Mux22.IN36
a[0] => R.DATAB
a[0] => R.DATAB
a[0] => Mux24.IN36
a[0] => R.DATAB
a[0] => R.DATAB
a[0] => Mux26.IN36
a[0] => R.DATAB
a[0] => R.DATAB
a[0] => Mux28.IN36
a[0] => R.DATAB
a[0] => R.DATAB
a[0] => Mux30.IN36
a[0] => R.DATAB
a[0] => R.DATAB
a[0] => Mux31.IN5
a[0] => Mux1.IN35
a[0] => Mux3.IN33
a[0] => Mux5.IN35
a[0] => Mux7.IN29
a[0] => Mux9.IN35
a[0] => Mux11.IN33
a[0] => Mux13.IN35
a[0] => Mux15.IN21
a[0] => Mux17.IN35
a[0] => Mux19.IN33
a[0] => Mux21.IN35
a[0] => Mux23.IN29
a[0] => Mux25.IN35
a[0] => Mux27.IN33
a[0] => Mux29.IN35
a[1] => ShiftLeft0.IN31
a[1] => ShiftRight0.IN31
a[1] => Mux0.IN35
a[1] => Mux2.IN35
a[1] => Mux4.IN35
a[1] => Mux6.IN35
a[1] => Mux8.IN35
a[1] => Mux10.IN35
a[1] => Mux12.IN35
a[1] => Mux14.IN35
a[1] => Mux16.IN35
a[1] => Mux18.IN35
a[1] => Mux20.IN35
a[1] => Mux22.IN35
a[1] => Mux24.IN35
a[1] => Mux26.IN35
a[1] => Mux28.IN35
a[1] => Mux30.IN35
a[1] => Mux31.IN6
a[1] => Mux1.IN36
a[1] => Mux3.IN34
a[1] => Mux5.IN36
a[1] => Mux7.IN30
a[1] => Mux9.IN36
a[1] => Mux11.IN34
a[1] => Mux13.IN36
a[1] => Mux15.IN22
a[1] => Mux17.IN36
a[1] => Mux19.IN34
a[1] => Mux21.IN36
a[1] => Mux23.IN30
a[1] => Mux25.IN36
a[1] => Mux27.IN34
a[1] => Mux29.IN36
a[2] => ShiftLeft0.IN30
a[2] => ShiftRight0.IN30
a[2] => Mux0.IN34
a[2] => Mux2.IN34
a[2] => Mux4.IN34
a[2] => Mux6.IN34
a[2] => Mux8.IN34
a[2] => Mux10.IN34
a[2] => Mux12.IN34
a[2] => Mux14.IN34
a[2] => Mux16.IN34
a[2] => Mux18.IN34
a[2] => Mux20.IN34
a[2] => Mux22.IN34
a[2] => Mux24.IN34
a[2] => Mux26.IN34
a[2] => Mux28.IN34
a[2] => Mux30.IN34
a[2] => Mux31.IN7
a[2] => Mux1.IN33
a[2] => Mux3.IN35
a[2] => Mux5.IN33
a[2] => Mux7.IN31
a[2] => Mux9.IN33
a[2] => Mux11.IN35
a[2] => Mux13.IN33
a[2] => Mux15.IN23
a[2] => Mux17.IN33
a[2] => Mux19.IN35
a[2] => Mux21.IN33
a[2] => Mux23.IN31
a[2] => Mux25.IN33
a[2] => Mux27.IN35
a[2] => Mux29.IN33
a[3] => ShiftLeft0.IN29
a[3] => ShiftRight0.IN29
a[3] => Mux0.IN33
a[3] => Mux2.IN33
a[3] => Mux4.IN33
a[3] => Mux6.IN33
a[3] => Mux8.IN33
a[3] => Mux10.IN33
a[3] => Mux12.IN33
a[3] => Mux14.IN33
a[3] => Mux16.IN33
a[3] => Mux18.IN33
a[3] => Mux20.IN33
a[3] => Mux22.IN33
a[3] => Mux24.IN33
a[3] => Mux26.IN33
a[3] => Mux28.IN33
a[3] => Mux30.IN33
a[3] => Mux31.IN8
a[3] => Mux1.IN34
a[3] => Mux3.IN36
a[3] => Mux5.IN34
a[3] => Mux7.IN32
a[3] => Mux9.IN34
a[3] => Mux11.IN36
a[3] => Mux13.IN34
a[3] => Mux15.IN24
a[3] => Mux17.IN34
a[3] => Mux19.IN36
a[3] => Mux21.IN34
a[3] => Mux23.IN32
a[3] => Mux25.IN34
a[3] => Mux27.IN36
a[3] => Mux29.IN34
a[4] => ShiftLeft0.IN28
a[4] => ShiftRight0.IN28
a[4] => Mux0.IN32
a[4] => Mux2.IN32
a[4] => Mux4.IN32
a[4] => Mux6.IN32
a[4] => Mux8.IN32
a[4] => Mux10.IN32
a[4] => Mux12.IN32
a[4] => Mux14.IN32
a[4] => Mux16.IN32
a[4] => Mux18.IN32
a[4] => Mux20.IN32
a[4] => Mux22.IN32
a[4] => Mux24.IN32
a[4] => Mux26.IN32
a[4] => Mux28.IN32
a[4] => Mux30.IN32
a[4] => Mux31.IN9
a[4] => Mux1.IN31
a[4] => Mux3.IN29
a[4] => Mux5.IN31
a[4] => Mux7.IN33
a[4] => Mux9.IN31
a[4] => Mux11.IN29
a[4] => Mux13.IN31
a[4] => Mux15.IN25
a[4] => Mux17.IN31
a[4] => Mux19.IN29
a[4] => Mux21.IN31
a[4] => Mux23.IN33
a[4] => Mux25.IN31
a[4] => Mux27.IN29
a[4] => Mux29.IN31
a[5] => ShiftLeft0.IN27
a[5] => ShiftRight0.IN27
a[5] => Mux0.IN31
a[5] => Mux2.IN31
a[5] => Mux4.IN31
a[5] => Mux6.IN31
a[5] => Mux8.IN31
a[5] => Mux10.IN31
a[5] => Mux12.IN31
a[5] => Mux14.IN31
a[5] => Mux16.IN31
a[5] => Mux18.IN31
a[5] => Mux20.IN31
a[5] => Mux22.IN31
a[5] => Mux24.IN31
a[5] => Mux26.IN31
a[5] => Mux28.IN31
a[5] => Mux30.IN31
a[5] => Mux31.IN10
a[5] => Mux1.IN32
a[5] => Mux3.IN30
a[5] => Mux5.IN32
a[5] => Mux7.IN34
a[5] => Mux9.IN32
a[5] => Mux11.IN30
a[5] => Mux13.IN32
a[5] => Mux15.IN26
a[5] => Mux17.IN32
a[5] => Mux19.IN30
a[5] => Mux21.IN32
a[5] => Mux23.IN34
a[5] => Mux25.IN32
a[5] => Mux27.IN30
a[5] => Mux29.IN32
a[6] => ShiftLeft0.IN26
a[6] => ShiftRight0.IN26
a[6] => Mux0.IN30
a[6] => Mux2.IN30
a[6] => Mux4.IN30
a[6] => Mux6.IN30
a[6] => Mux8.IN30
a[6] => Mux10.IN30
a[6] => Mux12.IN30
a[6] => Mux14.IN30
a[6] => Mux16.IN30
a[6] => Mux18.IN30
a[6] => Mux20.IN30
a[6] => Mux22.IN30
a[6] => Mux24.IN30
a[6] => Mux26.IN30
a[6] => Mux28.IN30
a[6] => Mux30.IN30
a[6] => Mux31.IN11
a[6] => Mux1.IN29
a[6] => Mux3.IN31
a[6] => Mux5.IN29
a[6] => Mux7.IN35
a[6] => Mux9.IN29
a[6] => Mux11.IN31
a[6] => Mux13.IN29
a[6] => Mux15.IN27
a[6] => Mux17.IN29
a[6] => Mux19.IN31
a[6] => Mux21.IN29
a[6] => Mux23.IN35
a[6] => Mux25.IN29
a[6] => Mux27.IN31
a[6] => Mux29.IN29
a[7] => ShiftLeft0.IN25
a[7] => ShiftRight0.IN25
a[7] => Mux0.IN29
a[7] => Mux2.IN29
a[7] => Mux4.IN29
a[7] => Mux6.IN29
a[7] => Mux8.IN29
a[7] => Mux10.IN29
a[7] => Mux12.IN29
a[7] => Mux14.IN29
a[7] => Mux16.IN29
a[7] => Mux18.IN29
a[7] => Mux20.IN29
a[7] => Mux22.IN29
a[7] => Mux24.IN29
a[7] => Mux26.IN29
a[7] => Mux28.IN29
a[7] => Mux30.IN29
a[7] => Mux31.IN12
a[7] => Mux1.IN30
a[7] => Mux3.IN32
a[7] => Mux5.IN30
a[7] => Mux7.IN36
a[7] => Mux9.IN30
a[7] => Mux11.IN32
a[7] => Mux13.IN30
a[7] => Mux15.IN28
a[7] => Mux17.IN30
a[7] => Mux19.IN32
a[7] => Mux21.IN30
a[7] => Mux23.IN36
a[7] => Mux25.IN30
a[7] => Mux27.IN32
a[7] => Mux29.IN30
a[8] => ShiftLeft0.IN24
a[8] => ShiftRight0.IN24
a[8] => Mux0.IN28
a[8] => Mux2.IN28
a[8] => Mux4.IN28
a[8] => Mux6.IN28
a[8] => Mux8.IN28
a[8] => Mux10.IN28
a[8] => Mux12.IN28
a[8] => Mux14.IN28
a[8] => Mux16.IN28
a[8] => Mux18.IN28
a[8] => Mux20.IN28
a[8] => Mux22.IN28
a[8] => Mux24.IN28
a[8] => Mux26.IN28
a[8] => Mux28.IN28
a[8] => Mux30.IN28
a[8] => Mux31.IN13
a[8] => Mux1.IN27
a[8] => Mux3.IN25
a[8] => Mux5.IN27
a[8] => Mux7.IN21
a[8] => Mux9.IN27
a[8] => Mux11.IN25
a[8] => Mux13.IN27
a[8] => Mux15.IN29
a[8] => Mux17.IN27
a[8] => Mux19.IN25
a[8] => Mux21.IN27
a[8] => Mux23.IN21
a[8] => Mux25.IN27
a[8] => Mux27.IN25
a[8] => Mux29.IN27
a[9] => ShiftLeft0.IN23
a[9] => ShiftRight0.IN23
a[9] => Mux0.IN27
a[9] => Mux2.IN27
a[9] => Mux4.IN27
a[9] => Mux6.IN27
a[9] => Mux8.IN27
a[9] => Mux10.IN27
a[9] => Mux12.IN27
a[9] => Mux14.IN27
a[9] => Mux16.IN27
a[9] => Mux18.IN27
a[9] => Mux20.IN27
a[9] => Mux22.IN27
a[9] => Mux24.IN27
a[9] => Mux26.IN27
a[9] => Mux28.IN27
a[9] => Mux30.IN27
a[9] => Mux31.IN14
a[9] => Mux1.IN28
a[9] => Mux3.IN26
a[9] => Mux5.IN28
a[9] => Mux7.IN22
a[9] => Mux9.IN28
a[9] => Mux11.IN26
a[9] => Mux13.IN28
a[9] => Mux15.IN30
a[9] => Mux17.IN28
a[9] => Mux19.IN26
a[9] => Mux21.IN28
a[9] => Mux23.IN22
a[9] => Mux25.IN28
a[9] => Mux27.IN26
a[9] => Mux29.IN28
a[10] => ShiftLeft0.IN22
a[10] => ShiftRight0.IN22
a[10] => Mux0.IN26
a[10] => Mux2.IN26
a[10] => Mux4.IN26
a[10] => Mux6.IN26
a[10] => Mux8.IN26
a[10] => Mux10.IN26
a[10] => Mux12.IN26
a[10] => Mux14.IN26
a[10] => Mux16.IN26
a[10] => Mux18.IN26
a[10] => Mux20.IN26
a[10] => Mux22.IN26
a[10] => Mux24.IN26
a[10] => Mux26.IN26
a[10] => Mux28.IN26
a[10] => Mux30.IN26
a[10] => Mux31.IN15
a[10] => Mux1.IN25
a[10] => Mux3.IN27
a[10] => Mux5.IN25
a[10] => Mux7.IN23
a[10] => Mux9.IN25
a[10] => Mux11.IN27
a[10] => Mux13.IN25
a[10] => Mux15.IN31
a[10] => Mux17.IN25
a[10] => Mux19.IN27
a[10] => Mux21.IN25
a[10] => Mux23.IN23
a[10] => Mux25.IN25
a[10] => Mux27.IN27
a[10] => Mux29.IN25
a[11] => ShiftLeft0.IN21
a[11] => ShiftRight0.IN21
a[11] => Mux0.IN25
a[11] => Mux2.IN25
a[11] => Mux4.IN25
a[11] => Mux6.IN25
a[11] => Mux8.IN25
a[11] => Mux10.IN25
a[11] => Mux12.IN25
a[11] => Mux14.IN25
a[11] => Mux16.IN25
a[11] => Mux18.IN25
a[11] => Mux20.IN25
a[11] => Mux22.IN25
a[11] => Mux24.IN25
a[11] => Mux26.IN25
a[11] => Mux28.IN25
a[11] => Mux30.IN25
a[11] => Mux31.IN16
a[11] => Mux1.IN26
a[11] => Mux3.IN28
a[11] => Mux5.IN26
a[11] => Mux7.IN24
a[11] => Mux9.IN26
a[11] => Mux11.IN28
a[11] => Mux13.IN26
a[11] => Mux15.IN32
a[11] => Mux17.IN26
a[11] => Mux19.IN28
a[11] => Mux21.IN26
a[11] => Mux23.IN24
a[11] => Mux25.IN26
a[11] => Mux27.IN28
a[11] => Mux29.IN26
a[12] => ShiftLeft0.IN20
a[12] => ShiftRight0.IN20
a[12] => Mux0.IN24
a[12] => Mux2.IN24
a[12] => Mux4.IN24
a[12] => Mux6.IN24
a[12] => Mux8.IN24
a[12] => Mux10.IN24
a[12] => Mux12.IN24
a[12] => Mux14.IN24
a[12] => Mux16.IN24
a[12] => Mux18.IN24
a[12] => Mux20.IN24
a[12] => Mux22.IN24
a[12] => Mux24.IN24
a[12] => Mux26.IN24
a[12] => Mux28.IN24
a[12] => Mux30.IN24
a[12] => Mux31.IN17
a[12] => Mux1.IN23
a[12] => Mux3.IN21
a[12] => Mux5.IN23
a[12] => Mux7.IN25
a[12] => Mux9.IN23
a[12] => Mux11.IN21
a[12] => Mux13.IN23
a[12] => Mux15.IN33
a[12] => Mux17.IN23
a[12] => Mux19.IN21
a[12] => Mux21.IN23
a[12] => Mux23.IN25
a[12] => Mux25.IN23
a[12] => Mux27.IN21
a[12] => Mux29.IN23
a[13] => ShiftLeft0.IN19
a[13] => ShiftRight0.IN19
a[13] => Mux0.IN23
a[13] => Mux2.IN23
a[13] => Mux4.IN23
a[13] => Mux6.IN23
a[13] => Mux8.IN23
a[13] => Mux10.IN23
a[13] => Mux12.IN23
a[13] => Mux14.IN23
a[13] => Mux16.IN23
a[13] => Mux18.IN23
a[13] => Mux20.IN23
a[13] => Mux22.IN23
a[13] => Mux24.IN23
a[13] => Mux26.IN23
a[13] => Mux28.IN23
a[13] => Mux30.IN23
a[13] => Mux31.IN18
a[13] => Mux1.IN24
a[13] => Mux3.IN22
a[13] => Mux5.IN24
a[13] => Mux7.IN26
a[13] => Mux9.IN24
a[13] => Mux11.IN22
a[13] => Mux13.IN24
a[13] => Mux15.IN34
a[13] => Mux17.IN24
a[13] => Mux19.IN22
a[13] => Mux21.IN24
a[13] => Mux23.IN26
a[13] => Mux25.IN24
a[13] => Mux27.IN22
a[13] => Mux29.IN24
a[14] => ShiftLeft0.IN18
a[14] => ShiftRight0.IN18
a[14] => Mux0.IN22
a[14] => Mux2.IN22
a[14] => Mux4.IN22
a[14] => Mux6.IN22
a[14] => Mux8.IN22
a[14] => Mux10.IN22
a[14] => Mux12.IN22
a[14] => Mux14.IN22
a[14] => Mux16.IN22
a[14] => Mux18.IN22
a[14] => Mux20.IN22
a[14] => Mux22.IN22
a[14] => Mux24.IN22
a[14] => Mux26.IN22
a[14] => Mux28.IN22
a[14] => Mux30.IN22
a[14] => Mux31.IN19
a[14] => Mux1.IN21
a[14] => Mux3.IN23
a[14] => Mux5.IN21
a[14] => Mux7.IN27
a[14] => Mux9.IN21
a[14] => Mux11.IN23
a[14] => Mux13.IN21
a[14] => Mux15.IN35
a[14] => Mux17.IN21
a[14] => Mux19.IN23
a[14] => Mux21.IN21
a[14] => Mux23.IN27
a[14] => Mux25.IN21
a[14] => Mux27.IN23
a[14] => Mux29.IN21
a[15] => ShiftLeft0.IN17
a[15] => ShiftRight0.IN17
a[15] => Mux0.IN21
a[15] => Mux2.IN21
a[15] => Mux4.IN21
a[15] => Mux6.IN21
a[15] => Mux8.IN21
a[15] => Mux10.IN21
a[15] => Mux12.IN21
a[15] => Mux14.IN21
a[15] => Mux16.IN21
a[15] => Mux18.IN21
a[15] => Mux20.IN21
a[15] => Mux22.IN21
a[15] => Mux24.IN21
a[15] => Mux26.IN21
a[15] => Mux28.IN21
a[15] => Mux30.IN21
a[15] => Mux31.IN20
a[15] => Mux1.IN22
a[15] => Mux3.IN24
a[15] => Mux5.IN22
a[15] => Mux7.IN28
a[15] => Mux9.IN22
a[15] => Mux11.IN24
a[15] => Mux13.IN22
a[15] => Mux15.IN36
a[15] => Mux17.IN22
a[15] => Mux19.IN24
a[15] => Mux21.IN22
a[15] => Mux23.IN28
a[15] => Mux25.IN22
a[15] => Mux27.IN24
a[15] => Mux29.IN22
a[16] => ShiftLeft0.IN16
a[16] => ShiftRight0.IN16
a[16] => Mux0.IN20
a[16] => Mux2.IN20
a[16] => Mux4.IN20
a[16] => Mux6.IN20
a[16] => Mux8.IN20
a[16] => Mux10.IN20
a[16] => Mux12.IN20
a[16] => Mux14.IN20
a[16] => Mux16.IN20
a[16] => Mux18.IN20
a[16] => Mux20.IN20
a[16] => Mux22.IN20
a[16] => Mux24.IN20
a[16] => Mux26.IN20
a[16] => Mux28.IN20
a[16] => Mux30.IN20
a[16] => Mux31.IN21
a[16] => Mux1.IN19
a[16] => Mux3.IN17
a[16] => Mux5.IN19
a[16] => Mux7.IN13
a[16] => Mux9.IN19
a[16] => Mux11.IN17
a[16] => Mux13.IN19
a[16] => Mux15.IN5
a[16] => Mux17.IN19
a[16] => Mux19.IN17
a[16] => Mux21.IN19
a[16] => Mux23.IN13
a[16] => Mux25.IN19
a[16] => Mux27.IN17
a[16] => Mux29.IN19
a[17] => ShiftLeft0.IN15
a[17] => ShiftRight0.IN15
a[17] => Mux0.IN19
a[17] => Mux2.IN19
a[17] => Mux4.IN19
a[17] => Mux6.IN19
a[17] => Mux8.IN19
a[17] => Mux10.IN19
a[17] => Mux12.IN19
a[17] => Mux14.IN19
a[17] => Mux16.IN19
a[17] => Mux18.IN19
a[17] => Mux20.IN19
a[17] => Mux22.IN19
a[17] => Mux24.IN19
a[17] => Mux26.IN19
a[17] => Mux28.IN19
a[17] => Mux30.IN19
a[17] => Mux31.IN22
a[17] => Mux1.IN20
a[17] => Mux3.IN18
a[17] => Mux5.IN20
a[17] => Mux7.IN14
a[17] => Mux9.IN20
a[17] => Mux11.IN18
a[17] => Mux13.IN20
a[17] => Mux15.IN6
a[17] => Mux17.IN20
a[17] => Mux19.IN18
a[17] => Mux21.IN20
a[17] => Mux23.IN14
a[17] => Mux25.IN20
a[17] => Mux27.IN18
a[17] => Mux29.IN20
a[18] => ShiftLeft0.IN14
a[18] => ShiftRight0.IN14
a[18] => Mux0.IN18
a[18] => Mux2.IN18
a[18] => Mux4.IN18
a[18] => Mux6.IN18
a[18] => Mux8.IN18
a[18] => Mux10.IN18
a[18] => Mux12.IN18
a[18] => Mux14.IN18
a[18] => Mux16.IN18
a[18] => Mux18.IN18
a[18] => Mux20.IN18
a[18] => Mux22.IN18
a[18] => Mux24.IN18
a[18] => Mux26.IN18
a[18] => Mux28.IN18
a[18] => Mux30.IN18
a[18] => Mux31.IN23
a[18] => Mux1.IN17
a[18] => Mux3.IN19
a[18] => Mux5.IN17
a[18] => Mux7.IN15
a[18] => Mux9.IN17
a[18] => Mux11.IN19
a[18] => Mux13.IN17
a[18] => Mux15.IN7
a[18] => Mux17.IN17
a[18] => Mux19.IN19
a[18] => Mux21.IN17
a[18] => Mux23.IN15
a[18] => Mux25.IN17
a[18] => Mux27.IN19
a[18] => Mux29.IN17
a[19] => ShiftLeft0.IN13
a[19] => ShiftRight0.IN13
a[19] => Mux0.IN17
a[19] => Mux2.IN17
a[19] => Mux4.IN17
a[19] => Mux6.IN17
a[19] => Mux8.IN17
a[19] => Mux10.IN17
a[19] => Mux12.IN17
a[19] => Mux14.IN17
a[19] => Mux16.IN17
a[19] => Mux18.IN17
a[19] => Mux20.IN17
a[19] => Mux22.IN17
a[19] => Mux24.IN17
a[19] => Mux26.IN17
a[19] => Mux28.IN17
a[19] => Mux30.IN17
a[19] => Mux31.IN24
a[19] => Mux1.IN18
a[19] => Mux3.IN20
a[19] => Mux5.IN18
a[19] => Mux7.IN16
a[19] => Mux9.IN18
a[19] => Mux11.IN20
a[19] => Mux13.IN18
a[19] => Mux15.IN8
a[19] => Mux17.IN18
a[19] => Mux19.IN20
a[19] => Mux21.IN18
a[19] => Mux23.IN16
a[19] => Mux25.IN18
a[19] => Mux27.IN20
a[19] => Mux29.IN18
a[20] => ShiftLeft0.IN12
a[20] => ShiftRight0.IN12
a[20] => Mux0.IN16
a[20] => Mux2.IN16
a[20] => Mux4.IN16
a[20] => Mux6.IN16
a[20] => Mux8.IN16
a[20] => Mux10.IN16
a[20] => Mux12.IN16
a[20] => Mux14.IN16
a[20] => Mux16.IN16
a[20] => Mux18.IN16
a[20] => Mux20.IN16
a[20] => Mux22.IN16
a[20] => Mux24.IN16
a[20] => Mux26.IN16
a[20] => Mux28.IN16
a[20] => Mux30.IN16
a[20] => Mux31.IN25
a[20] => Mux1.IN15
a[20] => Mux3.IN13
a[20] => Mux5.IN15
a[20] => Mux7.IN17
a[20] => Mux9.IN15
a[20] => Mux11.IN13
a[20] => Mux13.IN15
a[20] => Mux15.IN9
a[20] => Mux17.IN15
a[20] => Mux19.IN13
a[20] => Mux21.IN15
a[20] => Mux23.IN17
a[20] => Mux25.IN15
a[20] => Mux27.IN13
a[20] => Mux29.IN15
a[21] => ShiftLeft0.IN11
a[21] => ShiftRight0.IN11
a[21] => Mux0.IN15
a[21] => Mux2.IN15
a[21] => Mux4.IN15
a[21] => Mux6.IN15
a[21] => Mux8.IN15
a[21] => Mux10.IN15
a[21] => Mux12.IN15
a[21] => Mux14.IN15
a[21] => Mux16.IN15
a[21] => Mux18.IN15
a[21] => Mux20.IN15
a[21] => Mux22.IN15
a[21] => Mux24.IN15
a[21] => Mux26.IN15
a[21] => Mux28.IN15
a[21] => Mux30.IN15
a[21] => Mux31.IN26
a[21] => Mux1.IN16
a[21] => Mux3.IN14
a[21] => Mux5.IN16
a[21] => Mux7.IN18
a[21] => Mux9.IN16
a[21] => Mux11.IN14
a[21] => Mux13.IN16
a[21] => Mux15.IN10
a[21] => Mux17.IN16
a[21] => Mux19.IN14
a[21] => Mux21.IN16
a[21] => Mux23.IN18
a[21] => Mux25.IN16
a[21] => Mux27.IN14
a[21] => Mux29.IN16
a[22] => ShiftLeft0.IN10
a[22] => ShiftRight0.IN10
a[22] => Mux0.IN14
a[22] => Mux2.IN14
a[22] => Mux4.IN14
a[22] => Mux6.IN14
a[22] => Mux8.IN14
a[22] => Mux10.IN14
a[22] => Mux12.IN14
a[22] => Mux14.IN14
a[22] => Mux16.IN14
a[22] => Mux18.IN14
a[22] => Mux20.IN14
a[22] => Mux22.IN14
a[22] => Mux24.IN14
a[22] => Mux26.IN14
a[22] => Mux28.IN14
a[22] => Mux30.IN14
a[22] => Mux31.IN27
a[22] => Mux1.IN13
a[22] => Mux3.IN15
a[22] => Mux5.IN13
a[22] => Mux7.IN19
a[22] => Mux9.IN13
a[22] => Mux11.IN15
a[22] => Mux13.IN13
a[22] => Mux15.IN11
a[22] => Mux17.IN13
a[22] => Mux19.IN15
a[22] => Mux21.IN13
a[22] => Mux23.IN19
a[22] => Mux25.IN13
a[22] => Mux27.IN15
a[22] => Mux29.IN13
a[23] => ShiftLeft0.IN9
a[23] => ShiftRight0.IN9
a[23] => Mux0.IN13
a[23] => Mux2.IN13
a[23] => Mux4.IN13
a[23] => Mux6.IN13
a[23] => Mux8.IN13
a[23] => Mux10.IN13
a[23] => Mux12.IN13
a[23] => Mux14.IN13
a[23] => Mux16.IN13
a[23] => Mux18.IN13
a[23] => Mux20.IN13
a[23] => Mux22.IN13
a[23] => Mux24.IN13
a[23] => Mux26.IN13
a[23] => Mux28.IN13
a[23] => Mux30.IN13
a[23] => Mux31.IN28
a[23] => Mux1.IN14
a[23] => Mux3.IN16
a[23] => Mux5.IN14
a[23] => Mux7.IN20
a[23] => Mux9.IN14
a[23] => Mux11.IN16
a[23] => Mux13.IN14
a[23] => Mux15.IN12
a[23] => Mux17.IN14
a[23] => Mux19.IN16
a[23] => Mux21.IN14
a[23] => Mux23.IN20
a[23] => Mux25.IN14
a[23] => Mux27.IN16
a[23] => Mux29.IN14
a[24] => ShiftLeft0.IN8
a[24] => ShiftRight0.IN8
a[24] => Mux0.IN12
a[24] => Mux2.IN12
a[24] => Mux4.IN12
a[24] => Mux6.IN12
a[24] => Mux8.IN12
a[24] => Mux10.IN12
a[24] => Mux12.IN12
a[24] => Mux14.IN12
a[24] => Mux16.IN12
a[24] => Mux18.IN12
a[24] => Mux20.IN12
a[24] => Mux22.IN12
a[24] => Mux24.IN12
a[24] => Mux26.IN12
a[24] => Mux28.IN12
a[24] => Mux30.IN12
a[24] => Mux31.IN29
a[24] => Mux1.IN11
a[24] => Mux3.IN9
a[24] => Mux5.IN11
a[24] => Mux7.IN5
a[24] => Mux9.IN11
a[24] => Mux11.IN9
a[24] => Mux13.IN11
a[24] => Mux15.IN13
a[24] => Mux17.IN11
a[24] => Mux19.IN9
a[24] => Mux21.IN11
a[24] => Mux23.IN5
a[24] => Mux25.IN11
a[24] => Mux27.IN9
a[24] => Mux29.IN11
a[25] => ShiftLeft0.IN7
a[25] => ShiftRight0.IN7
a[25] => Mux0.IN11
a[25] => Mux2.IN11
a[25] => Mux4.IN11
a[25] => Mux6.IN11
a[25] => Mux8.IN11
a[25] => Mux10.IN11
a[25] => Mux12.IN11
a[25] => Mux14.IN11
a[25] => Mux16.IN11
a[25] => Mux18.IN11
a[25] => Mux20.IN11
a[25] => Mux22.IN11
a[25] => Mux24.IN11
a[25] => Mux26.IN11
a[25] => Mux28.IN11
a[25] => Mux30.IN11
a[25] => Mux31.IN30
a[25] => Mux1.IN12
a[25] => Mux3.IN10
a[25] => Mux5.IN12
a[25] => Mux7.IN6
a[25] => Mux9.IN12
a[25] => Mux11.IN10
a[25] => Mux13.IN12
a[25] => Mux15.IN14
a[25] => Mux17.IN12
a[25] => Mux19.IN10
a[25] => Mux21.IN12
a[25] => Mux23.IN6
a[25] => Mux25.IN12
a[25] => Mux27.IN10
a[25] => Mux29.IN12
a[26] => ShiftLeft0.IN6
a[26] => ShiftRight0.IN6
a[26] => Mux0.IN10
a[26] => Mux2.IN10
a[26] => Mux4.IN10
a[26] => Mux6.IN10
a[26] => Mux8.IN10
a[26] => Mux10.IN10
a[26] => Mux12.IN10
a[26] => Mux14.IN10
a[26] => Mux16.IN10
a[26] => Mux18.IN10
a[26] => Mux20.IN10
a[26] => Mux22.IN10
a[26] => Mux24.IN10
a[26] => Mux26.IN10
a[26] => Mux28.IN10
a[26] => Mux30.IN10
a[26] => Mux31.IN31
a[26] => Mux1.IN9
a[26] => Mux3.IN11
a[26] => Mux5.IN9
a[26] => Mux7.IN7
a[26] => Mux9.IN9
a[26] => Mux11.IN11
a[26] => Mux13.IN9
a[26] => Mux15.IN15
a[26] => Mux17.IN9
a[26] => Mux19.IN11
a[26] => Mux21.IN9
a[26] => Mux23.IN7
a[26] => Mux25.IN9
a[26] => Mux27.IN11
a[26] => Mux29.IN9
a[27] => ShiftLeft0.IN5
a[27] => ShiftRight0.IN5
a[27] => Mux0.IN9
a[27] => Mux2.IN9
a[27] => Mux4.IN9
a[27] => Mux6.IN9
a[27] => Mux8.IN9
a[27] => Mux10.IN9
a[27] => Mux12.IN9
a[27] => Mux14.IN9
a[27] => Mux16.IN9
a[27] => Mux18.IN9
a[27] => Mux20.IN9
a[27] => Mux22.IN9
a[27] => Mux24.IN9
a[27] => Mux26.IN9
a[27] => Mux28.IN9
a[27] => Mux30.IN9
a[27] => Mux31.IN32
a[27] => Mux1.IN10
a[27] => Mux3.IN12
a[27] => Mux5.IN10
a[27] => Mux7.IN8
a[27] => Mux9.IN10
a[27] => Mux11.IN12
a[27] => Mux13.IN10
a[27] => Mux15.IN16
a[27] => Mux17.IN10
a[27] => Mux19.IN12
a[27] => Mux21.IN10
a[27] => Mux23.IN8
a[27] => Mux25.IN10
a[27] => Mux27.IN12
a[27] => Mux29.IN10
a[28] => ShiftLeft0.IN4
a[28] => ShiftRight0.IN4
a[28] => Mux0.IN8
a[28] => Mux2.IN8
a[28] => Mux4.IN8
a[28] => Mux6.IN8
a[28] => Mux8.IN8
a[28] => Mux10.IN8
a[28] => Mux12.IN8
a[28] => Mux14.IN8
a[28] => Mux16.IN8
a[28] => Mux18.IN8
a[28] => Mux20.IN8
a[28] => Mux22.IN8
a[28] => Mux24.IN8
a[28] => Mux26.IN8
a[28] => Mux28.IN8
a[28] => Mux30.IN8
a[28] => Mux31.IN33
a[28] => Mux1.IN7
a[28] => Mux3.IN5
a[28] => Mux5.IN7
a[28] => Mux7.IN9
a[28] => Mux9.IN7
a[28] => Mux11.IN5
a[28] => Mux13.IN7
a[28] => Mux15.IN17
a[28] => Mux17.IN7
a[28] => Mux19.IN5
a[28] => Mux21.IN7
a[28] => Mux23.IN9
a[28] => Mux25.IN7
a[28] => Mux27.IN5
a[28] => Mux29.IN7
a[29] => ShiftLeft0.IN3
a[29] => ShiftRight0.IN3
a[29] => Mux0.IN7
a[29] => Mux2.IN7
a[29] => Mux4.IN7
a[29] => Mux6.IN7
a[29] => Mux8.IN7
a[29] => Mux10.IN7
a[29] => Mux12.IN7
a[29] => Mux14.IN7
a[29] => Mux16.IN7
a[29] => Mux18.IN7
a[29] => Mux20.IN7
a[29] => Mux22.IN7
a[29] => Mux24.IN7
a[29] => Mux26.IN7
a[29] => Mux28.IN7
a[29] => Mux30.IN7
a[29] => Mux31.IN34
a[29] => Mux1.IN8
a[29] => Mux3.IN6
a[29] => Mux5.IN8
a[29] => Mux7.IN10
a[29] => Mux9.IN8
a[29] => Mux11.IN6
a[29] => Mux13.IN8
a[29] => Mux15.IN18
a[29] => Mux17.IN8
a[29] => Mux19.IN6
a[29] => Mux21.IN8
a[29] => Mux23.IN10
a[29] => Mux25.IN8
a[29] => Mux27.IN6
a[29] => Mux29.IN8
a[30] => ShiftLeft0.IN2
a[30] => ShiftRight0.IN2
a[30] => Mux0.IN6
a[30] => Mux2.IN6
a[30] => Mux4.IN6
a[30] => Mux6.IN6
a[30] => Mux8.IN6
a[30] => Mux10.IN6
a[30] => Mux12.IN6
a[30] => Mux14.IN6
a[30] => Mux16.IN6
a[30] => Mux18.IN6
a[30] => Mux20.IN6
a[30] => Mux22.IN6
a[30] => Mux24.IN6
a[30] => Mux26.IN6
a[30] => Mux28.IN6
a[30] => Mux30.IN6
a[30] => Mux31.IN35
a[30] => Mux1.IN5
a[30] => Mux3.IN7
a[30] => Mux5.IN5
a[30] => Mux7.IN11
a[30] => Mux9.IN5
a[30] => Mux11.IN7
a[30] => Mux13.IN5
a[30] => Mux15.IN19
a[30] => Mux17.IN5
a[30] => Mux19.IN7
a[30] => Mux21.IN5
a[30] => Mux23.IN11
a[30] => Mux25.IN5
a[30] => Mux27.IN7
a[30] => Mux29.IN5
a[31] => ShiftLeft0.IN1
a[31] => ShiftRight0.IN1
a[31] => Mux0.IN5
a[31] => Mux2.IN5
a[31] => Mux4.IN5
a[31] => Mux6.IN5
a[31] => Mux8.IN5
a[31] => Mux10.IN5
a[31] => Mux12.IN5
a[31] => Mux14.IN5
a[31] => Mux16.IN5
a[31] => Mux18.IN5
a[31] => Mux20.IN5
a[31] => Mux22.IN5
a[31] => Mux24.IN5
a[31] => Mux26.IN5
a[31] => Mux28.IN5
a[31] => Mux30.IN5
a[31] => Mux31.IN36
a[31] => Mux1.IN6
a[31] => Mux3.IN8
a[31] => Mux5.IN6
a[31] => Mux7.IN12
a[31] => Mux9.IN6
a[31] => Mux11.IN8
a[31] => Mux13.IN6
a[31] => Mux15.IN20
a[31] => Mux17.IN6
a[31] => Mux19.IN8
a[31] => Mux21.IN6
a[31] => Mux23.IN12
a[31] => Mux25.IN6
a[31] => Mux27.IN8
a[31] => Mux29.IN6
N[0] => ShiftLeft0.IN37
N[0] => ShiftRight0.IN37
N[0] => LessThan0.IN10
N[0] => LessThan1.IN10
N[0] => LessThan2.IN10
N[0] => LessThan3.IN10
N[0] => LessThan4.IN10
N[0] => LessThan5.IN10
N[0] => LessThan6.IN10
N[0] => LessThan7.IN10
N[0] => LessThan8.IN10
N[0] => LessThan9.IN10
N[0] => LessThan10.IN10
N[0] => LessThan11.IN10
N[0] => LessThan12.IN10
N[0] => LessThan13.IN10
N[0] => LessThan14.IN10
N[0] => LessThan15.IN10
N[0] => LessThan16.IN10
N[0] => LessThan17.IN10
N[0] => LessThan18.IN10
N[0] => LessThan19.IN10
N[0] => LessThan20.IN10
N[0] => LessThan21.IN10
N[0] => LessThan22.IN10
N[0] => LessThan23.IN10
N[0] => LessThan24.IN10
N[0] => LessThan25.IN10
N[0] => LessThan26.IN10
N[0] => LessThan27.IN10
N[0] => LessThan28.IN10
N[0] => LessThan29.IN10
N[0] => LessThan30.IN10
N[0] => LessThan31.IN10
N[0] => Mux31.IN4
N[0] => Mux29.IN4
N[0] => Mux27.IN4
N[0] => Mux25.IN4
N[0] => Mux23.IN4
N[0] => Mux21.IN4
N[0] => Mux19.IN4
N[0] => Mux17.IN4
N[0] => Mux15.IN4
N[0] => Mux13.IN4
N[0] => Mux11.IN4
N[0] => Mux9.IN4
N[0] => Mux7.IN4
N[0] => Mux5.IN4
N[0] => Mux3.IN4
N[0] => Mux1.IN4
N[0] => Add0.IN5
N[0] => Add2.IN5
N[0] => Add4.IN5
N[0] => Add6.IN5
N[0] => Add8.IN5
N[0] => Add10.IN5
N[0] => Add12.IN5
N[0] => Add14.IN5
N[0] => Add16.IN5
N[0] => Add18.IN5
N[0] => Add20.IN5
N[0] => Add22.IN5
N[0] => Add24.IN5
N[0] => Add26.IN5
N[0] => Add28.IN5
N[0] => Add30.IN5
N[1] => ShiftLeft0.IN36
N[1] => ShiftRight0.IN36
N[1] => LessThan0.IN9
N[1] => LessThan1.IN9
N[1] => LessThan2.IN9
N[1] => LessThan3.IN9
N[1] => LessThan4.IN9
N[1] => LessThan5.IN9
N[1] => LessThan6.IN9
N[1] => LessThan7.IN9
N[1] => LessThan8.IN9
N[1] => LessThan9.IN9
N[1] => LessThan10.IN9
N[1] => LessThan11.IN9
N[1] => LessThan12.IN9
N[1] => LessThan13.IN9
N[1] => LessThan14.IN9
N[1] => LessThan15.IN9
N[1] => LessThan16.IN9
N[1] => LessThan17.IN9
N[1] => LessThan18.IN9
N[1] => LessThan19.IN9
N[1] => LessThan20.IN9
N[1] => LessThan21.IN9
N[1] => LessThan22.IN9
N[1] => LessThan23.IN9
N[1] => LessThan24.IN9
N[1] => LessThan25.IN9
N[1] => LessThan26.IN9
N[1] => LessThan27.IN9
N[1] => LessThan28.IN9
N[1] => LessThan29.IN9
N[1] => LessThan30.IN9
N[1] => LessThan31.IN9
N[1] => Mux31.IN3
N[1] => Mux27.IN3
N[1] => Mux23.IN3
N[1] => Mux19.IN3
N[1] => Mux15.IN3
N[1] => Mux11.IN3
N[1] => Mux7.IN3
N[1] => Mux3.IN3
N[1] => Add0.IN4
N[1] => Add1.IN4
N[1] => Add2.IN1
N[1] => Add4.IN4
N[1] => Add5.IN4
N[1] => Add6.IN2
N[1] => Add8.IN4
N[1] => Add9.IN4
N[1] => Add10.IN2
N[1] => Add12.IN4
N[1] => Add13.IN4
N[1] => Add14.IN3
N[1] => Add16.IN4
N[1] => Add17.IN4
N[1] => Add18.IN2
N[1] => Add20.IN4
N[1] => Add21.IN4
N[1] => Add22.IN3
N[1] => Add24.IN4
N[1] => Add25.IN4
N[1] => Add26.IN3
N[1] => Add28.IN4
N[1] => Add29.IN4
N[1] => Add30.IN4
N[2] => ShiftLeft0.IN35
N[2] => ShiftRight0.IN35
N[2] => LessThan0.IN8
N[2] => LessThan1.IN8
N[2] => LessThan2.IN8
N[2] => LessThan3.IN8
N[2] => LessThan4.IN8
N[2] => LessThan5.IN8
N[2] => LessThan6.IN8
N[2] => LessThan7.IN8
N[2] => LessThan8.IN8
N[2] => LessThan9.IN8
N[2] => LessThan10.IN8
N[2] => LessThan11.IN8
N[2] => LessThan12.IN8
N[2] => LessThan13.IN8
N[2] => LessThan14.IN8
N[2] => LessThan15.IN8
N[2] => LessThan16.IN8
N[2] => LessThan17.IN8
N[2] => LessThan18.IN8
N[2] => LessThan19.IN8
N[2] => LessThan20.IN8
N[2] => LessThan21.IN8
N[2] => LessThan22.IN8
N[2] => LessThan23.IN8
N[2] => LessThan24.IN8
N[2] => LessThan25.IN8
N[2] => LessThan26.IN8
N[2] => LessThan27.IN8
N[2] => LessThan28.IN8
N[2] => LessThan29.IN8
N[2] => LessThan30.IN8
N[2] => LessThan31.IN8
N[2] => Mux31.IN2
N[2] => Mux23.IN2
N[2] => Mux15.IN2
N[2] => Mux7.IN2
N[2] => Add0.IN3
N[2] => Add1.IN3
N[2] => Add2.IN4
N[2] => Add3.IN3
N[2] => Add4.IN1
N[2] => Add5.IN1
N[2] => Add6.IN1
N[2] => Add8.IN3
N[2] => Add9.IN3
N[2] => Add10.IN4
N[2] => Add11.IN3
N[2] => Add12.IN2
N[2] => Add13.IN2
N[2] => Add14.IN2
N[2] => Add16.IN3
N[2] => Add17.IN3
N[2] => Add18.IN4
N[2] => Add19.IN3
N[2] => Add20.IN2
N[2] => Add21.IN2
N[2] => Add22.IN2
N[2] => Add24.IN3
N[2] => Add25.IN3
N[2] => Add26.IN4
N[2] => Add27.IN3
N[2] => Add28.IN3
N[2] => Add29.IN3
N[2] => Add30.IN3
N[3] => ShiftLeft0.IN34
N[3] => ShiftRight0.IN34
N[3] => LessThan0.IN7
N[3] => LessThan1.IN7
N[3] => LessThan2.IN7
N[3] => LessThan3.IN7
N[3] => LessThan4.IN7
N[3] => LessThan5.IN7
N[3] => LessThan6.IN7
N[3] => LessThan7.IN7
N[3] => LessThan8.IN7
N[3] => LessThan9.IN7
N[3] => LessThan10.IN7
N[3] => LessThan11.IN7
N[3] => LessThan12.IN7
N[3] => LessThan13.IN7
N[3] => LessThan14.IN7
N[3] => LessThan15.IN7
N[3] => LessThan16.IN7
N[3] => LessThan17.IN7
N[3] => LessThan18.IN7
N[3] => LessThan19.IN7
N[3] => LessThan20.IN7
N[3] => LessThan21.IN7
N[3] => LessThan22.IN7
N[3] => LessThan23.IN7
N[3] => LessThan24.IN7
N[3] => LessThan25.IN7
N[3] => LessThan26.IN7
N[3] => LessThan27.IN7
N[3] => LessThan28.IN7
N[3] => LessThan29.IN7
N[3] => LessThan30.IN7
N[3] => LessThan31.IN7
N[3] => Mux31.IN1
N[3] => Mux15.IN1
N[3] => Add0.IN2
N[3] => Add1.IN2
N[3] => Add2.IN3
N[3] => Add3.IN2
N[3] => Add4.IN3
N[3] => Add5.IN3
N[3] => Add6.IN4
N[3] => Add7.IN2
N[3] => Add8.IN1
N[3] => Add9.IN1
N[3] => Add10.IN1
N[3] => Add11.IN1
N[3] => Add12.IN1
N[3] => Add13.IN1
N[3] => Add14.IN1
N[3] => Add16.IN2
N[3] => Add17.IN2
N[3] => Add18.IN3
N[3] => Add19.IN2
N[3] => Add20.IN3
N[3] => Add21.IN3
N[3] => Add22.IN4
N[3] => Add23.IN2
N[3] => Add24.IN2
N[3] => Add25.IN2
N[3] => Add26.IN2
N[3] => Add27.IN2
N[3] => Add28.IN2
N[3] => Add29.IN2
N[3] => Add30.IN2
N[4] => ShiftLeft0.IN33
N[4] => ShiftRight0.IN33
N[4] => LessThan0.IN6
N[4] => LessThan1.IN6
N[4] => LessThan2.IN6
N[4] => LessThan3.IN6
N[4] => LessThan4.IN6
N[4] => LessThan5.IN6
N[4] => LessThan6.IN6
N[4] => LessThan7.IN6
N[4] => LessThan8.IN6
N[4] => LessThan9.IN6
N[4] => LessThan10.IN6
N[4] => LessThan11.IN6
N[4] => LessThan12.IN6
N[4] => LessThan13.IN6
N[4] => LessThan14.IN6
N[4] => LessThan15.IN6
N[4] => LessThan16.IN6
N[4] => LessThan17.IN6
N[4] => LessThan18.IN6
N[4] => LessThan19.IN6
N[4] => LessThan20.IN6
N[4] => LessThan21.IN6
N[4] => LessThan22.IN6
N[4] => LessThan23.IN6
N[4] => LessThan24.IN6
N[4] => LessThan25.IN6
N[4] => LessThan26.IN6
N[4] => LessThan27.IN6
N[4] => LessThan28.IN6
N[4] => LessThan29.IN6
N[4] => LessThan30.IN6
N[4] => LessThan31.IN6
N[4] => Mux31.IN0
N[4] => Add0.IN1
N[4] => Add1.IN1
N[4] => Add2.IN2
N[4] => Add3.IN1
N[4] => Add4.IN2
N[4] => Add5.IN2
N[4] => Add6.IN3
N[4] => Add7.IN1
N[4] => Add8.IN2
N[4] => Add9.IN2
N[4] => Add10.IN3
N[4] => Add11.IN2
N[4] => Add12.IN3
N[4] => Add13.IN3
N[4] => Add14.IN4
N[4] => Add15.IN1
N[4] => Add16.IN1
N[4] => Add17.IN1
N[4] => Add18.IN1
N[4] => Add19.IN1
N[4] => Add20.IN1
N[4] => Add21.IN1
N[4] => Add22.IN1
N[4] => Add23.IN1
N[4] => Add24.IN1
N[4] => Add25.IN1
N[4] => Add26.IN1
N[4] => Add27.IN1
N[4] => Add28.IN1
N[4] => Add29.IN1
N[4] => Add30.IN1
R[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
R[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
R[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
R[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
R[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
R[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
R[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
R[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
R[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
R[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
R[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
R[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
R[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
R[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
R[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
R[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
R[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
R[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
R[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
R[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
R[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
R[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
R[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|CPU:cpu|Delay:PC_D
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|CPU:cpu|Delay:GP_D
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|CPU:cpu|IEU:ext2
U => bit_to_repeat.OUTPUTSELECT
immediateIN[0] => immediateOUT[0].DATAIN
immediateIN[1] => immediateOUT[1].DATAIN
immediateIN[2] => immediateOUT[2].DATAIN
immediateIN[3] => immediateOUT[3].DATAIN
immediateIN[4] => immediateOUT[4].DATAIN
immediateIN[5] => immediateOUT[5].DATAIN
immediateIN[6] => immediateOUT[6].DATAIN
immediateIN[7] => immediateOUT[7].DATAIN
immediateIN[8] => immediateOUT[8].DATAIN
immediateIN[9] => immediateOUT[9].DATAIN
immediateIN[10] => immediateOUT[10].DATAIN
immediateIN[11] => immediateOUT[11].DATAIN
immediateIN[12] => immediateOUT[12].DATAIN
immediateIN[13] => immediateOUT[13].DATAIN
immediateIN[14] => immediateOUT[14].DATAIN
immediateIN[15] => bit_to_repeat.DATAB
immediateIN[15] => immediateOUT[15].DATAIN
immediateOUT[0] <= immediateIN[0].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[1] <= immediateIN[1].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[2] <= immediateIN[2].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[3] <= immediateIN[3].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[4] <= immediateIN[4].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[5] <= immediateIN[5].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[6] <= immediateIN[6].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[7] <= immediateIN[7].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[8] <= immediateIN[8].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[9] <= immediateIN[9].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[10] <= immediateIN[10].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[11] <= immediateIN[11].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[12] <= immediateIN[12].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[13] <= immediateIN[13].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[14] <= immediateIN[14].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[15] <= immediateIN[15].DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[16] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[17] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[18] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[19] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[20] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[21] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[22] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[23] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[24] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[25] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[26] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[27] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[28] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[29] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[30] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE
immediateOUT[31] <= bit_to_repeat.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN1
soft_reset_n => soft_reset_n.IN1
afi_clk <= fpga_lpddr2_0002:fpga_lpddr2_inst.afi_clk
afi_half_clk <= fpga_lpddr2_0002:fpga_lpddr2_inst.afi_half_clk
afi_reset_n <= fpga_lpddr2_0002:fpga_lpddr2_inst.afi_reset_n
afi_reset_export_n <= fpga_lpddr2_0002:fpga_lpddr2_inst.afi_reset_export_n
mem_ca[0] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_ca
mem_ca[1] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_ca
mem_ca[2] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_ca
mem_ca[3] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_ca
mem_ca[4] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_ca
mem_ca[5] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_ca
mem_ca[6] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_ca
mem_ca[7] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_ca
mem_ca[8] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_ca
mem_ca[9] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_ca
mem_ck[0] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_ck
mem_ck_n[0] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_ck_n
mem_cke[0] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_cke
mem_cs_n[0] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_cs_n
mem_dm[0] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dm
mem_dm[1] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dm
mem_dm[2] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dm
mem_dm[3] <= fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dm
mem_dq[0] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[1] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[2] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[3] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[4] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[5] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[6] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[7] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[8] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[9] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[10] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[11] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[12] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[13] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[14] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[15] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[16] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[17] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[18] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[19] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[20] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[21] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[22] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[23] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[24] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[25] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[26] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[27] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[28] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[29] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[30] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dq[31] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dq
mem_dqs[0] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dqs
mem_dqs[1] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dqs
mem_dqs[2] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dqs
mem_dqs[3] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dqs
mem_dqs_n[0] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dqs_n
mem_dqs_n[1] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dqs_n
mem_dqs_n[2] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dqs_n
mem_dqs_n[3] <> fpga_lpddr2_0002:fpga_lpddr2_inst.mem_dqs_n
avl_ready_0 <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_ready_0
avl_burstbegin_0 => avl_burstbegin_0.IN1
avl_addr_0[0] => avl_addr_0[0].IN1
avl_addr_0[1] => avl_addr_0[1].IN1
avl_addr_0[2] => avl_addr_0[2].IN1
avl_addr_0[3] => avl_addr_0[3].IN1
avl_addr_0[4] => avl_addr_0[4].IN1
avl_addr_0[5] => avl_addr_0[5].IN1
avl_addr_0[6] => avl_addr_0[6].IN1
avl_addr_0[7] => avl_addr_0[7].IN1
avl_addr_0[8] => avl_addr_0[8].IN1
avl_addr_0[9] => avl_addr_0[9].IN1
avl_addr_0[10] => avl_addr_0[10].IN1
avl_addr_0[11] => avl_addr_0[11].IN1
avl_addr_0[12] => avl_addr_0[12].IN1
avl_addr_0[13] => avl_addr_0[13].IN1
avl_addr_0[14] => avl_addr_0[14].IN1
avl_addr_0[15] => avl_addr_0[15].IN1
avl_addr_0[16] => avl_addr_0[16].IN1
avl_addr_0[17] => avl_addr_0[17].IN1
avl_addr_0[18] => avl_addr_0[18].IN1
avl_addr_0[19] => avl_addr_0[19].IN1
avl_addr_0[20] => avl_addr_0[20].IN1
avl_addr_0[21] => avl_addr_0[21].IN1
avl_addr_0[22] => avl_addr_0[22].IN1
avl_addr_0[23] => avl_addr_0[23].IN1
avl_addr_0[24] => avl_addr_0[24].IN1
avl_addr_0[25] => avl_addr_0[25].IN1
avl_addr_0[26] => avl_addr_0[26].IN1
avl_rdata_valid_0 <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_valid_0
avl_rdata_0[0] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[1] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[2] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[3] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[4] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[5] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[6] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[7] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[8] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[9] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[10] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[11] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[12] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[13] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[14] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[15] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[16] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[17] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[18] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[19] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[20] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[21] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[22] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[23] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[24] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[25] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[26] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[27] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[28] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[29] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[30] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_rdata_0[31] <= fpga_lpddr2_0002:fpga_lpddr2_inst.avl_rdata_0
avl_wdata_0[0] => avl_wdata_0[0].IN1
avl_wdata_0[1] => avl_wdata_0[1].IN1
avl_wdata_0[2] => avl_wdata_0[2].IN1
avl_wdata_0[3] => avl_wdata_0[3].IN1
avl_wdata_0[4] => avl_wdata_0[4].IN1
avl_wdata_0[5] => avl_wdata_0[5].IN1
avl_wdata_0[6] => avl_wdata_0[6].IN1
avl_wdata_0[7] => avl_wdata_0[7].IN1
avl_wdata_0[8] => avl_wdata_0[8].IN1
avl_wdata_0[9] => avl_wdata_0[9].IN1
avl_wdata_0[10] => avl_wdata_0[10].IN1
avl_wdata_0[11] => avl_wdata_0[11].IN1
avl_wdata_0[12] => avl_wdata_0[12].IN1
avl_wdata_0[13] => avl_wdata_0[13].IN1
avl_wdata_0[14] => avl_wdata_0[14].IN1
avl_wdata_0[15] => avl_wdata_0[15].IN1
avl_wdata_0[16] => avl_wdata_0[16].IN1
avl_wdata_0[17] => avl_wdata_0[17].IN1
avl_wdata_0[18] => avl_wdata_0[18].IN1
avl_wdata_0[19] => avl_wdata_0[19].IN1
avl_wdata_0[20] => avl_wdata_0[20].IN1
avl_wdata_0[21] => avl_wdata_0[21].IN1
avl_wdata_0[22] => avl_wdata_0[22].IN1
avl_wdata_0[23] => avl_wdata_0[23].IN1
avl_wdata_0[24] => avl_wdata_0[24].IN1
avl_wdata_0[25] => avl_wdata_0[25].IN1
avl_wdata_0[26] => avl_wdata_0[26].IN1
avl_wdata_0[27] => avl_wdata_0[27].IN1
avl_wdata_0[28] => avl_wdata_0[28].IN1
avl_wdata_0[29] => avl_wdata_0[29].IN1
avl_wdata_0[30] => avl_wdata_0[30].IN1
avl_wdata_0[31] => avl_wdata_0[31].IN1
avl_be_0[0] => avl_be_0[0].IN1
avl_be_0[1] => avl_be_0[1].IN1
avl_be_0[2] => avl_be_0[2].IN1
avl_be_0[3] => avl_be_0[3].IN1
avl_read_req_0 => avl_read_req_0.IN1
avl_write_req_0 => avl_write_req_0.IN1
avl_size_0[0] => avl_size_0[0].IN1
avl_size_0[1] => avl_size_0[1].IN1
avl_size_0[2] => avl_size_0[2].IN1
mp_cmd_clk_0_clk => mp_cmd_clk_0_clk.IN1
mp_cmd_reset_n_0_reset_n => mp_cmd_reset_n_0_reset_n.IN1
mp_rfifo_clk_0_clk => mp_rfifo_clk_0_clk.IN1
mp_rfifo_reset_n_0_reset_n => mp_rfifo_reset_n_0_reset_n.IN1
mp_wfifo_clk_0_clk => mp_wfifo_clk_0_clk.IN1
mp_wfifo_reset_n_0_reset_n => mp_wfifo_reset_n_0_reset_n.IN1
local_init_done <= fpga_lpddr2_0002:fpga_lpddr2_inst.local_init_done
local_cal_success <= fpga_lpddr2_0002:fpga_lpddr2_inst.local_cal_success
local_cal_fail <= fpga_lpddr2_0002:fpga_lpddr2_inst.local_cal_fail
oct_rzqin => oct_rzqin.IN1
pll_mem_clk <= fpga_lpddr2_0002:fpga_lpddr2_inst.pll_mem_clk
pll_write_clk <= fpga_lpddr2_0002:fpga_lpddr2_inst.pll_write_clk
pll_locked <= fpga_lpddr2_0002:fpga_lpddr2_inst.pll_locked
pll_write_clk_pre_phy_clk <= fpga_lpddr2_0002:fpga_lpddr2_inst.pll_write_clk_pre_phy_clk
pll_addr_cmd_clk <= fpga_lpddr2_0002:fpga_lpddr2_inst.pll_addr_cmd_clk
pll_avl_clk <= fpga_lpddr2_0002:fpga_lpddr2_inst.pll_avl_clk
pll_config_clk <= fpga_lpddr2_0002:fpga_lpddr2_inst.pll_config_clk
pll_mem_phy_clk <= fpga_lpddr2_0002:fpga_lpddr2_inst.pll_mem_phy_clk
afi_phy_clk <= fpga_lpddr2_0002:fpga_lpddr2_inst.afi_phy_clk
pll_avl_phy_clk <= fpga_lpddr2_0002:fpga_lpddr2_inst.pll_avl_phy_clk


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN2
soft_reset_n => soft_reset_n.IN1
afi_clk <= afi_clk.DB_MAX_OUTPUT_PORT_TYPE
afi_half_clk <= afi_half_clk.DB_MAX_OUTPUT_PORT_TYPE
afi_reset_n <= afi_reset_n.DB_MAX_OUTPUT_PORT_TYPE
afi_reset_export_n <= fpga_lpddr2_p0:p0.afi_reset_export_n
mem_ca[0] <= fpga_lpddr2_p0:p0.mem_ca
mem_ca[1] <= fpga_lpddr2_p0:p0.mem_ca
mem_ca[2] <= fpga_lpddr2_p0:p0.mem_ca
mem_ca[3] <= fpga_lpddr2_p0:p0.mem_ca
mem_ca[4] <= fpga_lpddr2_p0:p0.mem_ca
mem_ca[5] <= fpga_lpddr2_p0:p0.mem_ca
mem_ca[6] <= fpga_lpddr2_p0:p0.mem_ca
mem_ca[7] <= fpga_lpddr2_p0:p0.mem_ca
mem_ca[8] <= fpga_lpddr2_p0:p0.mem_ca
mem_ca[9] <= fpga_lpddr2_p0:p0.mem_ca
mem_ck[0] <= fpga_lpddr2_p0:p0.mem_ck
mem_ck_n[0] <= fpga_lpddr2_p0:p0.mem_ck_n
mem_cke[0] <= fpga_lpddr2_p0:p0.mem_cke
mem_cs_n[0] <= fpga_lpddr2_p0:p0.mem_cs_n
mem_dm[0] <= fpga_lpddr2_p0:p0.mem_dm
mem_dm[1] <= fpga_lpddr2_p0:p0.mem_dm
mem_dm[2] <= fpga_lpddr2_p0:p0.mem_dm
mem_dm[3] <= fpga_lpddr2_p0:p0.mem_dm
mem_dq[0] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[1] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[2] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[3] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[4] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[5] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[6] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[7] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[8] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[9] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[10] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[11] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[12] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[13] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[14] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[15] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[16] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[17] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[18] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[19] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[20] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[21] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[22] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[23] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[24] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[25] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[26] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[27] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[28] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[29] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[30] <> fpga_lpddr2_p0:p0.mem_dq
mem_dq[31] <> fpga_lpddr2_p0:p0.mem_dq
mem_dqs[0] <> fpga_lpddr2_p0:p0.mem_dqs
mem_dqs[1] <> fpga_lpddr2_p0:p0.mem_dqs
mem_dqs[2] <> fpga_lpddr2_p0:p0.mem_dqs
mem_dqs[3] <> fpga_lpddr2_p0:p0.mem_dqs
mem_dqs_n[0] <> fpga_lpddr2_p0:p0.mem_dqs_n
mem_dqs_n[1] <> fpga_lpddr2_p0:p0.mem_dqs_n
mem_dqs_n[2] <> fpga_lpddr2_p0:p0.mem_dqs_n
mem_dqs_n[3] <> fpga_lpddr2_p0:p0.mem_dqs_n
avl_ready_0 <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_ready_0
avl_burstbegin_0 => avl_burstbegin_0.IN1
avl_addr_0[0] => avl_addr_0[0].IN1
avl_addr_0[1] => avl_addr_0[1].IN1
avl_addr_0[2] => avl_addr_0[2].IN1
avl_addr_0[3] => avl_addr_0[3].IN1
avl_addr_0[4] => avl_addr_0[4].IN1
avl_addr_0[5] => avl_addr_0[5].IN1
avl_addr_0[6] => avl_addr_0[6].IN1
avl_addr_0[7] => avl_addr_0[7].IN1
avl_addr_0[8] => avl_addr_0[8].IN1
avl_addr_0[9] => avl_addr_0[9].IN1
avl_addr_0[10] => avl_addr_0[10].IN1
avl_addr_0[11] => avl_addr_0[11].IN1
avl_addr_0[12] => avl_addr_0[12].IN1
avl_addr_0[13] => avl_addr_0[13].IN1
avl_addr_0[14] => avl_addr_0[14].IN1
avl_addr_0[15] => avl_addr_0[15].IN1
avl_addr_0[16] => avl_addr_0[16].IN1
avl_addr_0[17] => avl_addr_0[17].IN1
avl_addr_0[18] => avl_addr_0[18].IN1
avl_addr_0[19] => avl_addr_0[19].IN1
avl_addr_0[20] => avl_addr_0[20].IN1
avl_addr_0[21] => avl_addr_0[21].IN1
avl_addr_0[22] => avl_addr_0[22].IN1
avl_addr_0[23] => avl_addr_0[23].IN1
avl_addr_0[24] => avl_addr_0[24].IN1
avl_addr_0[25] => avl_addr_0[25].IN1
avl_addr_0[26] => avl_addr_0[26].IN1
avl_rdata_valid_0 <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_valid_0
avl_rdata_0[0] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[1] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[2] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[3] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[4] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[5] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[6] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[7] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[8] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[9] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[10] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[11] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[12] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[13] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[14] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[15] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[16] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[17] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[18] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[19] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[20] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[21] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[22] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[23] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[24] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[25] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[26] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[27] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[28] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[29] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[30] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_rdata_0[31] <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.avl_rdata_0
avl_wdata_0[0] => avl_wdata_0[0].IN1
avl_wdata_0[1] => avl_wdata_0[1].IN1
avl_wdata_0[2] => avl_wdata_0[2].IN1
avl_wdata_0[3] => avl_wdata_0[3].IN1
avl_wdata_0[4] => avl_wdata_0[4].IN1
avl_wdata_0[5] => avl_wdata_0[5].IN1
avl_wdata_0[6] => avl_wdata_0[6].IN1
avl_wdata_0[7] => avl_wdata_0[7].IN1
avl_wdata_0[8] => avl_wdata_0[8].IN1
avl_wdata_0[9] => avl_wdata_0[9].IN1
avl_wdata_0[10] => avl_wdata_0[10].IN1
avl_wdata_0[11] => avl_wdata_0[11].IN1
avl_wdata_0[12] => avl_wdata_0[12].IN1
avl_wdata_0[13] => avl_wdata_0[13].IN1
avl_wdata_0[14] => avl_wdata_0[14].IN1
avl_wdata_0[15] => avl_wdata_0[15].IN1
avl_wdata_0[16] => avl_wdata_0[16].IN1
avl_wdata_0[17] => avl_wdata_0[17].IN1
avl_wdata_0[18] => avl_wdata_0[18].IN1
avl_wdata_0[19] => avl_wdata_0[19].IN1
avl_wdata_0[20] => avl_wdata_0[20].IN1
avl_wdata_0[21] => avl_wdata_0[21].IN1
avl_wdata_0[22] => avl_wdata_0[22].IN1
avl_wdata_0[23] => avl_wdata_0[23].IN1
avl_wdata_0[24] => avl_wdata_0[24].IN1
avl_wdata_0[25] => avl_wdata_0[25].IN1
avl_wdata_0[26] => avl_wdata_0[26].IN1
avl_wdata_0[27] => avl_wdata_0[27].IN1
avl_wdata_0[28] => avl_wdata_0[28].IN1
avl_wdata_0[29] => avl_wdata_0[29].IN1
avl_wdata_0[30] => avl_wdata_0[30].IN1
avl_wdata_0[31] => avl_wdata_0[31].IN1
avl_be_0[0] => avl_be_0[0].IN1
avl_be_0[1] => avl_be_0[1].IN1
avl_be_0[2] => avl_be_0[2].IN1
avl_be_0[3] => avl_be_0[3].IN1
avl_read_req_0 => avl_read_req_0.IN1
avl_write_req_0 => avl_write_req_0.IN1
avl_size_0[0] => avl_size_0[0].IN1
avl_size_0[1] => avl_size_0[1].IN1
avl_size_0[2] => avl_size_0[2].IN1
mp_cmd_clk_0_clk => mp_cmd_clk_0_clk.IN1
mp_cmd_reset_n_0_reset_n => mp_cmd_reset_n_0_reset_n.IN1
mp_rfifo_clk_0_clk => mp_rfifo_clk_0_clk.IN1
mp_rfifo_reset_n_0_reset_n => mp_rfifo_reset_n_0_reset_n.IN1
mp_wfifo_clk_0_clk => mp_wfifo_clk_0_clk.IN1
mp_wfifo_reset_n_0_reset_n => mp_wfifo_reset_n_0_reset_n.IN1
local_init_done <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.local_init_done
local_cal_success <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.local_cal_success
local_cal_fail <= altera_mem_if_hard_memory_controller_top_cyclonev:c0.local_cal_fail
oct_rzqin => oct_rzqin.IN1
pll_mem_clk <= pll_mem_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_write_clk <= pll_write_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_locked <= pll_locked.DB_MAX_OUTPUT_PORT_TYPE
pll_write_clk_pre_phy_clk <= pll_write_clk_pre_phy_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_addr_cmd_clk <= pll_addr_cmd_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_avl_clk <= pll_avl_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_config_clk <= pll_config_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_mem_phy_clk <= pll_mem_phy_clk.DB_MAX_OUTPUT_PORT_TYPE
afi_phy_clk <= afi_phy_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_avl_phy_clk <= pll_avl_phy_clk.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0
global_reset_n => pll1.I_RST
global_reset_n => pll1_phy.I_RST
global_reset_n => pll2.I_RST
global_reset_n => pll2_phy.I_RST
global_reset_n => pll3.I_RST
global_reset_n => pll4.I_RST
global_reset_n => pll5.I_RST
global_reset_n => pll6.I_RST
global_reset_n => pll6_phy.I_RST
global_reset_n => pll7.I_RST
pll_ref_clk => pll1.I_REFCLK
pll_ref_clk => pll1_phy.I_REFCLK
pll_ref_clk => pll2.I_REFCLK
pll_ref_clk => pll2_phy.I_REFCLK
pll_ref_clk => pll3.I_REFCLK
pll_ref_clk => pll4.I_REFCLK
pll_ref_clk => pll5.I_REFCLK
pll_ref_clk => pll6.I_REFCLK
pll_ref_clk => pll6_phy.I_REFCLK
pll_ref_clk => pll7.I_REFCLK
pll_mem_clk <= pll2.O_OUTCLK
pll_write_clk <= pll3.O_OUTCLK
pll_write_clk_pre_phy_clk <= pll3.O_OUTCLK
pll_addr_cmd_clk <= pll4.O_OUTCLK
pll_avl_clk <= pll6.O_OUTCLK
pll_config_clk <= pll7.O_OUTCLK
pll_locked <= pll1.LOCKED
afi_half_clk <= pll5.O_OUTCLK
pll_mem_phy_clk <= pll2_phy.O_OUTCLK
afi_phy_clk <= pll1_phy.O_OUTCLK
pll_avl_phy_clk <= pll6_phy.O_OUTCLK
afi_clk <= pll1.O_OUTCLK


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0
global_reset_n => global_reset_n.IN1
soft_reset_n => comb.IN0
csr_soft_reset_req => comb.IN1
parallelterminationcontrol[0] => parallelterminationcontrol[0].IN1
parallelterminationcontrol[1] => parallelterminationcontrol[1].IN1
parallelterminationcontrol[2] => parallelterminationcontrol[2].IN1
parallelterminationcontrol[3] => parallelterminationcontrol[3].IN1
parallelterminationcontrol[4] => parallelterminationcontrol[4].IN1
parallelterminationcontrol[5] => parallelterminationcontrol[5].IN1
parallelterminationcontrol[6] => parallelterminationcontrol[6].IN1
parallelterminationcontrol[7] => parallelterminationcontrol[7].IN1
parallelterminationcontrol[8] => parallelterminationcontrol[8].IN1
parallelterminationcontrol[9] => parallelterminationcontrol[9].IN1
parallelterminationcontrol[10] => parallelterminationcontrol[10].IN1
parallelterminationcontrol[11] => parallelterminationcontrol[11].IN1
parallelterminationcontrol[12] => parallelterminationcontrol[12].IN1
parallelterminationcontrol[13] => parallelterminationcontrol[13].IN1
parallelterminationcontrol[14] => parallelterminationcontrol[14].IN1
parallelterminationcontrol[15] => parallelterminationcontrol[15].IN1
seriesterminationcontrol[0] => seriesterminationcontrol[0].IN1
seriesterminationcontrol[1] => seriesterminationcontrol[1].IN1
seriesterminationcontrol[2] => seriesterminationcontrol[2].IN1
seriesterminationcontrol[3] => seriesterminationcontrol[3].IN1
seriesterminationcontrol[4] => seriesterminationcontrol[4].IN1
seriesterminationcontrol[5] => seriesterminationcontrol[5].IN1
seriesterminationcontrol[6] => seriesterminationcontrol[6].IN1
seriesterminationcontrol[7] => seriesterminationcontrol[7].IN1
seriesterminationcontrol[8] => seriesterminationcontrol[8].IN1
seriesterminationcontrol[9] => seriesterminationcontrol[9].IN1
seriesterminationcontrol[10] => seriesterminationcontrol[10].IN1
seriesterminationcontrol[11] => seriesterminationcontrol[11].IN1
seriesterminationcontrol[12] => seriesterminationcontrol[12].IN1
seriesterminationcontrol[13] => seriesterminationcontrol[13].IN1
seriesterminationcontrol[14] => seriesterminationcontrol[14].IN1
seriesterminationcontrol[15] => seriesterminationcontrol[15].IN1
pll_mem_clk => pll_mem_clk.IN1
pll_write_clk => pll_dqs_ena_clk.IN2
pll_write_clk_pre_phy_clk => pll_write_clk_pre_phy_clk.IN1
pll_addr_cmd_clk => pll_addr_cmd_clk.IN1
pll_avl_clk => pll_avl_clk.IN1
pll_config_clk => pll_config_clk.IN1
pll_mem_phy_clk => pll_mem_phy_clk.IN1
afi_phy_clk => afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN1
pll_locked => pll_locked.IN1
dll_pll_locked <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.dll_pll_locked
dll_delayctrl[0] => dll_delayctrl[0].IN1
dll_delayctrl[1] => dll_delayctrl[1].IN1
dll_delayctrl[2] => dll_delayctrl[2].IN1
dll_delayctrl[3] => dll_delayctrl[3].IN1
dll_delayctrl[4] => dll_delayctrl[4].IN1
dll_delayctrl[5] => dll_delayctrl[5].IN1
dll_delayctrl[6] => dll_delayctrl[6].IN1
dll_clk <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.dll_clk
ctl_reset_n <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.ctl_reset_n
afi_reset_n <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_reset_n
afi_reset_export_n <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.ctl_reset_export_n
afi_clk => afi_clk.IN2
afi_half_clk => afi_half_clk.IN1
afi_addr[0] => afi_addr[0].IN1
afi_addr[1] => afi_addr[1].IN1
afi_addr[2] => afi_addr[2].IN1
afi_addr[3] => afi_addr[3].IN1
afi_addr[4] => afi_addr[4].IN1
afi_addr[5] => afi_addr[5].IN1
afi_addr[6] => afi_addr[6].IN1
afi_addr[7] => afi_addr[7].IN1
afi_addr[8] => afi_addr[8].IN1
afi_addr[9] => afi_addr[9].IN1
afi_addr[10] => afi_addr[10].IN1
afi_addr[11] => afi_addr[11].IN1
afi_addr[12] => afi_addr[12].IN1
afi_addr[13] => afi_addr[13].IN1
afi_addr[14] => afi_addr[14].IN1
afi_addr[15] => afi_addr[15].IN1
afi_addr[16] => afi_addr[16].IN1
afi_addr[17] => afi_addr[17].IN1
afi_addr[18] => afi_addr[18].IN1
afi_addr[19] => afi_addr[19].IN1
afi_ba[0] => afi_ba[0].IN1
afi_ba[1] => afi_ba[1].IN1
afi_ba[2] => afi_ba[2].IN1
afi_cke[0] => afi_cke[0].IN1
afi_cke[1] => afi_cke[1].IN1
afi_cs_n[0] => afi_cs_n[0].IN1
afi_cs_n[1] => afi_cs_n[1].IN1
afi_ras_n[0] => afi_ras_n[0].IN1
afi_we_n[0] => afi_we_n[0].IN1
afi_cas_n[0] => afi_cas_n[0].IN1
afi_rst_n[0] => afi_rst_n[0].IN1
afi_odt[0] => afi_odt[0].IN1
afi_odt[1] => afi_odt[1].IN1
afi_mem_clk_disable[0] => afi_mem_clk_disable[0].IN1
afi_dqs_burst[0] => afi_dqs_burst[0].IN1
afi_dqs_burst[1] => afi_dqs_burst[1].IN1
afi_dqs_burst[2] => afi_dqs_burst[2].IN1
afi_dqs_burst[3] => afi_dqs_burst[3].IN1
afi_dqs_burst[4] => afi_dqs_burst[4].IN1
afi_wdata[0] => afi_wdata[0].IN1
afi_wdata[1] => afi_wdata[1].IN1
afi_wdata[2] => afi_wdata[2].IN1
afi_wdata[3] => afi_wdata[3].IN1
afi_wdata[4] => afi_wdata[4].IN1
afi_wdata[5] => afi_wdata[5].IN1
afi_wdata[6] => afi_wdata[6].IN1
afi_wdata[7] => afi_wdata[7].IN1
afi_wdata[8] => afi_wdata[8].IN1
afi_wdata[9] => afi_wdata[9].IN1
afi_wdata[10] => afi_wdata[10].IN1
afi_wdata[11] => afi_wdata[11].IN1
afi_wdata[12] => afi_wdata[12].IN1
afi_wdata[13] => afi_wdata[13].IN1
afi_wdata[14] => afi_wdata[14].IN1
afi_wdata[15] => afi_wdata[15].IN1
afi_wdata[16] => afi_wdata[16].IN1
afi_wdata[17] => afi_wdata[17].IN1
afi_wdata[18] => afi_wdata[18].IN1
afi_wdata[19] => afi_wdata[19].IN1
afi_wdata[20] => afi_wdata[20].IN1
afi_wdata[21] => afi_wdata[21].IN1
afi_wdata[22] => afi_wdata[22].IN1
afi_wdata[23] => afi_wdata[23].IN1
afi_wdata[24] => afi_wdata[24].IN1
afi_wdata[25] => afi_wdata[25].IN1
afi_wdata[26] => afi_wdata[26].IN1
afi_wdata[27] => afi_wdata[27].IN1
afi_wdata[28] => afi_wdata[28].IN1
afi_wdata[29] => afi_wdata[29].IN1
afi_wdata[30] => afi_wdata[30].IN1
afi_wdata[31] => afi_wdata[31].IN1
afi_wdata[32] => afi_wdata[32].IN1
afi_wdata[33] => afi_wdata[33].IN1
afi_wdata[34] => afi_wdata[34].IN1
afi_wdata[35] => afi_wdata[35].IN1
afi_wdata[36] => afi_wdata[36].IN1
afi_wdata[37] => afi_wdata[37].IN1
afi_wdata[38] => afi_wdata[38].IN1
afi_wdata[39] => afi_wdata[39].IN1
afi_wdata[40] => afi_wdata[40].IN1
afi_wdata[41] => afi_wdata[41].IN1
afi_wdata[42] => afi_wdata[42].IN1
afi_wdata[43] => afi_wdata[43].IN1
afi_wdata[44] => afi_wdata[44].IN1
afi_wdata[45] => afi_wdata[45].IN1
afi_wdata[46] => afi_wdata[46].IN1
afi_wdata[47] => afi_wdata[47].IN1
afi_wdata[48] => afi_wdata[48].IN1
afi_wdata[49] => afi_wdata[49].IN1
afi_wdata[50] => afi_wdata[50].IN1
afi_wdata[51] => afi_wdata[51].IN1
afi_wdata[52] => afi_wdata[52].IN1
afi_wdata[53] => afi_wdata[53].IN1
afi_wdata[54] => afi_wdata[54].IN1
afi_wdata[55] => afi_wdata[55].IN1
afi_wdata[56] => afi_wdata[56].IN1
afi_wdata[57] => afi_wdata[57].IN1
afi_wdata[58] => afi_wdata[58].IN1
afi_wdata[59] => afi_wdata[59].IN1
afi_wdata[60] => afi_wdata[60].IN1
afi_wdata[61] => afi_wdata[61].IN1
afi_wdata[62] => afi_wdata[62].IN1
afi_wdata[63] => afi_wdata[63].IN1
afi_wdata[64] => afi_wdata[64].IN1
afi_wdata[65] => afi_wdata[65].IN1
afi_wdata[66] => afi_wdata[66].IN1
afi_wdata[67] => afi_wdata[67].IN1
afi_wdata[68] => afi_wdata[68].IN1
afi_wdata[69] => afi_wdata[69].IN1
afi_wdata[70] => afi_wdata[70].IN1
afi_wdata[71] => afi_wdata[71].IN1
afi_wdata[72] => afi_wdata[72].IN1
afi_wdata[73] => afi_wdata[73].IN1
afi_wdata[74] => afi_wdata[74].IN1
afi_wdata[75] => afi_wdata[75].IN1
afi_wdata[76] => afi_wdata[76].IN1
afi_wdata[77] => afi_wdata[77].IN1
afi_wdata[78] => afi_wdata[78].IN1
afi_wdata[79] => afi_wdata[79].IN1
afi_wdata_valid[0] => afi_wdata_valid[0].IN1
afi_wdata_valid[1] => afi_wdata_valid[1].IN1
afi_wdata_valid[2] => afi_wdata_valid[2].IN1
afi_wdata_valid[3] => afi_wdata_valid[3].IN1
afi_wdata_valid[4] => afi_wdata_valid[4].IN1
afi_dm[0] => afi_dm[0].IN1
afi_dm[1] => afi_dm[1].IN1
afi_dm[2] => afi_dm[2].IN1
afi_dm[3] => afi_dm[3].IN1
afi_dm[4] => afi_dm[4].IN1
afi_dm[5] => afi_dm[5].IN1
afi_dm[6] => afi_dm[6].IN1
afi_dm[7] => afi_dm[7].IN1
afi_dm[8] => afi_dm[8].IN1
afi_dm[9] => afi_dm[9].IN1
afi_rdata[0] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[1] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[2] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[3] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[4] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[5] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[6] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[7] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[8] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[9] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[10] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[11] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[12] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[13] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[14] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[15] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[16] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[17] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[18] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[19] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[20] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[21] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[22] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[23] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[24] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[25] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[26] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[27] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[28] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[29] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[30] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[31] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[32] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[33] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[34] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[35] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[36] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[37] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[38] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[39] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[40] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[41] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[42] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[43] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[44] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[45] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[46] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[47] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[48] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[49] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[50] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[51] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[52] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[53] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[54] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[55] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[56] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[57] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[58] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[59] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[60] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[61] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[62] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[63] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[64] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[65] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[66] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[67] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[68] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[69] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[70] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[71] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[72] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[73] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[74] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[75] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[76] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[77] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[78] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[79] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata_en[0] => afi_rdata_en[0].IN1
afi_rdata_en[1] => afi_rdata_en[1].IN1
afi_rdata_en[2] => afi_rdata_en[2].IN1
afi_rdata_en[3] => afi_rdata_en[3].IN1
afi_rdata_en[4] => afi_rdata_en[4].IN1
afi_rdata_en_full[0] => afi_rdata_en_full[0].IN1
afi_rdata_en_full[1] => afi_rdata_en_full[1].IN1
afi_rdata_en_full[2] => afi_rdata_en_full[2].IN1
afi_rdata_en_full[3] => afi_rdata_en_full[3].IN1
afi_rdata_en_full[4] => afi_rdata_en_full[4].IN1
afi_rdata_valid[0] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rdata_valid
afi_cal_success <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_cal_success
afi_cal_fail <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_cal_fail
afi_wlat[0] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[1] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[2] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[3] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_wlat
afi_rlat[0] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[1] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[2] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[3] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[4] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.afi_rlat
avl_read => avl_read.IN1
avl_write => avl_write.IN1
avl_address[0] => avl_address[0].IN1
avl_address[1] => avl_address[1].IN1
avl_address[2] => avl_address[2].IN1
avl_address[3] => avl_address[3].IN1
avl_address[4] => avl_address[4].IN1
avl_address[5] => avl_address[5].IN1
avl_address[6] => avl_address[6].IN1
avl_address[7] => avl_address[7].IN1
avl_address[8] => avl_address[8].IN1
avl_address[9] => avl_address[9].IN1
avl_address[10] => avl_address[10].IN1
avl_address[11] => avl_address[11].IN1
avl_address[12] => avl_address[12].IN1
avl_address[13] => avl_address[13].IN1
avl_address[14] => avl_address[14].IN1
avl_address[15] => avl_address[15].IN1
avl_writedata[0] => avl_writedata[0].IN1
avl_writedata[1] => avl_writedata[1].IN1
avl_writedata[2] => avl_writedata[2].IN1
avl_writedata[3] => avl_writedata[3].IN1
avl_writedata[4] => avl_writedata[4].IN1
avl_writedata[5] => avl_writedata[5].IN1
avl_writedata[6] => avl_writedata[6].IN1
avl_writedata[7] => avl_writedata[7].IN1
avl_writedata[8] => avl_writedata[8].IN1
avl_writedata[9] => avl_writedata[9].IN1
avl_writedata[10] => avl_writedata[10].IN1
avl_writedata[11] => avl_writedata[11].IN1
avl_writedata[12] => avl_writedata[12].IN1
avl_writedata[13] => avl_writedata[13].IN1
avl_writedata[14] => avl_writedata[14].IN1
avl_writedata[15] => avl_writedata[15].IN1
avl_writedata[16] => avl_writedata[16].IN1
avl_writedata[17] => avl_writedata[17].IN1
avl_writedata[18] => avl_writedata[18].IN1
avl_writedata[19] => avl_writedata[19].IN1
avl_writedata[20] => avl_writedata[20].IN1
avl_writedata[21] => avl_writedata[21].IN1
avl_writedata[22] => avl_writedata[22].IN1
avl_writedata[23] => avl_writedata[23].IN1
avl_writedata[24] => avl_writedata[24].IN1
avl_writedata[25] => avl_writedata[25].IN1
avl_writedata[26] => avl_writedata[26].IN1
avl_writedata[27] => avl_writedata[27].IN1
avl_writedata[28] => avl_writedata[28].IN1
avl_writedata[29] => avl_writedata[29].IN1
avl_writedata[30] => avl_writedata[30].IN1
avl_writedata[31] => avl_writedata[31].IN1
avl_waitrequest <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_waitrequest
avl_readdata[0] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[1] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[2] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[3] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[4] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[5] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[6] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[7] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[8] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[9] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[10] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[11] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[12] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[13] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[14] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[15] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[16] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[17] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[18] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[19] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[20] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[21] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[22] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[23] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[24] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[25] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[26] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[27] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[28] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[29] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[30] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[31] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.avl_readdata
cfg_addlat[0] => cfg_addlat[0].IN1
cfg_addlat[1] => cfg_addlat[1].IN1
cfg_addlat[2] => cfg_addlat[2].IN1
cfg_addlat[3] => cfg_addlat[3].IN1
cfg_addlat[4] => cfg_addlat[4].IN1
cfg_addlat[5] => cfg_addlat[5].IN1
cfg_addlat[6] => cfg_addlat[6].IN1
cfg_addlat[7] => cfg_addlat[7].IN1
cfg_bankaddrwidth[0] => cfg_bankaddrwidth[0].IN1
cfg_bankaddrwidth[1] => cfg_bankaddrwidth[1].IN1
cfg_bankaddrwidth[2] => cfg_bankaddrwidth[2].IN1
cfg_bankaddrwidth[3] => cfg_bankaddrwidth[3].IN1
cfg_bankaddrwidth[4] => cfg_bankaddrwidth[4].IN1
cfg_bankaddrwidth[5] => cfg_bankaddrwidth[5].IN1
cfg_bankaddrwidth[6] => cfg_bankaddrwidth[6].IN1
cfg_bankaddrwidth[7] => cfg_bankaddrwidth[7].IN1
cfg_caswrlat[0] => cfg_caswrlat[0].IN1
cfg_caswrlat[1] => cfg_caswrlat[1].IN1
cfg_caswrlat[2] => cfg_caswrlat[2].IN1
cfg_caswrlat[3] => cfg_caswrlat[3].IN1
cfg_caswrlat[4] => cfg_caswrlat[4].IN1
cfg_caswrlat[5] => cfg_caswrlat[5].IN1
cfg_caswrlat[6] => cfg_caswrlat[6].IN1
cfg_caswrlat[7] => cfg_caswrlat[7].IN1
cfg_coladdrwidth[0] => cfg_coladdrwidth[0].IN1
cfg_coladdrwidth[1] => cfg_coladdrwidth[1].IN1
cfg_coladdrwidth[2] => cfg_coladdrwidth[2].IN1
cfg_coladdrwidth[3] => cfg_coladdrwidth[3].IN1
cfg_coladdrwidth[4] => cfg_coladdrwidth[4].IN1
cfg_coladdrwidth[5] => cfg_coladdrwidth[5].IN1
cfg_coladdrwidth[6] => cfg_coladdrwidth[6].IN1
cfg_coladdrwidth[7] => cfg_coladdrwidth[7].IN1
cfg_csaddrwidth[0] => cfg_csaddrwidth[0].IN1
cfg_csaddrwidth[1] => cfg_csaddrwidth[1].IN1
cfg_csaddrwidth[2] => cfg_csaddrwidth[2].IN1
cfg_csaddrwidth[3] => cfg_csaddrwidth[3].IN1
cfg_csaddrwidth[4] => cfg_csaddrwidth[4].IN1
cfg_csaddrwidth[5] => cfg_csaddrwidth[5].IN1
cfg_csaddrwidth[6] => cfg_csaddrwidth[6].IN1
cfg_csaddrwidth[7] => cfg_csaddrwidth[7].IN1
cfg_devicewidth[0] => cfg_devicewidth[0].IN1
cfg_devicewidth[1] => cfg_devicewidth[1].IN1
cfg_devicewidth[2] => cfg_devicewidth[2].IN1
cfg_devicewidth[3] => cfg_devicewidth[3].IN1
cfg_devicewidth[4] => cfg_devicewidth[4].IN1
cfg_devicewidth[5] => cfg_devicewidth[5].IN1
cfg_devicewidth[6] => cfg_devicewidth[6].IN1
cfg_devicewidth[7] => cfg_devicewidth[7].IN1
cfg_dramconfig[0] => cfg_dramconfig[0].IN1
cfg_dramconfig[1] => cfg_dramconfig[1].IN1
cfg_dramconfig[2] => cfg_dramconfig[2].IN1
cfg_dramconfig[3] => cfg_dramconfig[3].IN1
cfg_dramconfig[4] => cfg_dramconfig[4].IN1
cfg_dramconfig[5] => cfg_dramconfig[5].IN1
cfg_dramconfig[6] => cfg_dramconfig[6].IN1
cfg_dramconfig[7] => cfg_dramconfig[7].IN1
cfg_dramconfig[8] => cfg_dramconfig[8].IN1
cfg_dramconfig[9] => cfg_dramconfig[9].IN1
cfg_dramconfig[10] => cfg_dramconfig[10].IN1
cfg_dramconfig[11] => cfg_dramconfig[11].IN1
cfg_dramconfig[12] => cfg_dramconfig[12].IN1
cfg_dramconfig[13] => cfg_dramconfig[13].IN1
cfg_dramconfig[14] => cfg_dramconfig[14].IN1
cfg_dramconfig[15] => cfg_dramconfig[15].IN1
cfg_dramconfig[16] => cfg_dramconfig[16].IN1
cfg_dramconfig[17] => cfg_dramconfig[17].IN1
cfg_dramconfig[18] => cfg_dramconfig[18].IN1
cfg_dramconfig[19] => cfg_dramconfig[19].IN1
cfg_dramconfig[20] => cfg_dramconfig[20].IN1
cfg_dramconfig[21] => cfg_dramconfig[21].IN1
cfg_dramconfig[22] => cfg_dramconfig[22].IN1
cfg_dramconfig[23] => cfg_dramconfig[23].IN1
cfg_interfacewidth[0] => cfg_interfacewidth[0].IN1
cfg_interfacewidth[1] => cfg_interfacewidth[1].IN1
cfg_interfacewidth[2] => cfg_interfacewidth[2].IN1
cfg_interfacewidth[3] => cfg_interfacewidth[3].IN1
cfg_interfacewidth[4] => cfg_interfacewidth[4].IN1
cfg_interfacewidth[5] => cfg_interfacewidth[5].IN1
cfg_interfacewidth[6] => cfg_interfacewidth[6].IN1
cfg_interfacewidth[7] => cfg_interfacewidth[7].IN1
cfg_rowaddrwidth[0] => cfg_rowaddrwidth[0].IN1
cfg_rowaddrwidth[1] => cfg_rowaddrwidth[1].IN1
cfg_rowaddrwidth[2] => cfg_rowaddrwidth[2].IN1
cfg_rowaddrwidth[3] => cfg_rowaddrwidth[3].IN1
cfg_rowaddrwidth[4] => cfg_rowaddrwidth[4].IN1
cfg_rowaddrwidth[5] => cfg_rowaddrwidth[5].IN1
cfg_rowaddrwidth[6] => cfg_rowaddrwidth[6].IN1
cfg_rowaddrwidth[7] => cfg_rowaddrwidth[7].IN1
cfg_tcl[0] => cfg_tcl[0].IN1
cfg_tcl[1] => cfg_tcl[1].IN1
cfg_tcl[2] => cfg_tcl[2].IN1
cfg_tcl[3] => cfg_tcl[3].IN1
cfg_tcl[4] => cfg_tcl[4].IN1
cfg_tcl[5] => cfg_tcl[5].IN1
cfg_tcl[6] => cfg_tcl[6].IN1
cfg_tcl[7] => cfg_tcl[7].IN1
cfg_tmrd[0] => cfg_tmrd[0].IN1
cfg_tmrd[1] => cfg_tmrd[1].IN1
cfg_tmrd[2] => cfg_tmrd[2].IN1
cfg_tmrd[3] => cfg_tmrd[3].IN1
cfg_tmrd[4] => cfg_tmrd[4].IN1
cfg_tmrd[5] => cfg_tmrd[5].IN1
cfg_tmrd[6] => cfg_tmrd[6].IN1
cfg_tmrd[7] => cfg_tmrd[7].IN1
cfg_trefi[0] => cfg_trefi[0].IN1
cfg_trefi[1] => cfg_trefi[1].IN1
cfg_trefi[2] => cfg_trefi[2].IN1
cfg_trefi[3] => cfg_trefi[3].IN1
cfg_trefi[4] => cfg_trefi[4].IN1
cfg_trefi[5] => cfg_trefi[5].IN1
cfg_trefi[6] => cfg_trefi[6].IN1
cfg_trefi[7] => cfg_trefi[7].IN1
cfg_trefi[8] => cfg_trefi[8].IN1
cfg_trefi[9] => cfg_trefi[9].IN1
cfg_trefi[10] => cfg_trefi[10].IN1
cfg_trefi[11] => cfg_trefi[11].IN1
cfg_trefi[12] => cfg_trefi[12].IN1
cfg_trefi[13] => cfg_trefi[13].IN1
cfg_trefi[14] => cfg_trefi[14].IN1
cfg_trefi[15] => cfg_trefi[15].IN1
cfg_trfc[0] => cfg_trfc[0].IN1
cfg_trfc[1] => cfg_trfc[1].IN1
cfg_trfc[2] => cfg_trfc[2].IN1
cfg_trfc[3] => cfg_trfc[3].IN1
cfg_trfc[4] => cfg_trfc[4].IN1
cfg_trfc[5] => cfg_trfc[5].IN1
cfg_trfc[6] => cfg_trfc[6].IN1
cfg_trfc[7] => cfg_trfc[7].IN1
cfg_twr[0] => cfg_twr[0].IN1
cfg_twr[1] => cfg_twr[1].IN1
cfg_twr[2] => cfg_twr[2].IN1
cfg_twr[3] => cfg_twr[3].IN1
cfg_twr[4] => cfg_twr[4].IN1
cfg_twr[5] => cfg_twr[5].IN1
cfg_twr[6] => cfg_twr[6].IN1
cfg_twr[7] => cfg_twr[7].IN1
io_intaddrdout[0] => io_intaddrdout[0].IN1
io_intaddrdout[1] => io_intaddrdout[1].IN1
io_intaddrdout[2] => io_intaddrdout[2].IN1
io_intaddrdout[3] => io_intaddrdout[3].IN1
io_intaddrdout[4] => io_intaddrdout[4].IN1
io_intaddrdout[5] => io_intaddrdout[5].IN1
io_intaddrdout[6] => io_intaddrdout[6].IN1
io_intaddrdout[7] => io_intaddrdout[7].IN1
io_intaddrdout[8] => io_intaddrdout[8].IN1
io_intaddrdout[9] => io_intaddrdout[9].IN1
io_intaddrdout[10] => io_intaddrdout[10].IN1
io_intaddrdout[11] => io_intaddrdout[11].IN1
io_intaddrdout[12] => io_intaddrdout[12].IN1
io_intaddrdout[13] => io_intaddrdout[13].IN1
io_intaddrdout[14] => io_intaddrdout[14].IN1
io_intaddrdout[15] => io_intaddrdout[15].IN1
io_intaddrdout[16] => io_intaddrdout[16].IN1
io_intaddrdout[17] => io_intaddrdout[17].IN1
io_intaddrdout[18] => io_intaddrdout[18].IN1
io_intaddrdout[19] => io_intaddrdout[19].IN1
io_intaddrdout[20] => io_intaddrdout[20].IN1
io_intaddrdout[21] => io_intaddrdout[21].IN1
io_intaddrdout[22] => io_intaddrdout[22].IN1
io_intaddrdout[23] => io_intaddrdout[23].IN1
io_intaddrdout[24] => io_intaddrdout[24].IN1
io_intaddrdout[25] => io_intaddrdout[25].IN1
io_intaddrdout[26] => io_intaddrdout[26].IN1
io_intaddrdout[27] => io_intaddrdout[27].IN1
io_intaddrdout[28] => io_intaddrdout[28].IN1
io_intaddrdout[29] => io_intaddrdout[29].IN1
io_intaddrdout[30] => io_intaddrdout[30].IN1
io_intaddrdout[31] => io_intaddrdout[31].IN1
io_intaddrdout[32] => io_intaddrdout[32].IN1
io_intaddrdout[33] => io_intaddrdout[33].IN1
io_intaddrdout[34] => io_intaddrdout[34].IN1
io_intaddrdout[35] => io_intaddrdout[35].IN1
io_intaddrdout[36] => io_intaddrdout[36].IN1
io_intaddrdout[37] => io_intaddrdout[37].IN1
io_intaddrdout[38] => io_intaddrdout[38].IN1
io_intaddrdout[39] => io_intaddrdout[39].IN1
io_intaddrdout[40] => io_intaddrdout[40].IN1
io_intaddrdout[41] => io_intaddrdout[41].IN1
io_intaddrdout[42] => io_intaddrdout[42].IN1
io_intaddrdout[43] => io_intaddrdout[43].IN1
io_intaddrdout[44] => io_intaddrdout[44].IN1
io_intaddrdout[45] => io_intaddrdout[45].IN1
io_intaddrdout[46] => io_intaddrdout[46].IN1
io_intaddrdout[47] => io_intaddrdout[47].IN1
io_intaddrdout[48] => io_intaddrdout[48].IN1
io_intaddrdout[49] => io_intaddrdout[49].IN1
io_intaddrdout[50] => io_intaddrdout[50].IN1
io_intaddrdout[51] => io_intaddrdout[51].IN1
io_intaddrdout[52] => io_intaddrdout[52].IN1
io_intaddrdout[53] => io_intaddrdout[53].IN1
io_intaddrdout[54] => io_intaddrdout[54].IN1
io_intaddrdout[55] => io_intaddrdout[55].IN1
io_intaddrdout[56] => io_intaddrdout[56].IN1
io_intaddrdout[57] => io_intaddrdout[57].IN1
io_intaddrdout[58] => io_intaddrdout[58].IN1
io_intaddrdout[59] => io_intaddrdout[59].IN1
io_intaddrdout[60] => io_intaddrdout[60].IN1
io_intaddrdout[61] => io_intaddrdout[61].IN1
io_intaddrdout[62] => io_intaddrdout[62].IN1
io_intaddrdout[63] => io_intaddrdout[63].IN1
io_intbadout[0] => io_intbadout[0].IN1
io_intbadout[1] => io_intbadout[1].IN1
io_intbadout[2] => io_intbadout[2].IN1
io_intbadout[3] => io_intbadout[3].IN1
io_intbadout[4] => io_intbadout[4].IN1
io_intbadout[5] => io_intbadout[5].IN1
io_intbadout[6] => io_intbadout[6].IN1
io_intbadout[7] => io_intbadout[7].IN1
io_intbadout[8] => io_intbadout[8].IN1
io_intbadout[9] => io_intbadout[9].IN1
io_intbadout[10] => io_intbadout[10].IN1
io_intbadout[11] => io_intbadout[11].IN1
io_intcasndout[0] => io_intcasndout[0].IN1
io_intcasndout[1] => io_intcasndout[1].IN1
io_intcasndout[2] => io_intcasndout[2].IN1
io_intcasndout[3] => io_intcasndout[3].IN1
io_intckdout[0] => io_intckdout[0].IN1
io_intckdout[1] => io_intckdout[1].IN1
io_intckdout[2] => io_intckdout[2].IN1
io_intckdout[3] => io_intckdout[3].IN1
io_intckedout[0] => io_intckedout[0].IN1
io_intckedout[1] => io_intckedout[1].IN1
io_intckedout[2] => io_intckedout[2].IN1
io_intckedout[3] => io_intckedout[3].IN1
io_intckedout[4] => io_intckedout[4].IN1
io_intckedout[5] => io_intckedout[5].IN1
io_intckedout[6] => io_intckedout[6].IN1
io_intckedout[7] => io_intckedout[7].IN1
io_intckndout[0] => io_intckndout[0].IN1
io_intckndout[1] => io_intckndout[1].IN1
io_intckndout[2] => io_intckndout[2].IN1
io_intckndout[3] => io_intckndout[3].IN1
io_intcsndout[0] => io_intcsndout[0].IN1
io_intcsndout[1] => io_intcsndout[1].IN1
io_intcsndout[2] => io_intcsndout[2].IN1
io_intcsndout[3] => io_intcsndout[3].IN1
io_intcsndout[4] => io_intcsndout[4].IN1
io_intcsndout[5] => io_intcsndout[5].IN1
io_intcsndout[6] => io_intcsndout[6].IN1
io_intcsndout[7] => io_intcsndout[7].IN1
io_intdmdout[0] => io_intdmdout[0].IN1
io_intdmdout[1] => io_intdmdout[1].IN1
io_intdmdout[2] => io_intdmdout[2].IN1
io_intdmdout[3] => io_intdmdout[3].IN1
io_intdmdout[4] => io_intdmdout[4].IN1
io_intdmdout[5] => io_intdmdout[5].IN1
io_intdmdout[6] => io_intdmdout[6].IN1
io_intdmdout[7] => io_intdmdout[7].IN1
io_intdmdout[8] => io_intdmdout[8].IN1
io_intdmdout[9] => io_intdmdout[9].IN1
io_intdmdout[10] => io_intdmdout[10].IN1
io_intdmdout[11] => io_intdmdout[11].IN1
io_intdmdout[12] => io_intdmdout[12].IN1
io_intdmdout[13] => io_intdmdout[13].IN1
io_intdmdout[14] => io_intdmdout[14].IN1
io_intdmdout[15] => io_intdmdout[15].IN1
io_intdmdout[16] => io_intdmdout[16].IN1
io_intdmdout[17] => io_intdmdout[17].IN1
io_intdmdout[18] => io_intdmdout[18].IN1
io_intdmdout[19] => io_intdmdout[19].IN1
io_intdqdin[0] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[1] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[2] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[3] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[4] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[5] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[6] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[7] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[8] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[9] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[10] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[11] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[12] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[13] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[14] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[15] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[16] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[17] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[18] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[19] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[20] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[21] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[22] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[23] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[24] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[25] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[26] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[27] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[28] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[29] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[30] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[31] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[32] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[33] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[34] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[35] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[36] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[37] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[38] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[39] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[40] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[41] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[42] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[43] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[44] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[45] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[46] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[47] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[48] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[49] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[50] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[51] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[52] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[53] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[54] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[55] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[56] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[57] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[58] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[59] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[60] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[61] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[62] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[63] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[64] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[65] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[66] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[67] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[68] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[69] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[70] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[71] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[72] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[73] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[74] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[75] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[76] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[77] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[78] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[79] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[80] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[81] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[82] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[83] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[84] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[85] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[86] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[87] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[88] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[89] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[90] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[91] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[92] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[93] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[94] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[95] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[96] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[97] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[98] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[99] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[100] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[101] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[102] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[103] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[104] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[105] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[106] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[107] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[108] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[109] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[110] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[111] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[112] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[113] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[114] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[115] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[116] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[117] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[118] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[119] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[120] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[121] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[122] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[123] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[124] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[125] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[126] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[127] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[128] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[129] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[130] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[131] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[132] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[133] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[134] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[135] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[136] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[137] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[138] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[139] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[140] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[141] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[142] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[143] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[144] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[145] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[146] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[147] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[148] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[149] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[150] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[151] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[152] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[153] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[154] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[155] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[156] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[157] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[158] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[159] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[160] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[161] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[162] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[163] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[164] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[165] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[166] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[167] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[168] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[169] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[170] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[171] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[172] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[173] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[174] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[175] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[176] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[177] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[178] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[179] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdout[0] => io_intdqdout[0].IN1
io_intdqdout[1] => io_intdqdout[1].IN1
io_intdqdout[2] => io_intdqdout[2].IN1
io_intdqdout[3] => io_intdqdout[3].IN1
io_intdqdout[4] => io_intdqdout[4].IN1
io_intdqdout[5] => io_intdqdout[5].IN1
io_intdqdout[6] => io_intdqdout[6].IN1
io_intdqdout[7] => io_intdqdout[7].IN1
io_intdqdout[8] => io_intdqdout[8].IN1
io_intdqdout[9] => io_intdqdout[9].IN1
io_intdqdout[10] => io_intdqdout[10].IN1
io_intdqdout[11] => io_intdqdout[11].IN1
io_intdqdout[12] => io_intdqdout[12].IN1
io_intdqdout[13] => io_intdqdout[13].IN1
io_intdqdout[14] => io_intdqdout[14].IN1
io_intdqdout[15] => io_intdqdout[15].IN1
io_intdqdout[16] => io_intdqdout[16].IN1
io_intdqdout[17] => io_intdqdout[17].IN1
io_intdqdout[18] => io_intdqdout[18].IN1
io_intdqdout[19] => io_intdqdout[19].IN1
io_intdqdout[20] => io_intdqdout[20].IN1
io_intdqdout[21] => io_intdqdout[21].IN1
io_intdqdout[22] => io_intdqdout[22].IN1
io_intdqdout[23] => io_intdqdout[23].IN1
io_intdqdout[24] => io_intdqdout[24].IN1
io_intdqdout[25] => io_intdqdout[25].IN1
io_intdqdout[26] => io_intdqdout[26].IN1
io_intdqdout[27] => io_intdqdout[27].IN1
io_intdqdout[28] => io_intdqdout[28].IN1
io_intdqdout[29] => io_intdqdout[29].IN1
io_intdqdout[30] => io_intdqdout[30].IN1
io_intdqdout[31] => io_intdqdout[31].IN1
io_intdqdout[32] => io_intdqdout[32].IN1
io_intdqdout[33] => io_intdqdout[33].IN1
io_intdqdout[34] => io_intdqdout[34].IN1
io_intdqdout[35] => io_intdqdout[35].IN1
io_intdqdout[36] => io_intdqdout[36].IN1
io_intdqdout[37] => io_intdqdout[37].IN1
io_intdqdout[38] => io_intdqdout[38].IN1
io_intdqdout[39] => io_intdqdout[39].IN1
io_intdqdout[40] => io_intdqdout[40].IN1
io_intdqdout[41] => io_intdqdout[41].IN1
io_intdqdout[42] => io_intdqdout[42].IN1
io_intdqdout[43] => io_intdqdout[43].IN1
io_intdqdout[44] => io_intdqdout[44].IN1
io_intdqdout[45] => io_intdqdout[45].IN1
io_intdqdout[46] => io_intdqdout[46].IN1
io_intdqdout[47] => io_intdqdout[47].IN1
io_intdqdout[48] => io_intdqdout[48].IN1
io_intdqdout[49] => io_intdqdout[49].IN1
io_intdqdout[50] => io_intdqdout[50].IN1
io_intdqdout[51] => io_intdqdout[51].IN1
io_intdqdout[52] => io_intdqdout[52].IN1
io_intdqdout[53] => io_intdqdout[53].IN1
io_intdqdout[54] => io_intdqdout[54].IN1
io_intdqdout[55] => io_intdqdout[55].IN1
io_intdqdout[56] => io_intdqdout[56].IN1
io_intdqdout[57] => io_intdqdout[57].IN1
io_intdqdout[58] => io_intdqdout[58].IN1
io_intdqdout[59] => io_intdqdout[59].IN1
io_intdqdout[60] => io_intdqdout[60].IN1
io_intdqdout[61] => io_intdqdout[61].IN1
io_intdqdout[62] => io_intdqdout[62].IN1
io_intdqdout[63] => io_intdqdout[63].IN1
io_intdqdout[64] => io_intdqdout[64].IN1
io_intdqdout[65] => io_intdqdout[65].IN1
io_intdqdout[66] => io_intdqdout[66].IN1
io_intdqdout[67] => io_intdqdout[67].IN1
io_intdqdout[68] => io_intdqdout[68].IN1
io_intdqdout[69] => io_intdqdout[69].IN1
io_intdqdout[70] => io_intdqdout[70].IN1
io_intdqdout[71] => io_intdqdout[71].IN1
io_intdqdout[72] => io_intdqdout[72].IN1
io_intdqdout[73] => io_intdqdout[73].IN1
io_intdqdout[74] => io_intdqdout[74].IN1
io_intdqdout[75] => io_intdqdout[75].IN1
io_intdqdout[76] => io_intdqdout[76].IN1
io_intdqdout[77] => io_intdqdout[77].IN1
io_intdqdout[78] => io_intdqdout[78].IN1
io_intdqdout[79] => io_intdqdout[79].IN1
io_intdqdout[80] => io_intdqdout[80].IN1
io_intdqdout[81] => io_intdqdout[81].IN1
io_intdqdout[82] => io_intdqdout[82].IN1
io_intdqdout[83] => io_intdqdout[83].IN1
io_intdqdout[84] => io_intdqdout[84].IN1
io_intdqdout[85] => io_intdqdout[85].IN1
io_intdqdout[86] => io_intdqdout[86].IN1
io_intdqdout[87] => io_intdqdout[87].IN1
io_intdqdout[88] => io_intdqdout[88].IN1
io_intdqdout[89] => io_intdqdout[89].IN1
io_intdqdout[90] => io_intdqdout[90].IN1
io_intdqdout[91] => io_intdqdout[91].IN1
io_intdqdout[92] => io_intdqdout[92].IN1
io_intdqdout[93] => io_intdqdout[93].IN1
io_intdqdout[94] => io_intdqdout[94].IN1
io_intdqdout[95] => io_intdqdout[95].IN1
io_intdqdout[96] => io_intdqdout[96].IN1
io_intdqdout[97] => io_intdqdout[97].IN1
io_intdqdout[98] => io_intdqdout[98].IN1
io_intdqdout[99] => io_intdqdout[99].IN1
io_intdqdout[100] => io_intdqdout[100].IN1
io_intdqdout[101] => io_intdqdout[101].IN1
io_intdqdout[102] => io_intdqdout[102].IN1
io_intdqdout[103] => io_intdqdout[103].IN1
io_intdqdout[104] => io_intdqdout[104].IN1
io_intdqdout[105] => io_intdqdout[105].IN1
io_intdqdout[106] => io_intdqdout[106].IN1
io_intdqdout[107] => io_intdqdout[107].IN1
io_intdqdout[108] => io_intdqdout[108].IN1
io_intdqdout[109] => io_intdqdout[109].IN1
io_intdqdout[110] => io_intdqdout[110].IN1
io_intdqdout[111] => io_intdqdout[111].IN1
io_intdqdout[112] => io_intdqdout[112].IN1
io_intdqdout[113] => io_intdqdout[113].IN1
io_intdqdout[114] => io_intdqdout[114].IN1
io_intdqdout[115] => io_intdqdout[115].IN1
io_intdqdout[116] => io_intdqdout[116].IN1
io_intdqdout[117] => io_intdqdout[117].IN1
io_intdqdout[118] => io_intdqdout[118].IN1
io_intdqdout[119] => io_intdqdout[119].IN1
io_intdqdout[120] => io_intdqdout[120].IN1
io_intdqdout[121] => io_intdqdout[121].IN1
io_intdqdout[122] => io_intdqdout[122].IN1
io_intdqdout[123] => io_intdqdout[123].IN1
io_intdqdout[124] => io_intdqdout[124].IN1
io_intdqdout[125] => io_intdqdout[125].IN1
io_intdqdout[126] => io_intdqdout[126].IN1
io_intdqdout[127] => io_intdqdout[127].IN1
io_intdqdout[128] => io_intdqdout[128].IN1
io_intdqdout[129] => io_intdqdout[129].IN1
io_intdqdout[130] => io_intdqdout[130].IN1
io_intdqdout[131] => io_intdqdout[131].IN1
io_intdqdout[132] => io_intdqdout[132].IN1
io_intdqdout[133] => io_intdqdout[133].IN1
io_intdqdout[134] => io_intdqdout[134].IN1
io_intdqdout[135] => io_intdqdout[135].IN1
io_intdqdout[136] => io_intdqdout[136].IN1
io_intdqdout[137] => io_intdqdout[137].IN1
io_intdqdout[138] => io_intdqdout[138].IN1
io_intdqdout[139] => io_intdqdout[139].IN1
io_intdqdout[140] => io_intdqdout[140].IN1
io_intdqdout[141] => io_intdqdout[141].IN1
io_intdqdout[142] => io_intdqdout[142].IN1
io_intdqdout[143] => io_intdqdout[143].IN1
io_intdqdout[144] => io_intdqdout[144].IN1
io_intdqdout[145] => io_intdqdout[145].IN1
io_intdqdout[146] => io_intdqdout[146].IN1
io_intdqdout[147] => io_intdqdout[147].IN1
io_intdqdout[148] => io_intdqdout[148].IN1
io_intdqdout[149] => io_intdqdout[149].IN1
io_intdqdout[150] => io_intdqdout[150].IN1
io_intdqdout[151] => io_intdqdout[151].IN1
io_intdqdout[152] => io_intdqdout[152].IN1
io_intdqdout[153] => io_intdqdout[153].IN1
io_intdqdout[154] => io_intdqdout[154].IN1
io_intdqdout[155] => io_intdqdout[155].IN1
io_intdqdout[156] => io_intdqdout[156].IN1
io_intdqdout[157] => io_intdqdout[157].IN1
io_intdqdout[158] => io_intdqdout[158].IN1
io_intdqdout[159] => io_intdqdout[159].IN1
io_intdqdout[160] => io_intdqdout[160].IN1
io_intdqdout[161] => io_intdqdout[161].IN1
io_intdqdout[162] => io_intdqdout[162].IN1
io_intdqdout[163] => io_intdqdout[163].IN1
io_intdqdout[164] => io_intdqdout[164].IN1
io_intdqdout[165] => io_intdqdout[165].IN1
io_intdqdout[166] => io_intdqdout[166].IN1
io_intdqdout[167] => io_intdqdout[167].IN1
io_intdqdout[168] => io_intdqdout[168].IN1
io_intdqdout[169] => io_intdqdout[169].IN1
io_intdqdout[170] => io_intdqdout[170].IN1
io_intdqdout[171] => io_intdqdout[171].IN1
io_intdqdout[172] => io_intdqdout[172].IN1
io_intdqdout[173] => io_intdqdout[173].IN1
io_intdqdout[174] => io_intdqdout[174].IN1
io_intdqdout[175] => io_intdqdout[175].IN1
io_intdqdout[176] => io_intdqdout[176].IN1
io_intdqdout[177] => io_intdqdout[177].IN1
io_intdqdout[178] => io_intdqdout[178].IN1
io_intdqdout[179] => io_intdqdout[179].IN1
io_intdqoe[0] => io_intdqoe[0].IN1
io_intdqoe[1] => io_intdqoe[1].IN1
io_intdqoe[2] => io_intdqoe[2].IN1
io_intdqoe[3] => io_intdqoe[3].IN1
io_intdqoe[4] => io_intdqoe[4].IN1
io_intdqoe[5] => io_intdqoe[5].IN1
io_intdqoe[6] => io_intdqoe[6].IN1
io_intdqoe[7] => io_intdqoe[7].IN1
io_intdqoe[8] => io_intdqoe[8].IN1
io_intdqoe[9] => io_intdqoe[9].IN1
io_intdqoe[10] => io_intdqoe[10].IN1
io_intdqoe[11] => io_intdqoe[11].IN1
io_intdqoe[12] => io_intdqoe[12].IN1
io_intdqoe[13] => io_intdqoe[13].IN1
io_intdqoe[14] => io_intdqoe[14].IN1
io_intdqoe[15] => io_intdqoe[15].IN1
io_intdqoe[16] => io_intdqoe[16].IN1
io_intdqoe[17] => io_intdqoe[17].IN1
io_intdqoe[18] => io_intdqoe[18].IN1
io_intdqoe[19] => io_intdqoe[19].IN1
io_intdqoe[20] => io_intdqoe[20].IN1
io_intdqoe[21] => io_intdqoe[21].IN1
io_intdqoe[22] => io_intdqoe[22].IN1
io_intdqoe[23] => io_intdqoe[23].IN1
io_intdqoe[24] => io_intdqoe[24].IN1
io_intdqoe[25] => io_intdqoe[25].IN1
io_intdqoe[26] => io_intdqoe[26].IN1
io_intdqoe[27] => io_intdqoe[27].IN1
io_intdqoe[28] => io_intdqoe[28].IN1
io_intdqoe[29] => io_intdqoe[29].IN1
io_intdqoe[30] => io_intdqoe[30].IN1
io_intdqoe[31] => io_intdqoe[31].IN1
io_intdqoe[32] => io_intdqoe[32].IN1
io_intdqoe[33] => io_intdqoe[33].IN1
io_intdqoe[34] => io_intdqoe[34].IN1
io_intdqoe[35] => io_intdqoe[35].IN1
io_intdqoe[36] => io_intdqoe[36].IN1
io_intdqoe[37] => io_intdqoe[37].IN1
io_intdqoe[38] => io_intdqoe[38].IN1
io_intdqoe[39] => io_intdqoe[39].IN1
io_intdqoe[40] => io_intdqoe[40].IN1
io_intdqoe[41] => io_intdqoe[41].IN1
io_intdqoe[42] => io_intdqoe[42].IN1
io_intdqoe[43] => io_intdqoe[43].IN1
io_intdqoe[44] => io_intdqoe[44].IN1
io_intdqoe[45] => io_intdqoe[45].IN1
io_intdqoe[46] => io_intdqoe[46].IN1
io_intdqoe[47] => io_intdqoe[47].IN1
io_intdqoe[48] => io_intdqoe[48].IN1
io_intdqoe[49] => io_intdqoe[49].IN1
io_intdqoe[50] => io_intdqoe[50].IN1
io_intdqoe[51] => io_intdqoe[51].IN1
io_intdqoe[52] => io_intdqoe[52].IN1
io_intdqoe[53] => io_intdqoe[53].IN1
io_intdqoe[54] => io_intdqoe[54].IN1
io_intdqoe[55] => io_intdqoe[55].IN1
io_intdqoe[56] => io_intdqoe[56].IN1
io_intdqoe[57] => io_intdqoe[57].IN1
io_intdqoe[58] => io_intdqoe[58].IN1
io_intdqoe[59] => io_intdqoe[59].IN1
io_intdqoe[60] => io_intdqoe[60].IN1
io_intdqoe[61] => io_intdqoe[61].IN1
io_intdqoe[62] => io_intdqoe[62].IN1
io_intdqoe[63] => io_intdqoe[63].IN1
io_intdqoe[64] => io_intdqoe[64].IN1
io_intdqoe[65] => io_intdqoe[65].IN1
io_intdqoe[66] => io_intdqoe[66].IN1
io_intdqoe[67] => io_intdqoe[67].IN1
io_intdqoe[68] => io_intdqoe[68].IN1
io_intdqoe[69] => io_intdqoe[69].IN1
io_intdqoe[70] => io_intdqoe[70].IN1
io_intdqoe[71] => io_intdqoe[71].IN1
io_intdqoe[72] => io_intdqoe[72].IN1
io_intdqoe[73] => io_intdqoe[73].IN1
io_intdqoe[74] => io_intdqoe[74].IN1
io_intdqoe[75] => io_intdqoe[75].IN1
io_intdqoe[76] => io_intdqoe[76].IN1
io_intdqoe[77] => io_intdqoe[77].IN1
io_intdqoe[78] => io_intdqoe[78].IN1
io_intdqoe[79] => io_intdqoe[79].IN1
io_intdqoe[80] => io_intdqoe[80].IN1
io_intdqoe[81] => io_intdqoe[81].IN1
io_intdqoe[82] => io_intdqoe[82].IN1
io_intdqoe[83] => io_intdqoe[83].IN1
io_intdqoe[84] => io_intdqoe[84].IN1
io_intdqoe[85] => io_intdqoe[85].IN1
io_intdqoe[86] => io_intdqoe[86].IN1
io_intdqoe[87] => io_intdqoe[87].IN1
io_intdqoe[88] => io_intdqoe[88].IN1
io_intdqoe[89] => io_intdqoe[89].IN1
io_intdqsbdout[0] => io_intdqsbdout[0].IN1
io_intdqsbdout[1] => io_intdqsbdout[1].IN1
io_intdqsbdout[2] => io_intdqsbdout[2].IN1
io_intdqsbdout[3] => io_intdqsbdout[3].IN1
io_intdqsbdout[4] => io_intdqsbdout[4].IN1
io_intdqsbdout[5] => io_intdqsbdout[5].IN1
io_intdqsbdout[6] => io_intdqsbdout[6].IN1
io_intdqsbdout[7] => io_intdqsbdout[7].IN1
io_intdqsbdout[8] => io_intdqsbdout[8].IN1
io_intdqsbdout[9] => io_intdqsbdout[9].IN1
io_intdqsbdout[10] => io_intdqsbdout[10].IN1
io_intdqsbdout[11] => io_intdqsbdout[11].IN1
io_intdqsbdout[12] => io_intdqsbdout[12].IN1
io_intdqsbdout[13] => io_intdqsbdout[13].IN1
io_intdqsbdout[14] => io_intdqsbdout[14].IN1
io_intdqsbdout[15] => io_intdqsbdout[15].IN1
io_intdqsbdout[16] => io_intdqsbdout[16].IN1
io_intdqsbdout[17] => io_intdqsbdout[17].IN1
io_intdqsbdout[18] => io_intdqsbdout[18].IN1
io_intdqsbdout[19] => io_intdqsbdout[19].IN1
io_intdqsboe[0] => io_intdqsboe[0].IN1
io_intdqsboe[1] => io_intdqsboe[1].IN1
io_intdqsboe[2] => io_intdqsboe[2].IN1
io_intdqsboe[3] => io_intdqsboe[3].IN1
io_intdqsboe[4] => io_intdqsboe[4].IN1
io_intdqsboe[5] => io_intdqsboe[5].IN1
io_intdqsboe[6] => io_intdqsboe[6].IN1
io_intdqsboe[7] => io_intdqsboe[7].IN1
io_intdqsboe[8] => io_intdqsboe[8].IN1
io_intdqsboe[9] => io_intdqsboe[9].IN1
io_intdqsdout[0] => io_intdqsdout[0].IN1
io_intdqsdout[1] => io_intdqsdout[1].IN1
io_intdqsdout[2] => io_intdqsdout[2].IN1
io_intdqsdout[3] => io_intdqsdout[3].IN1
io_intdqsdout[4] => io_intdqsdout[4].IN1
io_intdqsdout[5] => io_intdqsdout[5].IN1
io_intdqsdout[6] => io_intdqsdout[6].IN1
io_intdqsdout[7] => io_intdqsdout[7].IN1
io_intdqsdout[8] => io_intdqsdout[8].IN1
io_intdqsdout[9] => io_intdqsdout[9].IN1
io_intdqsdout[10] => io_intdqsdout[10].IN1
io_intdqsdout[11] => io_intdqsdout[11].IN1
io_intdqsdout[12] => io_intdqsdout[12].IN1
io_intdqsdout[13] => io_intdqsdout[13].IN1
io_intdqsdout[14] => io_intdqsdout[14].IN1
io_intdqsdout[15] => io_intdqsdout[15].IN1
io_intdqsdout[16] => io_intdqsdout[16].IN1
io_intdqsdout[17] => io_intdqsdout[17].IN1
io_intdqsdout[18] => io_intdqsdout[18].IN1
io_intdqsdout[19] => io_intdqsdout[19].IN1
io_intdqslogicdqsena[0] => io_intdqslogicdqsena[0].IN1
io_intdqslogicdqsena[1] => io_intdqslogicdqsena[1].IN1
io_intdqslogicdqsena[2] => io_intdqslogicdqsena[2].IN1
io_intdqslogicdqsena[3] => io_intdqslogicdqsena[3].IN1
io_intdqslogicdqsena[4] => io_intdqslogicdqsena[4].IN1
io_intdqslogicdqsena[5] => io_intdqslogicdqsena[5].IN1
io_intdqslogicdqsena[6] => io_intdqslogicdqsena[6].IN1
io_intdqslogicdqsena[7] => io_intdqslogicdqsena[7].IN1
io_intdqslogicdqsena[8] => io_intdqslogicdqsena[8].IN1
io_intdqslogicdqsena[9] => io_intdqslogicdqsena[9].IN1
io_intdqslogicfiforeset[0] => io_intdqslogicfiforeset[0].IN1
io_intdqslogicfiforeset[1] => io_intdqslogicfiforeset[1].IN1
io_intdqslogicfiforeset[2] => io_intdqslogicfiforeset[2].IN1
io_intdqslogicfiforeset[3] => io_intdqslogicfiforeset[3].IN1
io_intdqslogicfiforeset[4] => io_intdqslogicfiforeset[4].IN1
io_intdqslogicincrdataen[0] => io_intdqslogicincrdataen[0].IN1
io_intdqslogicincrdataen[1] => io_intdqslogicincrdataen[1].IN1
io_intdqslogicincrdataen[2] => io_intdqslogicincrdataen[2].IN1
io_intdqslogicincrdataen[3] => io_intdqslogicincrdataen[3].IN1
io_intdqslogicincrdataen[4] => io_intdqslogicincrdataen[4].IN1
io_intdqslogicincrdataen[5] => io_intdqslogicincrdataen[5].IN1
io_intdqslogicincrdataen[6] => io_intdqslogicincrdataen[6].IN1
io_intdqslogicincrdataen[7] => io_intdqslogicincrdataen[7].IN1
io_intdqslogicincrdataen[8] => io_intdqslogicincrdataen[8].IN1
io_intdqslogicincrdataen[9] => io_intdqslogicincrdataen[9].IN1
io_intdqslogicincwrptr[0] => io_intdqslogicincwrptr[0].IN1
io_intdqslogicincwrptr[1] => io_intdqslogicincwrptr[1].IN1
io_intdqslogicincwrptr[2] => io_intdqslogicincwrptr[2].IN1
io_intdqslogicincwrptr[3] => io_intdqslogicincwrptr[3].IN1
io_intdqslogicincwrptr[4] => io_intdqslogicincwrptr[4].IN1
io_intdqslogicincwrptr[5] => io_intdqslogicincwrptr[5].IN1
io_intdqslogicincwrptr[6] => io_intdqslogicincwrptr[6].IN1
io_intdqslogicincwrptr[7] => io_intdqslogicincwrptr[7].IN1
io_intdqslogicincwrptr[8] => io_intdqslogicincwrptr[8].IN1
io_intdqslogicincwrptr[9] => io_intdqslogicincwrptr[9].IN1
io_intdqslogicoct[0] => io_intdqslogicoct[0].IN1
io_intdqslogicoct[1] => io_intdqslogicoct[1].IN1
io_intdqslogicoct[2] => io_intdqslogicoct[2].IN1
io_intdqslogicoct[3] => io_intdqslogicoct[3].IN1
io_intdqslogicoct[4] => io_intdqslogicoct[4].IN1
io_intdqslogicoct[5] => io_intdqslogicoct[5].IN1
io_intdqslogicoct[6] => io_intdqslogicoct[6].IN1
io_intdqslogicoct[7] => io_intdqslogicoct[7].IN1
io_intdqslogicoct[8] => io_intdqslogicoct[8].IN1
io_intdqslogicoct[9] => io_intdqslogicoct[9].IN1
io_intdqslogicrdatavalid[0] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[1] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[2] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[3] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[4] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicreadlatency[0] => io_intdqslogicreadlatency[0].IN1
io_intdqslogicreadlatency[1] => io_intdqslogicreadlatency[1].IN1
io_intdqslogicreadlatency[2] => io_intdqslogicreadlatency[2].IN1
io_intdqslogicreadlatency[3] => io_intdqslogicreadlatency[3].IN1
io_intdqslogicreadlatency[4] => io_intdqslogicreadlatency[4].IN1
io_intdqslogicreadlatency[5] => io_intdqslogicreadlatency[5].IN1
io_intdqslogicreadlatency[6] => io_intdqslogicreadlatency[6].IN1
io_intdqslogicreadlatency[7] => io_intdqslogicreadlatency[7].IN1
io_intdqslogicreadlatency[8] => io_intdqslogicreadlatency[8].IN1
io_intdqslogicreadlatency[9] => io_intdqslogicreadlatency[9].IN1
io_intdqslogicreadlatency[10] => io_intdqslogicreadlatency[10].IN1
io_intdqslogicreadlatency[11] => io_intdqslogicreadlatency[11].IN1
io_intdqslogicreadlatency[12] => io_intdqslogicreadlatency[12].IN1
io_intdqslogicreadlatency[13] => io_intdqslogicreadlatency[13].IN1
io_intdqslogicreadlatency[14] => io_intdqslogicreadlatency[14].IN1
io_intdqslogicreadlatency[15] => io_intdqslogicreadlatency[15].IN1
io_intdqslogicreadlatency[16] => io_intdqslogicreadlatency[16].IN1
io_intdqslogicreadlatency[17] => io_intdqslogicreadlatency[17].IN1
io_intdqslogicreadlatency[18] => io_intdqslogicreadlatency[18].IN1
io_intdqslogicreadlatency[19] => io_intdqslogicreadlatency[19].IN1
io_intdqslogicreadlatency[20] => io_intdqslogicreadlatency[20].IN1
io_intdqslogicreadlatency[21] => io_intdqslogicreadlatency[21].IN1
io_intdqslogicreadlatency[22] => io_intdqslogicreadlatency[22].IN1
io_intdqslogicreadlatency[23] => io_intdqslogicreadlatency[23].IN1
io_intdqslogicreadlatency[24] => io_intdqslogicreadlatency[24].IN1
io_intdqsoe[0] => io_intdqsoe[0].IN1
io_intdqsoe[1] => io_intdqsoe[1].IN1
io_intdqsoe[2] => io_intdqsoe[2].IN1
io_intdqsoe[3] => io_intdqsoe[3].IN1
io_intdqsoe[4] => io_intdqsoe[4].IN1
io_intdqsoe[5] => io_intdqsoe[5].IN1
io_intdqsoe[6] => io_intdqsoe[6].IN1
io_intdqsoe[7] => io_intdqsoe[7].IN1
io_intdqsoe[8] => io_intdqsoe[8].IN1
io_intdqsoe[9] => io_intdqsoe[9].IN1
io_intodtdout[0] => io_intodtdout[0].IN1
io_intodtdout[1] => io_intodtdout[1].IN1
io_intodtdout[2] => io_intodtdout[2].IN1
io_intodtdout[3] => io_intodtdout[3].IN1
io_intodtdout[4] => io_intodtdout[4].IN1
io_intodtdout[5] => io_intodtdout[5].IN1
io_intodtdout[6] => io_intodtdout[6].IN1
io_intodtdout[7] => io_intodtdout[7].IN1
io_intrasndout[0] => io_intrasndout[0].IN1
io_intrasndout[1] => io_intrasndout[1].IN1
io_intrasndout[2] => io_intrasndout[2].IN1
io_intrasndout[3] => io_intrasndout[3].IN1
io_intresetndout[0] => io_intresetndout[0].IN1
io_intresetndout[1] => io_intresetndout[1].IN1
io_intresetndout[2] => io_intresetndout[2].IN1
io_intresetndout[3] => io_intresetndout[3].IN1
io_intwendout[0] => io_intwendout[0].IN1
io_intwendout[1] => io_intwendout[1].IN1
io_intwendout[2] => io_intwendout[2].IN1
io_intwendout[3] => io_intwendout[3].IN1
io_intafirlat[0] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[1] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[2] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[3] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[4] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafiwlat[0] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[1] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[2] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[3] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intaficalfail <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intaficalfail
io_intaficalsuccess <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.io_intaficalsuccess
mem_ca[0] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_a
mem_ca[1] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_a
mem_ca[2] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_a
mem_ca[3] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_a
mem_ca[4] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_a
mem_ca[5] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_a
mem_ca[6] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_a
mem_ca[7] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_a
mem_ca[8] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_a
mem_ca[9] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_a
mem_ck[0] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_ck
mem_ck_n[0] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_ck_n
mem_cke[0] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_cke
mem_cs_n[0] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_cs_n
mem_dm[0] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dm
mem_dm[1] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dm
mem_dm[2] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dm
mem_dm[3] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dm
mem_dq[0] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[1] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[2] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[3] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[4] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[5] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[6] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[7] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[8] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[9] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[10] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[11] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[12] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[13] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[14] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[15] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[16] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[17] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[18] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[19] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[20] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[21] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[22] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[23] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[24] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[25] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[26] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[27] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[28] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[29] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[30] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[31] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dq
mem_dqs[0] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs[1] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs[2] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs[3] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs_n[0] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_dqs_n[1] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_dqs_n[2] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_dqs_n[3] <> fpga_lpddr2_p0_acv_hard_memphy:umemphy.mem_dqs_n
avl_clk <= pll_avl_clk.DB_MAX_OUTPUT_PORT_TYPE
scc_clk <= pll_config_clk.DB_MAX_OUTPUT_PORT_TYPE
avl_reset_n <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.reset_n_avl_clk
scc_reset_n <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.reset_n_scc_clk
scc_data[0] => scc_data[0].IN1
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_ena[2] => scc_dqs_ena[2].IN1
scc_dqs_ena[3] => scc_dqs_ena[3].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dqs_io_ena[2] => scc_dqs_io_ena[2].IN1
scc_dqs_io_ena[3] => scc_dqs_io_ena[3].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dq_ena[16] => scc_dq_ena[16].IN1
scc_dq_ena[17] => scc_dq_ena[17].IN1
scc_dq_ena[18] => scc_dq_ena[18].IN1
scc_dq_ena[19] => scc_dq_ena[19].IN1
scc_dq_ena[20] => scc_dq_ena[20].IN1
scc_dq_ena[21] => scc_dq_ena[21].IN1
scc_dq_ena[22] => scc_dq_ena[22].IN1
scc_dq_ena[23] => scc_dq_ena[23].IN1
scc_dq_ena[24] => scc_dq_ena[24].IN1
scc_dq_ena[25] => scc_dq_ena[25].IN1
scc_dq_ena[26] => scc_dq_ena[26].IN1
scc_dq_ena[27] => scc_dq_ena[27].IN1
scc_dq_ena[28] => scc_dq_ena[28].IN1
scc_dq_ena[29] => scc_dq_ena[29].IN1
scc_dq_ena[30] => scc_dq_ena[30].IN1
scc_dq_ena[31] => scc_dq_ena[31].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_dm_ena[2] => scc_dm_ena[2].IN1
scc_dm_ena[3] => scc_dm_ena[3].IN1
scc_upd[0] => scc_upd[0].IN1
capture_strobe_tracking[0] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[1] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[2] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[3] <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
phy_clk <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.phy_clk
ctl_clk <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.ctl_clk
phy_reset_n <= fpga_lpddr2_p0_acv_hard_memphy:umemphy.phy_reset_n


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy
global_reset_n => global_reset_n.IN1
soft_reset_n => soft_reset_n.IN1
ctl_reset_n <= hphy_inst.O_CTLRESETN
ctl_reset_export_n <= fpga_lpddr2_p0_reset:ureset.ctl_reset_export_n
afi_reset_n <= fpga_lpddr2_p0_reset:ureset.reset_n_afi_clk
pll_locked => pll_locked.IN1
oct_ctl_rs_value[0] => oct_ctl_rs_value[0].IN1
oct_ctl_rs_value[1] => oct_ctl_rs_value[1].IN1
oct_ctl_rs_value[2] => oct_ctl_rs_value[2].IN1
oct_ctl_rs_value[3] => oct_ctl_rs_value[3].IN1
oct_ctl_rs_value[4] => oct_ctl_rs_value[4].IN1
oct_ctl_rs_value[5] => oct_ctl_rs_value[5].IN1
oct_ctl_rs_value[6] => oct_ctl_rs_value[6].IN1
oct_ctl_rs_value[7] => oct_ctl_rs_value[7].IN1
oct_ctl_rs_value[8] => oct_ctl_rs_value[8].IN1
oct_ctl_rs_value[9] => oct_ctl_rs_value[9].IN1
oct_ctl_rs_value[10] => oct_ctl_rs_value[10].IN1
oct_ctl_rs_value[11] => oct_ctl_rs_value[11].IN1
oct_ctl_rs_value[12] => oct_ctl_rs_value[12].IN1
oct_ctl_rs_value[13] => oct_ctl_rs_value[13].IN1
oct_ctl_rs_value[14] => oct_ctl_rs_value[14].IN1
oct_ctl_rs_value[15] => oct_ctl_rs_value[15].IN1
oct_ctl_rt_value[0] => oct_ctl_rt_value[0].IN1
oct_ctl_rt_value[1] => oct_ctl_rt_value[1].IN1
oct_ctl_rt_value[2] => oct_ctl_rt_value[2].IN1
oct_ctl_rt_value[3] => oct_ctl_rt_value[3].IN1
oct_ctl_rt_value[4] => oct_ctl_rt_value[4].IN1
oct_ctl_rt_value[5] => oct_ctl_rt_value[5].IN1
oct_ctl_rt_value[6] => oct_ctl_rt_value[6].IN1
oct_ctl_rt_value[7] => oct_ctl_rt_value[7].IN1
oct_ctl_rt_value[8] => oct_ctl_rt_value[8].IN1
oct_ctl_rt_value[9] => oct_ctl_rt_value[9].IN1
oct_ctl_rt_value[10] => oct_ctl_rt_value[10].IN1
oct_ctl_rt_value[11] => oct_ctl_rt_value[11].IN1
oct_ctl_rt_value[12] => oct_ctl_rt_value[12].IN1
oct_ctl_rt_value[13] => oct_ctl_rt_value[13].IN1
oct_ctl_rt_value[14] => oct_ctl_rt_value[14].IN1
oct_ctl_rt_value[15] => oct_ctl_rt_value[15].IN1
afi_addr[0] => hphy_inst.I_AFIADDR
afi_addr[1] => hphy_inst.I_AFIADDR1
afi_addr[2] => hphy_inst.I_AFIADDR2
afi_addr[3] => hphy_inst.I_AFIADDR3
afi_addr[4] => hphy_inst.I_AFIADDR4
afi_addr[5] => hphy_inst.I_AFIADDR5
afi_addr[6] => hphy_inst.I_AFIADDR6
afi_addr[7] => hphy_inst.I_AFIADDR7
afi_addr[8] => hphy_inst.I_AFIADDR8
afi_addr[9] => hphy_inst.I_AFIADDR9
afi_addr[10] => hphy_inst.I_AFIADDR10
afi_addr[11] => hphy_inst.I_AFIADDR11
afi_addr[12] => hphy_inst.I_AFIADDR12
afi_addr[13] => hphy_inst.I_AFIADDR13
afi_addr[14] => hphy_inst.I_AFIADDR14
afi_addr[15] => hphy_inst.I_AFIADDR15
afi_addr[16] => hphy_inst.I_AFIADDR16
afi_addr[17] => hphy_inst.I_AFIADDR17
afi_addr[18] => hphy_inst.I_AFIADDR18
afi_addr[19] => hphy_inst.I_AFIADDR19
afi_ba[0] => hphy_inst.I_AFIBA
afi_ba[1] => hphy_inst.I_AFIBA1
afi_ba[2] => hphy_inst.I_AFIBA2
afi_cke[0] => hphy_inst.I_AFICKE
afi_cke[1] => hphy_inst.I_AFICKE1
afi_cs_n[0] => hphy_inst.I_AFICSN
afi_cs_n[1] => hphy_inst.I_AFICSN1
afi_ras_n[0] => hphy_inst.I_AFIRASN
afi_we_n[0] => hphy_inst.I_AFIWEN
afi_cas_n[0] => hphy_inst.I_AFICASN
afi_rst_n[0] => hphy_inst.I_AFIRSTN
afi_odt[0] => hphy_inst.I_AFIODT
afi_odt[1] => hphy_inst.I_AFIODT1
afi_mem_clk_disable[0] => hphy_inst.I_AFIMEMCLKDISABLE
afi_dqs_burst[0] => hphy_inst.I_AFIDQSBURST
afi_dqs_burst[1] => hphy_inst.I_AFIDQSBURST1
afi_dqs_burst[2] => hphy_inst.I_AFIDQSBURST2
afi_dqs_burst[3] => hphy_inst.I_AFIDQSBURST3
afi_dqs_burst[4] => hphy_inst.I_AFIDQSBURST4
afi_wdata_valid[0] => hphy_inst.I_AFIWDATAVALID
afi_wdata_valid[1] => hphy_inst.I_AFIWDATAVALID1
afi_wdata_valid[2] => hphy_inst.I_AFIWDATAVALID2
afi_wdata_valid[3] => hphy_inst.I_AFIWDATAVALID3
afi_wdata_valid[4] => hphy_inst.I_AFIWDATAVALID4
afi_wdata[0] => hphy_inst.I_AFIWDATA
afi_wdata[1] => hphy_inst.I_AFIWDATA1
afi_wdata[2] => hphy_inst.I_AFIWDATA2
afi_wdata[3] => hphy_inst.I_AFIWDATA3
afi_wdata[4] => hphy_inst.I_AFIWDATA4
afi_wdata[5] => hphy_inst.I_AFIWDATA5
afi_wdata[6] => hphy_inst.I_AFIWDATA6
afi_wdata[7] => hphy_inst.I_AFIWDATA7
afi_wdata[8] => hphy_inst.I_AFIWDATA8
afi_wdata[9] => hphy_inst.I_AFIWDATA9
afi_wdata[10] => hphy_inst.I_AFIWDATA10
afi_wdata[11] => hphy_inst.I_AFIWDATA11
afi_wdata[12] => hphy_inst.I_AFIWDATA12
afi_wdata[13] => hphy_inst.I_AFIWDATA13
afi_wdata[14] => hphy_inst.I_AFIWDATA14
afi_wdata[15] => hphy_inst.I_AFIWDATA15
afi_wdata[16] => hphy_inst.I_AFIWDATA16
afi_wdata[17] => hphy_inst.I_AFIWDATA17
afi_wdata[18] => hphy_inst.I_AFIWDATA18
afi_wdata[19] => hphy_inst.I_AFIWDATA19
afi_wdata[20] => hphy_inst.I_AFIWDATA20
afi_wdata[21] => hphy_inst.I_AFIWDATA21
afi_wdata[22] => hphy_inst.I_AFIWDATA22
afi_wdata[23] => hphy_inst.I_AFIWDATA23
afi_wdata[24] => hphy_inst.I_AFIWDATA24
afi_wdata[25] => hphy_inst.I_AFIWDATA25
afi_wdata[26] => hphy_inst.I_AFIWDATA26
afi_wdata[27] => hphy_inst.I_AFIWDATA27
afi_wdata[28] => hphy_inst.I_AFIWDATA28
afi_wdata[29] => hphy_inst.I_AFIWDATA29
afi_wdata[30] => hphy_inst.I_AFIWDATA30
afi_wdata[31] => hphy_inst.I_AFIWDATA31
afi_wdata[32] => hphy_inst.I_AFIWDATA32
afi_wdata[33] => hphy_inst.I_AFIWDATA33
afi_wdata[34] => hphy_inst.I_AFIWDATA34
afi_wdata[35] => hphy_inst.I_AFIWDATA35
afi_wdata[36] => hphy_inst.I_AFIWDATA36
afi_wdata[37] => hphy_inst.I_AFIWDATA37
afi_wdata[38] => hphy_inst.I_AFIWDATA38
afi_wdata[39] => hphy_inst.I_AFIWDATA39
afi_wdata[40] => hphy_inst.I_AFIWDATA40
afi_wdata[41] => hphy_inst.I_AFIWDATA41
afi_wdata[42] => hphy_inst.I_AFIWDATA42
afi_wdata[43] => hphy_inst.I_AFIWDATA43
afi_wdata[44] => hphy_inst.I_AFIWDATA44
afi_wdata[45] => hphy_inst.I_AFIWDATA45
afi_wdata[46] => hphy_inst.I_AFIWDATA46
afi_wdata[47] => hphy_inst.I_AFIWDATA47
afi_wdata[48] => hphy_inst.I_AFIWDATA48
afi_wdata[49] => hphy_inst.I_AFIWDATA49
afi_wdata[50] => hphy_inst.I_AFIWDATA50
afi_wdata[51] => hphy_inst.I_AFIWDATA51
afi_wdata[52] => hphy_inst.I_AFIWDATA52
afi_wdata[53] => hphy_inst.I_AFIWDATA53
afi_wdata[54] => hphy_inst.I_AFIWDATA54
afi_wdata[55] => hphy_inst.I_AFIWDATA55
afi_wdata[56] => hphy_inst.I_AFIWDATA56
afi_wdata[57] => hphy_inst.I_AFIWDATA57
afi_wdata[58] => hphy_inst.I_AFIWDATA58
afi_wdata[59] => hphy_inst.I_AFIWDATA59
afi_wdata[60] => hphy_inst.I_AFIWDATA60
afi_wdata[61] => hphy_inst.I_AFIWDATA61
afi_wdata[62] => hphy_inst.I_AFIWDATA62
afi_wdata[63] => hphy_inst.I_AFIWDATA63
afi_wdata[64] => hphy_inst.I_AFIWDATA64
afi_wdata[65] => hphy_inst.I_AFIWDATA65
afi_wdata[66] => hphy_inst.I_AFIWDATA66
afi_wdata[67] => hphy_inst.I_AFIWDATA67
afi_wdata[68] => hphy_inst.I_AFIWDATA68
afi_wdata[69] => hphy_inst.I_AFIWDATA69
afi_wdata[70] => hphy_inst.I_AFIWDATA70
afi_wdata[71] => hphy_inst.I_AFIWDATA71
afi_wdata[72] => hphy_inst.I_AFIWDATA72
afi_wdata[73] => hphy_inst.I_AFIWDATA73
afi_wdata[74] => hphy_inst.I_AFIWDATA74
afi_wdata[75] => hphy_inst.I_AFIWDATA75
afi_wdata[76] => hphy_inst.I_AFIWDATA76
afi_wdata[77] => hphy_inst.I_AFIWDATA77
afi_wdata[78] => hphy_inst.I_AFIWDATA78
afi_wdata[79] => hphy_inst.I_AFIWDATA79
afi_dm[0] => hphy_inst.I_AFIDM
afi_dm[1] => hphy_inst.I_AFIDM1
afi_dm[2] => hphy_inst.I_AFIDM2
afi_dm[3] => hphy_inst.I_AFIDM3
afi_dm[4] => hphy_inst.I_AFIDM4
afi_dm[5] => hphy_inst.I_AFIDM5
afi_dm[6] => hphy_inst.I_AFIDM6
afi_dm[7] => hphy_inst.I_AFIDM7
afi_dm[8] => hphy_inst.I_AFIDM8
afi_dm[9] => hphy_inst.I_AFIDM9
afi_rdata[0] <= hphy_inst.O_AFIRDATA
afi_rdata[1] <= hphy_inst.O_AFIRDATA1
afi_rdata[2] <= hphy_inst.O_AFIRDATA2
afi_rdata[3] <= hphy_inst.O_AFIRDATA3
afi_rdata[4] <= hphy_inst.O_AFIRDATA4
afi_rdata[5] <= hphy_inst.O_AFIRDATA5
afi_rdata[6] <= hphy_inst.O_AFIRDATA6
afi_rdata[7] <= hphy_inst.O_AFIRDATA7
afi_rdata[8] <= hphy_inst.O_AFIRDATA8
afi_rdata[9] <= hphy_inst.O_AFIRDATA9
afi_rdata[10] <= hphy_inst.O_AFIRDATA10
afi_rdata[11] <= hphy_inst.O_AFIRDATA11
afi_rdata[12] <= hphy_inst.O_AFIRDATA12
afi_rdata[13] <= hphy_inst.O_AFIRDATA13
afi_rdata[14] <= hphy_inst.O_AFIRDATA14
afi_rdata[15] <= hphy_inst.O_AFIRDATA15
afi_rdata[16] <= hphy_inst.O_AFIRDATA16
afi_rdata[17] <= hphy_inst.O_AFIRDATA17
afi_rdata[18] <= hphy_inst.O_AFIRDATA18
afi_rdata[19] <= hphy_inst.O_AFIRDATA19
afi_rdata[20] <= hphy_inst.O_AFIRDATA20
afi_rdata[21] <= hphy_inst.O_AFIRDATA21
afi_rdata[22] <= hphy_inst.O_AFIRDATA22
afi_rdata[23] <= hphy_inst.O_AFIRDATA23
afi_rdata[24] <= hphy_inst.O_AFIRDATA24
afi_rdata[25] <= hphy_inst.O_AFIRDATA25
afi_rdata[26] <= hphy_inst.O_AFIRDATA26
afi_rdata[27] <= hphy_inst.O_AFIRDATA27
afi_rdata[28] <= hphy_inst.O_AFIRDATA28
afi_rdata[29] <= hphy_inst.O_AFIRDATA29
afi_rdata[30] <= hphy_inst.O_AFIRDATA30
afi_rdata[31] <= hphy_inst.O_AFIRDATA31
afi_rdata[32] <= hphy_inst.O_AFIRDATA32
afi_rdata[33] <= hphy_inst.O_AFIRDATA33
afi_rdata[34] <= hphy_inst.O_AFIRDATA34
afi_rdata[35] <= hphy_inst.O_AFIRDATA35
afi_rdata[36] <= hphy_inst.O_AFIRDATA36
afi_rdata[37] <= hphy_inst.O_AFIRDATA37
afi_rdata[38] <= hphy_inst.O_AFIRDATA38
afi_rdata[39] <= hphy_inst.O_AFIRDATA39
afi_rdata[40] <= hphy_inst.O_AFIRDATA40
afi_rdata[41] <= hphy_inst.O_AFIRDATA41
afi_rdata[42] <= hphy_inst.O_AFIRDATA42
afi_rdata[43] <= hphy_inst.O_AFIRDATA43
afi_rdata[44] <= hphy_inst.O_AFIRDATA44
afi_rdata[45] <= hphy_inst.O_AFIRDATA45
afi_rdata[46] <= hphy_inst.O_AFIRDATA46
afi_rdata[47] <= hphy_inst.O_AFIRDATA47
afi_rdata[48] <= hphy_inst.O_AFIRDATA48
afi_rdata[49] <= hphy_inst.O_AFIRDATA49
afi_rdata[50] <= hphy_inst.O_AFIRDATA50
afi_rdata[51] <= hphy_inst.O_AFIRDATA51
afi_rdata[52] <= hphy_inst.O_AFIRDATA52
afi_rdata[53] <= hphy_inst.O_AFIRDATA53
afi_rdata[54] <= hphy_inst.O_AFIRDATA54
afi_rdata[55] <= hphy_inst.O_AFIRDATA55
afi_rdata[56] <= hphy_inst.O_AFIRDATA56
afi_rdata[57] <= hphy_inst.O_AFIRDATA57
afi_rdata[58] <= hphy_inst.O_AFIRDATA58
afi_rdata[59] <= hphy_inst.O_AFIRDATA59
afi_rdata[60] <= hphy_inst.O_AFIRDATA60
afi_rdata[61] <= hphy_inst.O_AFIRDATA61
afi_rdata[62] <= hphy_inst.O_AFIRDATA62
afi_rdata[63] <= hphy_inst.O_AFIRDATA63
afi_rdata[64] <= hphy_inst.O_AFIRDATA64
afi_rdata[65] <= hphy_inst.O_AFIRDATA65
afi_rdata[66] <= hphy_inst.O_AFIRDATA66
afi_rdata[67] <= hphy_inst.O_AFIRDATA67
afi_rdata[68] <= hphy_inst.O_AFIRDATA68
afi_rdata[69] <= hphy_inst.O_AFIRDATA69
afi_rdata[70] <= hphy_inst.O_AFIRDATA70
afi_rdata[71] <= hphy_inst.O_AFIRDATA71
afi_rdata[72] <= hphy_inst.O_AFIRDATA72
afi_rdata[73] <= hphy_inst.O_AFIRDATA73
afi_rdata[74] <= hphy_inst.O_AFIRDATA74
afi_rdata[75] <= hphy_inst.O_AFIRDATA75
afi_rdata[76] <= hphy_inst.O_AFIRDATA76
afi_rdata[77] <= hphy_inst.O_AFIRDATA77
afi_rdata[78] <= hphy_inst.O_AFIRDATA78
afi_rdata[79] <= hphy_inst.O_AFIRDATA79
afi_rdata_en[0] => hphy_inst.I_AFIRDATAEN
afi_rdata_en[1] => hphy_inst.I_AFIRDATAEN1
afi_rdata_en[2] => hphy_inst.I_AFIRDATAEN2
afi_rdata_en[3] => hphy_inst.I_AFIRDATAEN3
afi_rdata_en[4] => hphy_inst.I_AFIRDATAEN4
afi_rdata_en_full[0] => hphy_inst.I_AFIRDATAENFULL
afi_rdata_en_full[1] => hphy_inst.I_AFIRDATAENFULL1
afi_rdata_en_full[2] => hphy_inst.I_AFIRDATAENFULL2
afi_rdata_en_full[3] => hphy_inst.I_AFIRDATAENFULL3
afi_rdata_en_full[4] => hphy_inst.I_AFIRDATAENFULL4
afi_rdata_valid[0] <= hphy_inst.O_AFIRDATAVALID
afi_wlat[0] <= hphy_inst.O_AFIWLAT
afi_wlat[1] <= hphy_inst.O_AFIWLAT1
afi_wlat[2] <= hphy_inst.O_AFIWLAT2
afi_wlat[3] <= hphy_inst.O_AFIWLAT3
afi_rlat[0] <= hphy_inst.O_AFIRLAT
afi_rlat[1] <= hphy_inst.O_AFIRLAT1
afi_rlat[2] <= hphy_inst.O_AFIRLAT2
afi_rlat[3] <= hphy_inst.O_AFIRLAT3
afi_rlat[4] <= hphy_inst.O_AFIRLAT4
afi_cal_success <= hphy_inst.O_AFICALSUCCESS
afi_cal_fail <= hphy_inst.O_AFICALFAIL
avl_read => hphy_inst.I_AVLREAD
avl_write => hphy_inst.I_AVLWRITE
avl_address[0] => hphy_inst.I_AVLADDRESS
avl_address[1] => hphy_inst.I_AVLADDRESS1
avl_address[2] => hphy_inst.I_AVLADDRESS2
avl_address[3] => hphy_inst.I_AVLADDRESS3
avl_address[4] => hphy_inst.I_AVLADDRESS4
avl_address[5] => hphy_inst.I_AVLADDRESS5
avl_address[6] => hphy_inst.I_AVLADDRESS6
avl_address[7] => hphy_inst.I_AVLADDRESS7
avl_address[8] => hphy_inst.I_AVLADDRESS8
avl_address[9] => hphy_inst.I_AVLADDRESS9
avl_address[10] => hphy_inst.I_AVLADDRESS10
avl_address[11] => hphy_inst.I_AVLADDRESS11
avl_address[12] => hphy_inst.I_AVLADDRESS12
avl_address[13] => hphy_inst.I_AVLADDRESS13
avl_address[14] => hphy_inst.I_AVLADDRESS14
avl_address[15] => hphy_inst.I_AVLADDRESS15
avl_writedata[0] => hphy_inst.I_AVLWRITEDATA
avl_writedata[1] => hphy_inst.I_AVLWRITEDATA1
avl_writedata[2] => hphy_inst.I_AVLWRITEDATA2
avl_writedata[3] => hphy_inst.I_AVLWRITEDATA3
avl_writedata[4] => hphy_inst.I_AVLWRITEDATA4
avl_writedata[5] => hphy_inst.I_AVLWRITEDATA5
avl_writedata[6] => hphy_inst.I_AVLWRITEDATA6
avl_writedata[7] => hphy_inst.I_AVLWRITEDATA7
avl_writedata[8] => hphy_inst.I_AVLWRITEDATA8
avl_writedata[9] => hphy_inst.I_AVLWRITEDATA9
avl_writedata[10] => hphy_inst.I_AVLWRITEDATA10
avl_writedata[11] => hphy_inst.I_AVLWRITEDATA11
avl_writedata[12] => hphy_inst.I_AVLWRITEDATA12
avl_writedata[13] => hphy_inst.I_AVLWRITEDATA13
avl_writedata[14] => hphy_inst.I_AVLWRITEDATA14
avl_writedata[15] => hphy_inst.I_AVLWRITEDATA15
avl_writedata[16] => hphy_inst.I_AVLWRITEDATA16
avl_writedata[17] => hphy_inst.I_AVLWRITEDATA17
avl_writedata[18] => hphy_inst.I_AVLWRITEDATA18
avl_writedata[19] => hphy_inst.I_AVLWRITEDATA19
avl_writedata[20] => hphy_inst.I_AVLWRITEDATA20
avl_writedata[21] => hphy_inst.I_AVLWRITEDATA21
avl_writedata[22] => hphy_inst.I_AVLWRITEDATA22
avl_writedata[23] => hphy_inst.I_AVLWRITEDATA23
avl_writedata[24] => hphy_inst.I_AVLWRITEDATA24
avl_writedata[25] => hphy_inst.I_AVLWRITEDATA25
avl_writedata[26] => hphy_inst.I_AVLWRITEDATA26
avl_writedata[27] => hphy_inst.I_AVLWRITEDATA27
avl_writedata[28] => hphy_inst.I_AVLWRITEDATA28
avl_writedata[29] => hphy_inst.I_AVLWRITEDATA29
avl_writedata[30] => hphy_inst.I_AVLWRITEDATA30
avl_writedata[31] => hphy_inst.I_AVLWRITEDATA31
avl_waitrequest <= hphy_inst.O_AVLWAITREQUEST
avl_readdata[0] <= hphy_inst.O_AVLREADDATA
avl_readdata[1] <= hphy_inst.O_AVLREADDATA1
avl_readdata[2] <= hphy_inst.O_AVLREADDATA2
avl_readdata[3] <= hphy_inst.O_AVLREADDATA3
avl_readdata[4] <= hphy_inst.O_AVLREADDATA4
avl_readdata[5] <= hphy_inst.O_AVLREADDATA5
avl_readdata[6] <= hphy_inst.O_AVLREADDATA6
avl_readdata[7] <= hphy_inst.O_AVLREADDATA7
avl_readdata[8] <= hphy_inst.O_AVLREADDATA8
avl_readdata[9] <= hphy_inst.O_AVLREADDATA9
avl_readdata[10] <= hphy_inst.O_AVLREADDATA10
avl_readdata[11] <= hphy_inst.O_AVLREADDATA11
avl_readdata[12] <= hphy_inst.O_AVLREADDATA12
avl_readdata[13] <= hphy_inst.O_AVLREADDATA13
avl_readdata[14] <= hphy_inst.O_AVLREADDATA14
avl_readdata[15] <= hphy_inst.O_AVLREADDATA15
avl_readdata[16] <= hphy_inst.O_AVLREADDATA16
avl_readdata[17] <= hphy_inst.O_AVLREADDATA17
avl_readdata[18] <= hphy_inst.O_AVLREADDATA18
avl_readdata[19] <= hphy_inst.O_AVLREADDATA19
avl_readdata[20] <= hphy_inst.O_AVLREADDATA20
avl_readdata[21] <= hphy_inst.O_AVLREADDATA21
avl_readdata[22] <= hphy_inst.O_AVLREADDATA22
avl_readdata[23] <= hphy_inst.O_AVLREADDATA23
avl_readdata[24] <= hphy_inst.O_AVLREADDATA24
avl_readdata[25] <= hphy_inst.O_AVLREADDATA25
avl_readdata[26] <= hphy_inst.O_AVLREADDATA26
avl_readdata[27] <= hphy_inst.O_AVLREADDATA27
avl_readdata[28] <= hphy_inst.O_AVLREADDATA28
avl_readdata[29] <= hphy_inst.O_AVLREADDATA29
avl_readdata[30] <= hphy_inst.O_AVLREADDATA30
avl_readdata[31] <= hphy_inst.O_AVLREADDATA31
cfg_addlat[0] => hphy_inst.I_CFGADDLAT
cfg_addlat[1] => hphy_inst.I_CFGADDLAT1
cfg_addlat[2] => hphy_inst.I_CFGADDLAT2
cfg_addlat[3] => hphy_inst.I_CFGADDLAT3
cfg_addlat[4] => hphy_inst.I_CFGADDLAT4
cfg_addlat[5] => hphy_inst.I_CFGADDLAT5
cfg_addlat[6] => hphy_inst.I_CFGADDLAT6
cfg_addlat[7] => hphy_inst.I_CFGADDLAT7
cfg_bankaddrwidth[0] => hphy_inst.I_CFGBANKADDRWIDTH
cfg_bankaddrwidth[1] => hphy_inst.I_CFGBANKADDRWIDTH1
cfg_bankaddrwidth[2] => hphy_inst.I_CFGBANKADDRWIDTH2
cfg_bankaddrwidth[3] => hphy_inst.I_CFGBANKADDRWIDTH3
cfg_bankaddrwidth[4] => hphy_inst.I_CFGBANKADDRWIDTH4
cfg_bankaddrwidth[5] => hphy_inst.I_CFGBANKADDRWIDTH5
cfg_bankaddrwidth[6] => hphy_inst.I_CFGBANKADDRWIDTH6
cfg_bankaddrwidth[7] => hphy_inst.I_CFGBANKADDRWIDTH7
cfg_caswrlat[0] => hphy_inst.I_CFGCASWRLAT
cfg_caswrlat[1] => hphy_inst.I_CFGCASWRLAT1
cfg_caswrlat[2] => hphy_inst.I_CFGCASWRLAT2
cfg_caswrlat[3] => hphy_inst.I_CFGCASWRLAT3
cfg_caswrlat[4] => hphy_inst.I_CFGCASWRLAT4
cfg_caswrlat[5] => hphy_inst.I_CFGCASWRLAT5
cfg_caswrlat[6] => hphy_inst.I_CFGCASWRLAT6
cfg_caswrlat[7] => hphy_inst.I_CFGCASWRLAT7
cfg_coladdrwidth[0] => hphy_inst.I_CFGCOLADDRWIDTH
cfg_coladdrwidth[1] => hphy_inst.I_CFGCOLADDRWIDTH1
cfg_coladdrwidth[2] => hphy_inst.I_CFGCOLADDRWIDTH2
cfg_coladdrwidth[3] => hphy_inst.I_CFGCOLADDRWIDTH3
cfg_coladdrwidth[4] => hphy_inst.I_CFGCOLADDRWIDTH4
cfg_coladdrwidth[5] => hphy_inst.I_CFGCOLADDRWIDTH5
cfg_coladdrwidth[6] => hphy_inst.I_CFGCOLADDRWIDTH6
cfg_coladdrwidth[7] => hphy_inst.I_CFGCOLADDRWIDTH7
cfg_csaddrwidth[0] => hphy_inst.I_CFGCSADDRWIDTH
cfg_csaddrwidth[1] => hphy_inst.I_CFGCSADDRWIDTH1
cfg_csaddrwidth[2] => hphy_inst.I_CFGCSADDRWIDTH2
cfg_csaddrwidth[3] => hphy_inst.I_CFGCSADDRWIDTH3
cfg_csaddrwidth[4] => hphy_inst.I_CFGCSADDRWIDTH4
cfg_csaddrwidth[5] => hphy_inst.I_CFGCSADDRWIDTH5
cfg_csaddrwidth[6] => hphy_inst.I_CFGCSADDRWIDTH6
cfg_csaddrwidth[7] => hphy_inst.I_CFGCSADDRWIDTH7
cfg_devicewidth[0] => hphy_inst.I_CFGDEVICEWIDTH
cfg_devicewidth[1] => hphy_inst.I_CFGDEVICEWIDTH1
cfg_devicewidth[2] => hphy_inst.I_CFGDEVICEWIDTH2
cfg_devicewidth[3] => hphy_inst.I_CFGDEVICEWIDTH3
cfg_devicewidth[4] => hphy_inst.I_CFGDEVICEWIDTH4
cfg_devicewidth[5] => hphy_inst.I_CFGDEVICEWIDTH5
cfg_devicewidth[6] => hphy_inst.I_CFGDEVICEWIDTH6
cfg_devicewidth[7] => hphy_inst.I_CFGDEVICEWIDTH7
cfg_dramconfig[0] => hphy_inst.I_CFGDRAMCONFIG
cfg_dramconfig[1] => hphy_inst.I_CFGDRAMCONFIG1
cfg_dramconfig[2] => hphy_inst.I_CFGDRAMCONFIG2
cfg_dramconfig[3] => hphy_inst.I_CFGDRAMCONFIG3
cfg_dramconfig[4] => hphy_inst.I_CFGDRAMCONFIG4
cfg_dramconfig[5] => hphy_inst.I_CFGDRAMCONFIG5
cfg_dramconfig[6] => hphy_inst.I_CFGDRAMCONFIG6
cfg_dramconfig[7] => hphy_inst.I_CFGDRAMCONFIG7
cfg_dramconfig[8] => hphy_inst.I_CFGDRAMCONFIG8
cfg_dramconfig[9] => hphy_inst.I_CFGDRAMCONFIG9
cfg_dramconfig[10] => hphy_inst.I_CFGDRAMCONFIG10
cfg_dramconfig[11] => hphy_inst.I_CFGDRAMCONFIG11
cfg_dramconfig[12] => hphy_inst.I_CFGDRAMCONFIG12
cfg_dramconfig[13] => hphy_inst.I_CFGDRAMCONFIG13
cfg_dramconfig[14] => hphy_inst.I_CFGDRAMCONFIG14
cfg_dramconfig[15] => hphy_inst.I_CFGDRAMCONFIG15
cfg_dramconfig[16] => hphy_inst.I_CFGDRAMCONFIG16
cfg_dramconfig[17] => hphy_inst.I_CFGDRAMCONFIG17
cfg_dramconfig[18] => hphy_inst.I_CFGDRAMCONFIG18
cfg_dramconfig[19] => hphy_inst.I_CFGDRAMCONFIG19
cfg_dramconfig[20] => hphy_inst.I_CFGDRAMCONFIG20
cfg_dramconfig[21] => hphy_inst.I_CFGDRAMCONFIG21
cfg_dramconfig[22] => hphy_inst.I_CFGDRAMCONFIG22
cfg_dramconfig[23] => hphy_inst.I_CFGDRAMCONFIG23
cfg_interfacewidth[0] => hphy_inst.I_CFGINTERFACEWIDTH
cfg_interfacewidth[1] => hphy_inst.I_CFGINTERFACEWIDTH1
cfg_interfacewidth[2] => hphy_inst.I_CFGINTERFACEWIDTH2
cfg_interfacewidth[3] => hphy_inst.I_CFGINTERFACEWIDTH3
cfg_interfacewidth[4] => hphy_inst.I_CFGINTERFACEWIDTH4
cfg_interfacewidth[5] => hphy_inst.I_CFGINTERFACEWIDTH5
cfg_interfacewidth[6] => hphy_inst.I_CFGINTERFACEWIDTH6
cfg_interfacewidth[7] => hphy_inst.I_CFGINTERFACEWIDTH7
cfg_rowaddrwidth[0] => hphy_inst.I_CFGROWADDRWIDTH
cfg_rowaddrwidth[1] => hphy_inst.I_CFGROWADDRWIDTH1
cfg_rowaddrwidth[2] => hphy_inst.I_CFGROWADDRWIDTH2
cfg_rowaddrwidth[3] => hphy_inst.I_CFGROWADDRWIDTH3
cfg_rowaddrwidth[4] => hphy_inst.I_CFGROWADDRWIDTH4
cfg_rowaddrwidth[5] => hphy_inst.I_CFGROWADDRWIDTH5
cfg_rowaddrwidth[6] => hphy_inst.I_CFGROWADDRWIDTH6
cfg_rowaddrwidth[7] => hphy_inst.I_CFGROWADDRWIDTH7
cfg_tcl[0] => hphy_inst.I_CFGTCL
cfg_tcl[1] => hphy_inst.I_CFGTCL1
cfg_tcl[2] => hphy_inst.I_CFGTCL2
cfg_tcl[3] => hphy_inst.I_CFGTCL3
cfg_tcl[4] => hphy_inst.I_CFGTCL4
cfg_tcl[5] => hphy_inst.I_CFGTCL5
cfg_tcl[6] => hphy_inst.I_CFGTCL6
cfg_tcl[7] => hphy_inst.I_CFGTCL7
cfg_tmrd[0] => hphy_inst.I_CFGTMRD
cfg_tmrd[1] => hphy_inst.I_CFGTMRD1
cfg_tmrd[2] => hphy_inst.I_CFGTMRD2
cfg_tmrd[3] => hphy_inst.I_CFGTMRD3
cfg_tmrd[4] => hphy_inst.I_CFGTMRD4
cfg_tmrd[5] => hphy_inst.I_CFGTMRD5
cfg_tmrd[6] => hphy_inst.I_CFGTMRD6
cfg_tmrd[7] => hphy_inst.I_CFGTMRD7
cfg_trefi[0] => hphy_inst.I_CFGTREFI
cfg_trefi[1] => hphy_inst.I_CFGTREFI1
cfg_trefi[2] => hphy_inst.I_CFGTREFI2
cfg_trefi[3] => hphy_inst.I_CFGTREFI3
cfg_trefi[4] => hphy_inst.I_CFGTREFI4
cfg_trefi[5] => hphy_inst.I_CFGTREFI5
cfg_trefi[6] => hphy_inst.I_CFGTREFI6
cfg_trefi[7] => hphy_inst.I_CFGTREFI7
cfg_trefi[8] => hphy_inst.I_CFGTREFI8
cfg_trefi[9] => hphy_inst.I_CFGTREFI9
cfg_trefi[10] => hphy_inst.I_CFGTREFI10
cfg_trefi[11] => hphy_inst.I_CFGTREFI11
cfg_trefi[12] => hphy_inst.I_CFGTREFI12
cfg_trefi[13] => hphy_inst.I_CFGTREFI13
cfg_trefi[14] => hphy_inst.I_CFGTREFI14
cfg_trefi[15] => hphy_inst.I_CFGTREFI15
cfg_trfc[0] => hphy_inst.I_CFGTRFC
cfg_trfc[1] => hphy_inst.I_CFGTRFC1
cfg_trfc[2] => hphy_inst.I_CFGTRFC2
cfg_trfc[3] => hphy_inst.I_CFGTRFC3
cfg_trfc[4] => hphy_inst.I_CFGTRFC4
cfg_trfc[5] => hphy_inst.I_CFGTRFC5
cfg_trfc[6] => hphy_inst.I_CFGTRFC6
cfg_trfc[7] => hphy_inst.I_CFGTRFC7
cfg_twr[0] => hphy_inst.I_CFGTWR
cfg_twr[1] => hphy_inst.I_CFGTWR1
cfg_twr[2] => hphy_inst.I_CFGTWR2
cfg_twr[3] => hphy_inst.I_CFGTWR3
cfg_twr[4] => hphy_inst.I_CFGTWR4
cfg_twr[5] => hphy_inst.I_CFGTWR5
cfg_twr[6] => hphy_inst.I_CFGTWR6
cfg_twr[7] => hphy_inst.I_CFGTWR7
io_intaddrdout[0] => hphy_inst.I_IOINTADDRDOUT
io_intaddrdout[1] => hphy_inst.I_IOINTADDRDOUT1
io_intaddrdout[2] => hphy_inst.I_IOINTADDRDOUT2
io_intaddrdout[3] => hphy_inst.I_IOINTADDRDOUT3
io_intaddrdout[4] => hphy_inst.I_IOINTADDRDOUT4
io_intaddrdout[5] => hphy_inst.I_IOINTADDRDOUT5
io_intaddrdout[6] => hphy_inst.I_IOINTADDRDOUT6
io_intaddrdout[7] => hphy_inst.I_IOINTADDRDOUT7
io_intaddrdout[8] => hphy_inst.I_IOINTADDRDOUT8
io_intaddrdout[9] => hphy_inst.I_IOINTADDRDOUT9
io_intaddrdout[10] => hphy_inst.I_IOINTADDRDOUT10
io_intaddrdout[11] => hphy_inst.I_IOINTADDRDOUT11
io_intaddrdout[12] => hphy_inst.I_IOINTADDRDOUT12
io_intaddrdout[13] => hphy_inst.I_IOINTADDRDOUT13
io_intaddrdout[14] => hphy_inst.I_IOINTADDRDOUT14
io_intaddrdout[15] => hphy_inst.I_IOINTADDRDOUT15
io_intaddrdout[16] => hphy_inst.I_IOINTADDRDOUT16
io_intaddrdout[17] => hphy_inst.I_IOINTADDRDOUT17
io_intaddrdout[18] => hphy_inst.I_IOINTADDRDOUT18
io_intaddrdout[19] => hphy_inst.I_IOINTADDRDOUT19
io_intaddrdout[20] => hphy_inst.I_IOINTADDRDOUT20
io_intaddrdout[21] => hphy_inst.I_IOINTADDRDOUT21
io_intaddrdout[22] => hphy_inst.I_IOINTADDRDOUT22
io_intaddrdout[23] => hphy_inst.I_IOINTADDRDOUT23
io_intaddrdout[24] => hphy_inst.I_IOINTADDRDOUT24
io_intaddrdout[25] => hphy_inst.I_IOINTADDRDOUT25
io_intaddrdout[26] => hphy_inst.I_IOINTADDRDOUT26
io_intaddrdout[27] => hphy_inst.I_IOINTADDRDOUT27
io_intaddrdout[28] => hphy_inst.I_IOINTADDRDOUT28
io_intaddrdout[29] => hphy_inst.I_IOINTADDRDOUT29
io_intaddrdout[30] => hphy_inst.I_IOINTADDRDOUT30
io_intaddrdout[31] => hphy_inst.I_IOINTADDRDOUT31
io_intaddrdout[32] => hphy_inst.I_IOINTADDRDOUT32
io_intaddrdout[33] => hphy_inst.I_IOINTADDRDOUT33
io_intaddrdout[34] => hphy_inst.I_IOINTADDRDOUT34
io_intaddrdout[35] => hphy_inst.I_IOINTADDRDOUT35
io_intaddrdout[36] => hphy_inst.I_IOINTADDRDOUT36
io_intaddrdout[37] => hphy_inst.I_IOINTADDRDOUT37
io_intaddrdout[38] => hphy_inst.I_IOINTADDRDOUT38
io_intaddrdout[39] => hphy_inst.I_IOINTADDRDOUT39
io_intaddrdout[40] => hphy_inst.I_IOINTADDRDOUT40
io_intaddrdout[41] => hphy_inst.I_IOINTADDRDOUT41
io_intaddrdout[42] => hphy_inst.I_IOINTADDRDOUT42
io_intaddrdout[43] => hphy_inst.I_IOINTADDRDOUT43
io_intaddrdout[44] => hphy_inst.I_IOINTADDRDOUT44
io_intaddrdout[45] => hphy_inst.I_IOINTADDRDOUT45
io_intaddrdout[46] => hphy_inst.I_IOINTADDRDOUT46
io_intaddrdout[47] => hphy_inst.I_IOINTADDRDOUT47
io_intaddrdout[48] => hphy_inst.I_IOINTADDRDOUT48
io_intaddrdout[49] => hphy_inst.I_IOINTADDRDOUT49
io_intaddrdout[50] => hphy_inst.I_IOINTADDRDOUT50
io_intaddrdout[51] => hphy_inst.I_IOINTADDRDOUT51
io_intaddrdout[52] => hphy_inst.I_IOINTADDRDOUT52
io_intaddrdout[53] => hphy_inst.I_IOINTADDRDOUT53
io_intaddrdout[54] => hphy_inst.I_IOINTADDRDOUT54
io_intaddrdout[55] => hphy_inst.I_IOINTADDRDOUT55
io_intaddrdout[56] => hphy_inst.I_IOINTADDRDOUT56
io_intaddrdout[57] => hphy_inst.I_IOINTADDRDOUT57
io_intaddrdout[58] => hphy_inst.I_IOINTADDRDOUT58
io_intaddrdout[59] => hphy_inst.I_IOINTADDRDOUT59
io_intaddrdout[60] => hphy_inst.I_IOINTADDRDOUT60
io_intaddrdout[61] => hphy_inst.I_IOINTADDRDOUT61
io_intaddrdout[62] => hphy_inst.I_IOINTADDRDOUT62
io_intaddrdout[63] => hphy_inst.I_IOINTADDRDOUT63
io_intbadout[0] => hphy_inst.I_IOINTBADOUT
io_intbadout[1] => hphy_inst.I_IOINTBADOUT1
io_intbadout[2] => hphy_inst.I_IOINTBADOUT2
io_intbadout[3] => hphy_inst.I_IOINTBADOUT3
io_intbadout[4] => hphy_inst.I_IOINTBADOUT4
io_intbadout[5] => hphy_inst.I_IOINTBADOUT5
io_intbadout[6] => hphy_inst.I_IOINTBADOUT6
io_intbadout[7] => hphy_inst.I_IOINTBADOUT7
io_intbadout[8] => hphy_inst.I_IOINTBADOUT8
io_intbadout[9] => hphy_inst.I_IOINTBADOUT9
io_intbadout[10] => hphy_inst.I_IOINTBADOUT10
io_intbadout[11] => hphy_inst.I_IOINTBADOUT11
io_intcasndout[0] => hphy_inst.I_IOINTCASNDOUT
io_intcasndout[1] => hphy_inst.I_IOINTCASNDOUT1
io_intcasndout[2] => hphy_inst.I_IOINTCASNDOUT2
io_intcasndout[3] => hphy_inst.I_IOINTCASNDOUT3
io_intckdout[0] => hphy_inst.I_IOINTCKDOUT
io_intckdout[1] => hphy_inst.I_IOINTCKDOUT1
io_intckdout[2] => hphy_inst.I_IOINTCKDOUT2
io_intckdout[3] => hphy_inst.I_IOINTCKDOUT3
io_intckedout[0] => hphy_inst.I_IOINTCKEDOUT
io_intckedout[1] => hphy_inst.I_IOINTCKEDOUT1
io_intckedout[2] => hphy_inst.I_IOINTCKEDOUT2
io_intckedout[3] => hphy_inst.I_IOINTCKEDOUT3
io_intckedout[4] => hphy_inst.I_IOINTCKEDOUT4
io_intckedout[5] => hphy_inst.I_IOINTCKEDOUT5
io_intckedout[6] => hphy_inst.I_IOINTCKEDOUT6
io_intckedout[7] => hphy_inst.I_IOINTCKEDOUT7
io_intckndout[0] => hphy_inst.I_IOINTCKNDOUT
io_intckndout[1] => hphy_inst.I_IOINTCKNDOUT1
io_intckndout[2] => hphy_inst.I_IOINTCKNDOUT2
io_intckndout[3] => hphy_inst.I_IOINTCKNDOUT3
io_intcsndout[0] => hphy_inst.I_IOINTCSNDOUT
io_intcsndout[1] => hphy_inst.I_IOINTCSNDOUT1
io_intcsndout[2] => hphy_inst.I_IOINTCSNDOUT2
io_intcsndout[3] => hphy_inst.I_IOINTCSNDOUT3
io_intcsndout[4] => hphy_inst.I_IOINTCSNDOUT4
io_intcsndout[5] => hphy_inst.I_IOINTCSNDOUT5
io_intcsndout[6] => hphy_inst.I_IOINTCSNDOUT6
io_intcsndout[7] => hphy_inst.I_IOINTCSNDOUT7
io_intdmdout[0] => hphy_inst.I_IOINTDMDOUT
io_intdmdout[1] => hphy_inst.I_IOINTDMDOUT1
io_intdmdout[2] => hphy_inst.I_IOINTDMDOUT2
io_intdmdout[3] => hphy_inst.I_IOINTDMDOUT3
io_intdmdout[4] => hphy_inst.I_IOINTDMDOUT4
io_intdmdout[5] => hphy_inst.I_IOINTDMDOUT5
io_intdmdout[6] => hphy_inst.I_IOINTDMDOUT6
io_intdmdout[7] => hphy_inst.I_IOINTDMDOUT7
io_intdmdout[8] => hphy_inst.I_IOINTDMDOUT8
io_intdmdout[9] => hphy_inst.I_IOINTDMDOUT9
io_intdmdout[10] => hphy_inst.I_IOINTDMDOUT10
io_intdmdout[11] => hphy_inst.I_IOINTDMDOUT11
io_intdmdout[12] => hphy_inst.I_IOINTDMDOUT12
io_intdmdout[13] => hphy_inst.I_IOINTDMDOUT13
io_intdmdout[14] => hphy_inst.I_IOINTDMDOUT14
io_intdmdout[15] => hphy_inst.I_IOINTDMDOUT15
io_intdmdout[16] => hphy_inst.I_IOINTDMDOUT16
io_intdmdout[17] => hphy_inst.I_IOINTDMDOUT17
io_intdmdout[18] => hphy_inst.I_IOINTDMDOUT18
io_intdmdout[19] => hphy_inst.I_IOINTDMDOUT19
io_intdqdin[0] <= hphy_inst.O_IOINTDQDIN
io_intdqdin[1] <= hphy_inst.O_IOINTDQDIN1
io_intdqdin[2] <= hphy_inst.O_IOINTDQDIN2
io_intdqdin[3] <= hphy_inst.O_IOINTDQDIN3
io_intdqdin[4] <= hphy_inst.O_IOINTDQDIN4
io_intdqdin[5] <= hphy_inst.O_IOINTDQDIN5
io_intdqdin[6] <= hphy_inst.O_IOINTDQDIN6
io_intdqdin[7] <= hphy_inst.O_IOINTDQDIN7
io_intdqdin[8] <= hphy_inst.O_IOINTDQDIN8
io_intdqdin[9] <= hphy_inst.O_IOINTDQDIN9
io_intdqdin[10] <= hphy_inst.O_IOINTDQDIN10
io_intdqdin[11] <= hphy_inst.O_IOINTDQDIN11
io_intdqdin[12] <= hphy_inst.O_IOINTDQDIN12
io_intdqdin[13] <= hphy_inst.O_IOINTDQDIN13
io_intdqdin[14] <= hphy_inst.O_IOINTDQDIN14
io_intdqdin[15] <= hphy_inst.O_IOINTDQDIN15
io_intdqdin[16] <= hphy_inst.O_IOINTDQDIN16
io_intdqdin[17] <= hphy_inst.O_IOINTDQDIN17
io_intdqdin[18] <= hphy_inst.O_IOINTDQDIN18
io_intdqdin[19] <= hphy_inst.O_IOINTDQDIN19
io_intdqdin[20] <= hphy_inst.O_IOINTDQDIN20
io_intdqdin[21] <= hphy_inst.O_IOINTDQDIN21
io_intdqdin[22] <= hphy_inst.O_IOINTDQDIN22
io_intdqdin[23] <= hphy_inst.O_IOINTDQDIN23
io_intdqdin[24] <= hphy_inst.O_IOINTDQDIN24
io_intdqdin[25] <= hphy_inst.O_IOINTDQDIN25
io_intdqdin[26] <= hphy_inst.O_IOINTDQDIN26
io_intdqdin[27] <= hphy_inst.O_IOINTDQDIN27
io_intdqdin[28] <= hphy_inst.O_IOINTDQDIN28
io_intdqdin[29] <= hphy_inst.O_IOINTDQDIN29
io_intdqdin[30] <= hphy_inst.O_IOINTDQDIN30
io_intdqdin[31] <= hphy_inst.O_IOINTDQDIN31
io_intdqdin[32] <= hphy_inst.O_IOINTDQDIN32
io_intdqdin[33] <= hphy_inst.O_IOINTDQDIN33
io_intdqdin[34] <= hphy_inst.O_IOINTDQDIN34
io_intdqdin[35] <= hphy_inst.O_IOINTDQDIN35
io_intdqdin[36] <= hphy_inst.O_IOINTDQDIN36
io_intdqdin[37] <= hphy_inst.O_IOINTDQDIN37
io_intdqdin[38] <= hphy_inst.O_IOINTDQDIN38
io_intdqdin[39] <= hphy_inst.O_IOINTDQDIN39
io_intdqdin[40] <= hphy_inst.O_IOINTDQDIN40
io_intdqdin[41] <= hphy_inst.O_IOINTDQDIN41
io_intdqdin[42] <= hphy_inst.O_IOINTDQDIN42
io_intdqdin[43] <= hphy_inst.O_IOINTDQDIN43
io_intdqdin[44] <= hphy_inst.O_IOINTDQDIN44
io_intdqdin[45] <= hphy_inst.O_IOINTDQDIN45
io_intdqdin[46] <= hphy_inst.O_IOINTDQDIN46
io_intdqdin[47] <= hphy_inst.O_IOINTDQDIN47
io_intdqdin[48] <= hphy_inst.O_IOINTDQDIN48
io_intdqdin[49] <= hphy_inst.O_IOINTDQDIN49
io_intdqdin[50] <= hphy_inst.O_IOINTDQDIN50
io_intdqdin[51] <= hphy_inst.O_IOINTDQDIN51
io_intdqdin[52] <= hphy_inst.O_IOINTDQDIN52
io_intdqdin[53] <= hphy_inst.O_IOINTDQDIN53
io_intdqdin[54] <= hphy_inst.O_IOINTDQDIN54
io_intdqdin[55] <= hphy_inst.O_IOINTDQDIN55
io_intdqdin[56] <= hphy_inst.O_IOINTDQDIN56
io_intdqdin[57] <= hphy_inst.O_IOINTDQDIN57
io_intdqdin[58] <= hphy_inst.O_IOINTDQDIN58
io_intdqdin[59] <= hphy_inst.O_IOINTDQDIN59
io_intdqdin[60] <= hphy_inst.O_IOINTDQDIN60
io_intdqdin[61] <= hphy_inst.O_IOINTDQDIN61
io_intdqdin[62] <= hphy_inst.O_IOINTDQDIN62
io_intdqdin[63] <= hphy_inst.O_IOINTDQDIN63
io_intdqdin[64] <= hphy_inst.O_IOINTDQDIN64
io_intdqdin[65] <= hphy_inst.O_IOINTDQDIN65
io_intdqdin[66] <= hphy_inst.O_IOINTDQDIN66
io_intdqdin[67] <= hphy_inst.O_IOINTDQDIN67
io_intdqdin[68] <= hphy_inst.O_IOINTDQDIN68
io_intdqdin[69] <= hphy_inst.O_IOINTDQDIN69
io_intdqdin[70] <= hphy_inst.O_IOINTDQDIN70
io_intdqdin[71] <= hphy_inst.O_IOINTDQDIN71
io_intdqdin[72] <= hphy_inst.O_IOINTDQDIN72
io_intdqdin[73] <= hphy_inst.O_IOINTDQDIN73
io_intdqdin[74] <= hphy_inst.O_IOINTDQDIN74
io_intdqdin[75] <= hphy_inst.O_IOINTDQDIN75
io_intdqdin[76] <= hphy_inst.O_IOINTDQDIN76
io_intdqdin[77] <= hphy_inst.O_IOINTDQDIN77
io_intdqdin[78] <= hphy_inst.O_IOINTDQDIN78
io_intdqdin[79] <= hphy_inst.O_IOINTDQDIN79
io_intdqdin[80] <= hphy_inst.O_IOINTDQDIN80
io_intdqdin[81] <= hphy_inst.O_IOINTDQDIN81
io_intdqdin[82] <= hphy_inst.O_IOINTDQDIN82
io_intdqdin[83] <= hphy_inst.O_IOINTDQDIN83
io_intdqdin[84] <= hphy_inst.O_IOINTDQDIN84
io_intdqdin[85] <= hphy_inst.O_IOINTDQDIN85
io_intdqdin[86] <= hphy_inst.O_IOINTDQDIN86
io_intdqdin[87] <= hphy_inst.O_IOINTDQDIN87
io_intdqdin[88] <= hphy_inst.O_IOINTDQDIN88
io_intdqdin[89] <= hphy_inst.O_IOINTDQDIN89
io_intdqdin[90] <= hphy_inst.O_IOINTDQDIN90
io_intdqdin[91] <= hphy_inst.O_IOINTDQDIN91
io_intdqdin[92] <= hphy_inst.O_IOINTDQDIN92
io_intdqdin[93] <= hphy_inst.O_IOINTDQDIN93
io_intdqdin[94] <= hphy_inst.O_IOINTDQDIN94
io_intdqdin[95] <= hphy_inst.O_IOINTDQDIN95
io_intdqdin[96] <= hphy_inst.O_IOINTDQDIN96
io_intdqdin[97] <= hphy_inst.O_IOINTDQDIN97
io_intdqdin[98] <= hphy_inst.O_IOINTDQDIN98
io_intdqdin[99] <= hphy_inst.O_IOINTDQDIN99
io_intdqdin[100] <= hphy_inst.O_IOINTDQDIN100
io_intdqdin[101] <= hphy_inst.O_IOINTDQDIN101
io_intdqdin[102] <= hphy_inst.O_IOINTDQDIN102
io_intdqdin[103] <= hphy_inst.O_IOINTDQDIN103
io_intdqdin[104] <= hphy_inst.O_IOINTDQDIN104
io_intdqdin[105] <= hphy_inst.O_IOINTDQDIN105
io_intdqdin[106] <= hphy_inst.O_IOINTDQDIN106
io_intdqdin[107] <= hphy_inst.O_IOINTDQDIN107
io_intdqdin[108] <= hphy_inst.O_IOINTDQDIN108
io_intdqdin[109] <= hphy_inst.O_IOINTDQDIN109
io_intdqdin[110] <= hphy_inst.O_IOINTDQDIN110
io_intdqdin[111] <= hphy_inst.O_IOINTDQDIN111
io_intdqdin[112] <= hphy_inst.O_IOINTDQDIN112
io_intdqdin[113] <= hphy_inst.O_IOINTDQDIN113
io_intdqdin[114] <= hphy_inst.O_IOINTDQDIN114
io_intdqdin[115] <= hphy_inst.O_IOINTDQDIN115
io_intdqdin[116] <= hphy_inst.O_IOINTDQDIN116
io_intdqdin[117] <= hphy_inst.O_IOINTDQDIN117
io_intdqdin[118] <= hphy_inst.O_IOINTDQDIN118
io_intdqdin[119] <= hphy_inst.O_IOINTDQDIN119
io_intdqdin[120] <= hphy_inst.O_IOINTDQDIN120
io_intdqdin[121] <= hphy_inst.O_IOINTDQDIN121
io_intdqdin[122] <= hphy_inst.O_IOINTDQDIN122
io_intdqdin[123] <= hphy_inst.O_IOINTDQDIN123
io_intdqdin[124] <= hphy_inst.O_IOINTDQDIN124
io_intdqdin[125] <= hphy_inst.O_IOINTDQDIN125
io_intdqdin[126] <= hphy_inst.O_IOINTDQDIN126
io_intdqdin[127] <= hphy_inst.O_IOINTDQDIN127
io_intdqdin[128] <= hphy_inst.O_IOINTDQDIN128
io_intdqdin[129] <= hphy_inst.O_IOINTDQDIN129
io_intdqdin[130] <= hphy_inst.O_IOINTDQDIN130
io_intdqdin[131] <= hphy_inst.O_IOINTDQDIN131
io_intdqdin[132] <= hphy_inst.O_IOINTDQDIN132
io_intdqdin[133] <= hphy_inst.O_IOINTDQDIN133
io_intdqdin[134] <= hphy_inst.O_IOINTDQDIN134
io_intdqdin[135] <= hphy_inst.O_IOINTDQDIN135
io_intdqdin[136] <= hphy_inst.O_IOINTDQDIN136
io_intdqdin[137] <= hphy_inst.O_IOINTDQDIN137
io_intdqdin[138] <= hphy_inst.O_IOINTDQDIN138
io_intdqdin[139] <= hphy_inst.O_IOINTDQDIN139
io_intdqdin[140] <= hphy_inst.O_IOINTDQDIN140
io_intdqdin[141] <= hphy_inst.O_IOINTDQDIN141
io_intdqdin[142] <= hphy_inst.O_IOINTDQDIN142
io_intdqdin[143] <= hphy_inst.O_IOINTDQDIN143
io_intdqdin[144] <= hphy_inst.O_IOINTDQDIN144
io_intdqdin[145] <= hphy_inst.O_IOINTDQDIN145
io_intdqdin[146] <= hphy_inst.O_IOINTDQDIN146
io_intdqdin[147] <= hphy_inst.O_IOINTDQDIN147
io_intdqdin[148] <= hphy_inst.O_IOINTDQDIN148
io_intdqdin[149] <= hphy_inst.O_IOINTDQDIN149
io_intdqdin[150] <= hphy_inst.O_IOINTDQDIN150
io_intdqdin[151] <= hphy_inst.O_IOINTDQDIN151
io_intdqdin[152] <= hphy_inst.O_IOINTDQDIN152
io_intdqdin[153] <= hphy_inst.O_IOINTDQDIN153
io_intdqdin[154] <= hphy_inst.O_IOINTDQDIN154
io_intdqdin[155] <= hphy_inst.O_IOINTDQDIN155
io_intdqdin[156] <= hphy_inst.O_IOINTDQDIN156
io_intdqdin[157] <= hphy_inst.O_IOINTDQDIN157
io_intdqdin[158] <= hphy_inst.O_IOINTDQDIN158
io_intdqdin[159] <= hphy_inst.O_IOINTDQDIN159
io_intdqdin[160] <= hphy_inst.O_IOINTDQDIN160
io_intdqdin[161] <= hphy_inst.O_IOINTDQDIN161
io_intdqdin[162] <= hphy_inst.O_IOINTDQDIN162
io_intdqdin[163] <= hphy_inst.O_IOINTDQDIN163
io_intdqdin[164] <= hphy_inst.O_IOINTDQDIN164
io_intdqdin[165] <= hphy_inst.O_IOINTDQDIN165
io_intdqdin[166] <= hphy_inst.O_IOINTDQDIN166
io_intdqdin[167] <= hphy_inst.O_IOINTDQDIN167
io_intdqdin[168] <= hphy_inst.O_IOINTDQDIN168
io_intdqdin[169] <= hphy_inst.O_IOINTDQDIN169
io_intdqdin[170] <= hphy_inst.O_IOINTDQDIN170
io_intdqdin[171] <= hphy_inst.O_IOINTDQDIN171
io_intdqdin[172] <= hphy_inst.O_IOINTDQDIN172
io_intdqdin[173] <= hphy_inst.O_IOINTDQDIN173
io_intdqdin[174] <= hphy_inst.O_IOINTDQDIN174
io_intdqdin[175] <= hphy_inst.O_IOINTDQDIN175
io_intdqdin[176] <= hphy_inst.O_IOINTDQDIN176
io_intdqdin[177] <= hphy_inst.O_IOINTDQDIN177
io_intdqdin[178] <= hphy_inst.O_IOINTDQDIN178
io_intdqdin[179] <= hphy_inst.O_IOINTDQDIN179
io_intdqdout[0] => hphy_inst.I_IOINTDQDOUT
io_intdqdout[1] => hphy_inst.I_IOINTDQDOUT1
io_intdqdout[2] => hphy_inst.I_IOINTDQDOUT2
io_intdqdout[3] => hphy_inst.I_IOINTDQDOUT3
io_intdqdout[4] => hphy_inst.I_IOINTDQDOUT4
io_intdqdout[5] => hphy_inst.I_IOINTDQDOUT5
io_intdqdout[6] => hphy_inst.I_IOINTDQDOUT6
io_intdqdout[7] => hphy_inst.I_IOINTDQDOUT7
io_intdqdout[8] => hphy_inst.I_IOINTDQDOUT8
io_intdqdout[9] => hphy_inst.I_IOINTDQDOUT9
io_intdqdout[10] => hphy_inst.I_IOINTDQDOUT10
io_intdqdout[11] => hphy_inst.I_IOINTDQDOUT11
io_intdqdout[12] => hphy_inst.I_IOINTDQDOUT12
io_intdqdout[13] => hphy_inst.I_IOINTDQDOUT13
io_intdqdout[14] => hphy_inst.I_IOINTDQDOUT14
io_intdqdout[15] => hphy_inst.I_IOINTDQDOUT15
io_intdqdout[16] => hphy_inst.I_IOINTDQDOUT16
io_intdqdout[17] => hphy_inst.I_IOINTDQDOUT17
io_intdqdout[18] => hphy_inst.I_IOINTDQDOUT18
io_intdqdout[19] => hphy_inst.I_IOINTDQDOUT19
io_intdqdout[20] => hphy_inst.I_IOINTDQDOUT20
io_intdqdout[21] => hphy_inst.I_IOINTDQDOUT21
io_intdqdout[22] => hphy_inst.I_IOINTDQDOUT22
io_intdqdout[23] => hphy_inst.I_IOINTDQDOUT23
io_intdqdout[24] => hphy_inst.I_IOINTDQDOUT24
io_intdqdout[25] => hphy_inst.I_IOINTDQDOUT25
io_intdqdout[26] => hphy_inst.I_IOINTDQDOUT26
io_intdqdout[27] => hphy_inst.I_IOINTDQDOUT27
io_intdqdout[28] => hphy_inst.I_IOINTDQDOUT28
io_intdqdout[29] => hphy_inst.I_IOINTDQDOUT29
io_intdqdout[30] => hphy_inst.I_IOINTDQDOUT30
io_intdqdout[31] => hphy_inst.I_IOINTDQDOUT31
io_intdqdout[32] => hphy_inst.I_IOINTDQDOUT32
io_intdqdout[33] => hphy_inst.I_IOINTDQDOUT33
io_intdqdout[34] => hphy_inst.I_IOINTDQDOUT34
io_intdqdout[35] => hphy_inst.I_IOINTDQDOUT35
io_intdqdout[36] => hphy_inst.I_IOINTDQDOUT36
io_intdqdout[37] => hphy_inst.I_IOINTDQDOUT37
io_intdqdout[38] => hphy_inst.I_IOINTDQDOUT38
io_intdqdout[39] => hphy_inst.I_IOINTDQDOUT39
io_intdqdout[40] => hphy_inst.I_IOINTDQDOUT40
io_intdqdout[41] => hphy_inst.I_IOINTDQDOUT41
io_intdqdout[42] => hphy_inst.I_IOINTDQDOUT42
io_intdqdout[43] => hphy_inst.I_IOINTDQDOUT43
io_intdqdout[44] => hphy_inst.I_IOINTDQDOUT44
io_intdqdout[45] => hphy_inst.I_IOINTDQDOUT45
io_intdqdout[46] => hphy_inst.I_IOINTDQDOUT46
io_intdqdout[47] => hphy_inst.I_IOINTDQDOUT47
io_intdqdout[48] => hphy_inst.I_IOINTDQDOUT48
io_intdqdout[49] => hphy_inst.I_IOINTDQDOUT49
io_intdqdout[50] => hphy_inst.I_IOINTDQDOUT50
io_intdqdout[51] => hphy_inst.I_IOINTDQDOUT51
io_intdqdout[52] => hphy_inst.I_IOINTDQDOUT52
io_intdqdout[53] => hphy_inst.I_IOINTDQDOUT53
io_intdqdout[54] => hphy_inst.I_IOINTDQDOUT54
io_intdqdout[55] => hphy_inst.I_IOINTDQDOUT55
io_intdqdout[56] => hphy_inst.I_IOINTDQDOUT56
io_intdqdout[57] => hphy_inst.I_IOINTDQDOUT57
io_intdqdout[58] => hphy_inst.I_IOINTDQDOUT58
io_intdqdout[59] => hphy_inst.I_IOINTDQDOUT59
io_intdqdout[60] => hphy_inst.I_IOINTDQDOUT60
io_intdqdout[61] => hphy_inst.I_IOINTDQDOUT61
io_intdqdout[62] => hphy_inst.I_IOINTDQDOUT62
io_intdqdout[63] => hphy_inst.I_IOINTDQDOUT63
io_intdqdout[64] => hphy_inst.I_IOINTDQDOUT64
io_intdqdout[65] => hphy_inst.I_IOINTDQDOUT65
io_intdqdout[66] => hphy_inst.I_IOINTDQDOUT66
io_intdqdout[67] => hphy_inst.I_IOINTDQDOUT67
io_intdqdout[68] => hphy_inst.I_IOINTDQDOUT68
io_intdqdout[69] => hphy_inst.I_IOINTDQDOUT69
io_intdqdout[70] => hphy_inst.I_IOINTDQDOUT70
io_intdqdout[71] => hphy_inst.I_IOINTDQDOUT71
io_intdqdout[72] => hphy_inst.I_IOINTDQDOUT72
io_intdqdout[73] => hphy_inst.I_IOINTDQDOUT73
io_intdqdout[74] => hphy_inst.I_IOINTDQDOUT74
io_intdqdout[75] => hphy_inst.I_IOINTDQDOUT75
io_intdqdout[76] => hphy_inst.I_IOINTDQDOUT76
io_intdqdout[77] => hphy_inst.I_IOINTDQDOUT77
io_intdqdout[78] => hphy_inst.I_IOINTDQDOUT78
io_intdqdout[79] => hphy_inst.I_IOINTDQDOUT79
io_intdqdout[80] => hphy_inst.I_IOINTDQDOUT80
io_intdqdout[81] => hphy_inst.I_IOINTDQDOUT81
io_intdqdout[82] => hphy_inst.I_IOINTDQDOUT82
io_intdqdout[83] => hphy_inst.I_IOINTDQDOUT83
io_intdqdout[84] => hphy_inst.I_IOINTDQDOUT84
io_intdqdout[85] => hphy_inst.I_IOINTDQDOUT85
io_intdqdout[86] => hphy_inst.I_IOINTDQDOUT86
io_intdqdout[87] => hphy_inst.I_IOINTDQDOUT87
io_intdqdout[88] => hphy_inst.I_IOINTDQDOUT88
io_intdqdout[89] => hphy_inst.I_IOINTDQDOUT89
io_intdqdout[90] => hphy_inst.I_IOINTDQDOUT90
io_intdqdout[91] => hphy_inst.I_IOINTDQDOUT91
io_intdqdout[92] => hphy_inst.I_IOINTDQDOUT92
io_intdqdout[93] => hphy_inst.I_IOINTDQDOUT93
io_intdqdout[94] => hphy_inst.I_IOINTDQDOUT94
io_intdqdout[95] => hphy_inst.I_IOINTDQDOUT95
io_intdqdout[96] => hphy_inst.I_IOINTDQDOUT96
io_intdqdout[97] => hphy_inst.I_IOINTDQDOUT97
io_intdqdout[98] => hphy_inst.I_IOINTDQDOUT98
io_intdqdout[99] => hphy_inst.I_IOINTDQDOUT99
io_intdqdout[100] => hphy_inst.I_IOINTDQDOUT100
io_intdqdout[101] => hphy_inst.I_IOINTDQDOUT101
io_intdqdout[102] => hphy_inst.I_IOINTDQDOUT102
io_intdqdout[103] => hphy_inst.I_IOINTDQDOUT103
io_intdqdout[104] => hphy_inst.I_IOINTDQDOUT104
io_intdqdout[105] => hphy_inst.I_IOINTDQDOUT105
io_intdqdout[106] => hphy_inst.I_IOINTDQDOUT106
io_intdqdout[107] => hphy_inst.I_IOINTDQDOUT107
io_intdqdout[108] => hphy_inst.I_IOINTDQDOUT108
io_intdqdout[109] => hphy_inst.I_IOINTDQDOUT109
io_intdqdout[110] => hphy_inst.I_IOINTDQDOUT110
io_intdqdout[111] => hphy_inst.I_IOINTDQDOUT111
io_intdqdout[112] => hphy_inst.I_IOINTDQDOUT112
io_intdqdout[113] => hphy_inst.I_IOINTDQDOUT113
io_intdqdout[114] => hphy_inst.I_IOINTDQDOUT114
io_intdqdout[115] => hphy_inst.I_IOINTDQDOUT115
io_intdqdout[116] => hphy_inst.I_IOINTDQDOUT116
io_intdqdout[117] => hphy_inst.I_IOINTDQDOUT117
io_intdqdout[118] => hphy_inst.I_IOINTDQDOUT118
io_intdqdout[119] => hphy_inst.I_IOINTDQDOUT119
io_intdqdout[120] => hphy_inst.I_IOINTDQDOUT120
io_intdqdout[121] => hphy_inst.I_IOINTDQDOUT121
io_intdqdout[122] => hphy_inst.I_IOINTDQDOUT122
io_intdqdout[123] => hphy_inst.I_IOINTDQDOUT123
io_intdqdout[124] => hphy_inst.I_IOINTDQDOUT124
io_intdqdout[125] => hphy_inst.I_IOINTDQDOUT125
io_intdqdout[126] => hphy_inst.I_IOINTDQDOUT126
io_intdqdout[127] => hphy_inst.I_IOINTDQDOUT127
io_intdqdout[128] => hphy_inst.I_IOINTDQDOUT128
io_intdqdout[129] => hphy_inst.I_IOINTDQDOUT129
io_intdqdout[130] => hphy_inst.I_IOINTDQDOUT130
io_intdqdout[131] => hphy_inst.I_IOINTDQDOUT131
io_intdqdout[132] => hphy_inst.I_IOINTDQDOUT132
io_intdqdout[133] => hphy_inst.I_IOINTDQDOUT133
io_intdqdout[134] => hphy_inst.I_IOINTDQDOUT134
io_intdqdout[135] => hphy_inst.I_IOINTDQDOUT135
io_intdqdout[136] => hphy_inst.I_IOINTDQDOUT136
io_intdqdout[137] => hphy_inst.I_IOINTDQDOUT137
io_intdqdout[138] => hphy_inst.I_IOINTDQDOUT138
io_intdqdout[139] => hphy_inst.I_IOINTDQDOUT139
io_intdqdout[140] => hphy_inst.I_IOINTDQDOUT140
io_intdqdout[141] => hphy_inst.I_IOINTDQDOUT141
io_intdqdout[142] => hphy_inst.I_IOINTDQDOUT142
io_intdqdout[143] => hphy_inst.I_IOINTDQDOUT143
io_intdqdout[144] => hphy_inst.I_IOINTDQDOUT144
io_intdqdout[145] => hphy_inst.I_IOINTDQDOUT145
io_intdqdout[146] => hphy_inst.I_IOINTDQDOUT146
io_intdqdout[147] => hphy_inst.I_IOINTDQDOUT147
io_intdqdout[148] => hphy_inst.I_IOINTDQDOUT148
io_intdqdout[149] => hphy_inst.I_IOINTDQDOUT149
io_intdqdout[150] => hphy_inst.I_IOINTDQDOUT150
io_intdqdout[151] => hphy_inst.I_IOINTDQDOUT151
io_intdqdout[152] => hphy_inst.I_IOINTDQDOUT152
io_intdqdout[153] => hphy_inst.I_IOINTDQDOUT153
io_intdqdout[154] => hphy_inst.I_IOINTDQDOUT154
io_intdqdout[155] => hphy_inst.I_IOINTDQDOUT155
io_intdqdout[156] => hphy_inst.I_IOINTDQDOUT156
io_intdqdout[157] => hphy_inst.I_IOINTDQDOUT157
io_intdqdout[158] => hphy_inst.I_IOINTDQDOUT158
io_intdqdout[159] => hphy_inst.I_IOINTDQDOUT159
io_intdqdout[160] => hphy_inst.I_IOINTDQDOUT160
io_intdqdout[161] => hphy_inst.I_IOINTDQDOUT161
io_intdqdout[162] => hphy_inst.I_IOINTDQDOUT162
io_intdqdout[163] => hphy_inst.I_IOINTDQDOUT163
io_intdqdout[164] => hphy_inst.I_IOINTDQDOUT164
io_intdqdout[165] => hphy_inst.I_IOINTDQDOUT165
io_intdqdout[166] => hphy_inst.I_IOINTDQDOUT166
io_intdqdout[167] => hphy_inst.I_IOINTDQDOUT167
io_intdqdout[168] => hphy_inst.I_IOINTDQDOUT168
io_intdqdout[169] => hphy_inst.I_IOINTDQDOUT169
io_intdqdout[170] => hphy_inst.I_IOINTDQDOUT170
io_intdqdout[171] => hphy_inst.I_IOINTDQDOUT171
io_intdqdout[172] => hphy_inst.I_IOINTDQDOUT172
io_intdqdout[173] => hphy_inst.I_IOINTDQDOUT173
io_intdqdout[174] => hphy_inst.I_IOINTDQDOUT174
io_intdqdout[175] => hphy_inst.I_IOINTDQDOUT175
io_intdqdout[176] => hphy_inst.I_IOINTDQDOUT176
io_intdqdout[177] => hphy_inst.I_IOINTDQDOUT177
io_intdqdout[178] => hphy_inst.I_IOINTDQDOUT178
io_intdqdout[179] => hphy_inst.I_IOINTDQDOUT179
io_intdqoe[0] => hphy_inst.I_IOINTDQOE
io_intdqoe[1] => hphy_inst.I_IOINTDQOE1
io_intdqoe[2] => hphy_inst.I_IOINTDQOE2
io_intdqoe[3] => hphy_inst.I_IOINTDQOE3
io_intdqoe[4] => hphy_inst.I_IOINTDQOE4
io_intdqoe[5] => hphy_inst.I_IOINTDQOE5
io_intdqoe[6] => hphy_inst.I_IOINTDQOE6
io_intdqoe[7] => hphy_inst.I_IOINTDQOE7
io_intdqoe[8] => hphy_inst.I_IOINTDQOE8
io_intdqoe[9] => hphy_inst.I_IOINTDQOE9
io_intdqoe[10] => hphy_inst.I_IOINTDQOE10
io_intdqoe[11] => hphy_inst.I_IOINTDQOE11
io_intdqoe[12] => hphy_inst.I_IOINTDQOE12
io_intdqoe[13] => hphy_inst.I_IOINTDQOE13
io_intdqoe[14] => hphy_inst.I_IOINTDQOE14
io_intdqoe[15] => hphy_inst.I_IOINTDQOE15
io_intdqoe[16] => hphy_inst.I_IOINTDQOE16
io_intdqoe[17] => hphy_inst.I_IOINTDQOE17
io_intdqoe[18] => hphy_inst.I_IOINTDQOE18
io_intdqoe[19] => hphy_inst.I_IOINTDQOE19
io_intdqoe[20] => hphy_inst.I_IOINTDQOE20
io_intdqoe[21] => hphy_inst.I_IOINTDQOE21
io_intdqoe[22] => hphy_inst.I_IOINTDQOE22
io_intdqoe[23] => hphy_inst.I_IOINTDQOE23
io_intdqoe[24] => hphy_inst.I_IOINTDQOE24
io_intdqoe[25] => hphy_inst.I_IOINTDQOE25
io_intdqoe[26] => hphy_inst.I_IOINTDQOE26
io_intdqoe[27] => hphy_inst.I_IOINTDQOE27
io_intdqoe[28] => hphy_inst.I_IOINTDQOE28
io_intdqoe[29] => hphy_inst.I_IOINTDQOE29
io_intdqoe[30] => hphy_inst.I_IOINTDQOE30
io_intdqoe[31] => hphy_inst.I_IOINTDQOE31
io_intdqoe[32] => hphy_inst.I_IOINTDQOE32
io_intdqoe[33] => hphy_inst.I_IOINTDQOE33
io_intdqoe[34] => hphy_inst.I_IOINTDQOE34
io_intdqoe[35] => hphy_inst.I_IOINTDQOE35
io_intdqoe[36] => hphy_inst.I_IOINTDQOE36
io_intdqoe[37] => hphy_inst.I_IOINTDQOE37
io_intdqoe[38] => hphy_inst.I_IOINTDQOE38
io_intdqoe[39] => hphy_inst.I_IOINTDQOE39
io_intdqoe[40] => hphy_inst.I_IOINTDQOE40
io_intdqoe[41] => hphy_inst.I_IOINTDQOE41
io_intdqoe[42] => hphy_inst.I_IOINTDQOE42
io_intdqoe[43] => hphy_inst.I_IOINTDQOE43
io_intdqoe[44] => hphy_inst.I_IOINTDQOE44
io_intdqoe[45] => hphy_inst.I_IOINTDQOE45
io_intdqoe[46] => hphy_inst.I_IOINTDQOE46
io_intdqoe[47] => hphy_inst.I_IOINTDQOE47
io_intdqoe[48] => hphy_inst.I_IOINTDQOE48
io_intdqoe[49] => hphy_inst.I_IOINTDQOE49
io_intdqoe[50] => hphy_inst.I_IOINTDQOE50
io_intdqoe[51] => hphy_inst.I_IOINTDQOE51
io_intdqoe[52] => hphy_inst.I_IOINTDQOE52
io_intdqoe[53] => hphy_inst.I_IOINTDQOE53
io_intdqoe[54] => hphy_inst.I_IOINTDQOE54
io_intdqoe[55] => hphy_inst.I_IOINTDQOE55
io_intdqoe[56] => hphy_inst.I_IOINTDQOE56
io_intdqoe[57] => hphy_inst.I_IOINTDQOE57
io_intdqoe[58] => hphy_inst.I_IOINTDQOE58
io_intdqoe[59] => hphy_inst.I_IOINTDQOE59
io_intdqoe[60] => hphy_inst.I_IOINTDQOE60
io_intdqoe[61] => hphy_inst.I_IOINTDQOE61
io_intdqoe[62] => hphy_inst.I_IOINTDQOE62
io_intdqoe[63] => hphy_inst.I_IOINTDQOE63
io_intdqoe[64] => hphy_inst.I_IOINTDQOE64
io_intdqoe[65] => hphy_inst.I_IOINTDQOE65
io_intdqoe[66] => hphy_inst.I_IOINTDQOE66
io_intdqoe[67] => hphy_inst.I_IOINTDQOE67
io_intdqoe[68] => hphy_inst.I_IOINTDQOE68
io_intdqoe[69] => hphy_inst.I_IOINTDQOE69
io_intdqoe[70] => hphy_inst.I_IOINTDQOE70
io_intdqoe[71] => hphy_inst.I_IOINTDQOE71
io_intdqoe[72] => hphy_inst.I_IOINTDQOE72
io_intdqoe[73] => hphy_inst.I_IOINTDQOE73
io_intdqoe[74] => hphy_inst.I_IOINTDQOE74
io_intdqoe[75] => hphy_inst.I_IOINTDQOE75
io_intdqoe[76] => hphy_inst.I_IOINTDQOE76
io_intdqoe[77] => hphy_inst.I_IOINTDQOE77
io_intdqoe[78] => hphy_inst.I_IOINTDQOE78
io_intdqoe[79] => hphy_inst.I_IOINTDQOE79
io_intdqoe[80] => hphy_inst.I_IOINTDQOE80
io_intdqoe[81] => hphy_inst.I_IOINTDQOE81
io_intdqoe[82] => hphy_inst.I_IOINTDQOE82
io_intdqoe[83] => hphy_inst.I_IOINTDQOE83
io_intdqoe[84] => hphy_inst.I_IOINTDQOE84
io_intdqoe[85] => hphy_inst.I_IOINTDQOE85
io_intdqoe[86] => hphy_inst.I_IOINTDQOE86
io_intdqoe[87] => hphy_inst.I_IOINTDQOE87
io_intdqoe[88] => hphy_inst.I_IOINTDQOE88
io_intdqoe[89] => hphy_inst.I_IOINTDQOE89
io_intdqsbdout[0] => hphy_inst.I_IOINTDQSBDOUT
io_intdqsbdout[1] => hphy_inst.I_IOINTDQSBDOUT1
io_intdqsbdout[2] => hphy_inst.I_IOINTDQSBDOUT2
io_intdqsbdout[3] => hphy_inst.I_IOINTDQSBDOUT3
io_intdqsbdout[4] => hphy_inst.I_IOINTDQSBDOUT4
io_intdqsbdout[5] => hphy_inst.I_IOINTDQSBDOUT5
io_intdqsbdout[6] => hphy_inst.I_IOINTDQSBDOUT6
io_intdqsbdout[7] => hphy_inst.I_IOINTDQSBDOUT7
io_intdqsbdout[8] => hphy_inst.I_IOINTDQSBDOUT8
io_intdqsbdout[9] => hphy_inst.I_IOINTDQSBDOUT9
io_intdqsbdout[10] => hphy_inst.I_IOINTDQSBDOUT10
io_intdqsbdout[11] => hphy_inst.I_IOINTDQSBDOUT11
io_intdqsbdout[12] => hphy_inst.I_IOINTDQSBDOUT12
io_intdqsbdout[13] => hphy_inst.I_IOINTDQSBDOUT13
io_intdqsbdout[14] => hphy_inst.I_IOINTDQSBDOUT14
io_intdqsbdout[15] => hphy_inst.I_IOINTDQSBDOUT15
io_intdqsbdout[16] => hphy_inst.I_IOINTDQSBDOUT16
io_intdqsbdout[17] => hphy_inst.I_IOINTDQSBDOUT17
io_intdqsbdout[18] => hphy_inst.I_IOINTDQSBDOUT18
io_intdqsbdout[19] => hphy_inst.I_IOINTDQSBDOUT19
io_intdqsboe[0] => hphy_inst.I_IOINTDQSBOE
io_intdqsboe[1] => hphy_inst.I_IOINTDQSBOE1
io_intdqsboe[2] => hphy_inst.I_IOINTDQSBOE2
io_intdqsboe[3] => hphy_inst.I_IOINTDQSBOE3
io_intdqsboe[4] => hphy_inst.I_IOINTDQSBOE4
io_intdqsboe[5] => hphy_inst.I_IOINTDQSBOE5
io_intdqsboe[6] => hphy_inst.I_IOINTDQSBOE6
io_intdqsboe[7] => hphy_inst.I_IOINTDQSBOE7
io_intdqsboe[8] => hphy_inst.I_IOINTDQSBOE8
io_intdqsboe[9] => hphy_inst.I_IOINTDQSBOE9
io_intdqsdout[0] => hphy_inst.I_IOINTDQSDOUT
io_intdqsdout[1] => hphy_inst.I_IOINTDQSDOUT1
io_intdqsdout[2] => hphy_inst.I_IOINTDQSDOUT2
io_intdqsdout[3] => hphy_inst.I_IOINTDQSDOUT3
io_intdqsdout[4] => hphy_inst.I_IOINTDQSDOUT4
io_intdqsdout[5] => hphy_inst.I_IOINTDQSDOUT5
io_intdqsdout[6] => hphy_inst.I_IOINTDQSDOUT6
io_intdqsdout[7] => hphy_inst.I_IOINTDQSDOUT7
io_intdqsdout[8] => hphy_inst.I_IOINTDQSDOUT8
io_intdqsdout[9] => hphy_inst.I_IOINTDQSDOUT9
io_intdqsdout[10] => hphy_inst.I_IOINTDQSDOUT10
io_intdqsdout[11] => hphy_inst.I_IOINTDQSDOUT11
io_intdqsdout[12] => hphy_inst.I_IOINTDQSDOUT12
io_intdqsdout[13] => hphy_inst.I_IOINTDQSDOUT13
io_intdqsdout[14] => hphy_inst.I_IOINTDQSDOUT14
io_intdqsdout[15] => hphy_inst.I_IOINTDQSDOUT15
io_intdqsdout[16] => hphy_inst.I_IOINTDQSDOUT16
io_intdqsdout[17] => hphy_inst.I_IOINTDQSDOUT17
io_intdqsdout[18] => hphy_inst.I_IOINTDQSDOUT18
io_intdqsdout[19] => hphy_inst.I_IOINTDQSDOUT19
io_intdqslogicdqsena[0] => hphy_inst.I_IOINTDQSLOGICDQSENA
io_intdqslogicdqsena[1] => hphy_inst.I_IOINTDQSLOGICDQSENA1
io_intdqslogicdqsena[2] => hphy_inst.I_IOINTDQSLOGICDQSENA2
io_intdqslogicdqsena[3] => hphy_inst.I_IOINTDQSLOGICDQSENA3
io_intdqslogicdqsena[4] => hphy_inst.I_IOINTDQSLOGICDQSENA4
io_intdqslogicdqsena[5] => hphy_inst.I_IOINTDQSLOGICDQSENA5
io_intdqslogicdqsena[6] => hphy_inst.I_IOINTDQSLOGICDQSENA6
io_intdqslogicdqsena[7] => hphy_inst.I_IOINTDQSLOGICDQSENA7
io_intdqslogicdqsena[8] => hphy_inst.I_IOINTDQSLOGICDQSENA8
io_intdqslogicdqsena[9] => hphy_inst.I_IOINTDQSLOGICDQSENA9
io_intdqslogicfiforeset[0] => hphy_inst.I_IOINTDQSLOGICFIFORESET
io_intdqslogicfiforeset[1] => hphy_inst.I_IOINTDQSLOGICFIFORESET1
io_intdqslogicfiforeset[2] => hphy_inst.I_IOINTDQSLOGICFIFORESET2
io_intdqslogicfiforeset[3] => hphy_inst.I_IOINTDQSLOGICFIFORESET3
io_intdqslogicfiforeset[4] => hphy_inst.I_IOINTDQSLOGICFIFORESET4
io_intdqslogicincrdataen[0] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN
io_intdqslogicincrdataen[1] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN1
io_intdqslogicincrdataen[2] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN2
io_intdqslogicincrdataen[3] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN3
io_intdqslogicincrdataen[4] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN4
io_intdqslogicincrdataen[5] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN5
io_intdqslogicincrdataen[6] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN6
io_intdqslogicincrdataen[7] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN7
io_intdqslogicincrdataen[8] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN8
io_intdqslogicincrdataen[9] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN9
io_intdqslogicincwrptr[0] => hphy_inst.I_IOINTDQSLOGICINCWRPTR
io_intdqslogicincwrptr[1] => hphy_inst.I_IOINTDQSLOGICINCWRPTR1
io_intdqslogicincwrptr[2] => hphy_inst.I_IOINTDQSLOGICINCWRPTR2
io_intdqslogicincwrptr[3] => hphy_inst.I_IOINTDQSLOGICINCWRPTR3
io_intdqslogicincwrptr[4] => hphy_inst.I_IOINTDQSLOGICINCWRPTR4
io_intdqslogicincwrptr[5] => hphy_inst.I_IOINTDQSLOGICINCWRPTR5
io_intdqslogicincwrptr[6] => hphy_inst.I_IOINTDQSLOGICINCWRPTR6
io_intdqslogicincwrptr[7] => hphy_inst.I_IOINTDQSLOGICINCWRPTR7
io_intdqslogicincwrptr[8] => hphy_inst.I_IOINTDQSLOGICINCWRPTR8
io_intdqslogicincwrptr[9] => hphy_inst.I_IOINTDQSLOGICINCWRPTR9
io_intdqslogicoct[0] => hphy_inst.I_IOINTDQSLOGICOCT
io_intdqslogicoct[1] => hphy_inst.I_IOINTDQSLOGICOCT1
io_intdqslogicoct[2] => hphy_inst.I_IOINTDQSLOGICOCT2
io_intdqslogicoct[3] => hphy_inst.I_IOINTDQSLOGICOCT3
io_intdqslogicoct[4] => hphy_inst.I_IOINTDQSLOGICOCT4
io_intdqslogicoct[5] => hphy_inst.I_IOINTDQSLOGICOCT5
io_intdqslogicoct[6] => hphy_inst.I_IOINTDQSLOGICOCT6
io_intdqslogicoct[7] => hphy_inst.I_IOINTDQSLOGICOCT7
io_intdqslogicoct[8] => hphy_inst.I_IOINTDQSLOGICOCT8
io_intdqslogicoct[9] => hphy_inst.I_IOINTDQSLOGICOCT9
io_intdqslogicrdatavalid[0] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID
io_intdqslogicrdatavalid[1] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID1
io_intdqslogicrdatavalid[2] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID2
io_intdqslogicrdatavalid[3] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID3
io_intdqslogicrdatavalid[4] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID4
io_intdqslogicreadlatency[0] => hphy_inst.I_IOINTDQSLOGICREADLATENCY
io_intdqslogicreadlatency[1] => hphy_inst.I_IOINTDQSLOGICREADLATENCY1
io_intdqslogicreadlatency[2] => hphy_inst.I_IOINTDQSLOGICREADLATENCY2
io_intdqslogicreadlatency[3] => hphy_inst.I_IOINTDQSLOGICREADLATENCY3
io_intdqslogicreadlatency[4] => hphy_inst.I_IOINTDQSLOGICREADLATENCY4
io_intdqslogicreadlatency[5] => hphy_inst.I_IOINTDQSLOGICREADLATENCY5
io_intdqslogicreadlatency[6] => hphy_inst.I_IOINTDQSLOGICREADLATENCY6
io_intdqslogicreadlatency[7] => hphy_inst.I_IOINTDQSLOGICREADLATENCY7
io_intdqslogicreadlatency[8] => hphy_inst.I_IOINTDQSLOGICREADLATENCY8
io_intdqslogicreadlatency[9] => hphy_inst.I_IOINTDQSLOGICREADLATENCY9
io_intdqslogicreadlatency[10] => hphy_inst.I_IOINTDQSLOGICREADLATENCY10
io_intdqslogicreadlatency[11] => hphy_inst.I_IOINTDQSLOGICREADLATENCY11
io_intdqslogicreadlatency[12] => hphy_inst.I_IOINTDQSLOGICREADLATENCY12
io_intdqslogicreadlatency[13] => hphy_inst.I_IOINTDQSLOGICREADLATENCY13
io_intdqslogicreadlatency[14] => hphy_inst.I_IOINTDQSLOGICREADLATENCY14
io_intdqslogicreadlatency[15] => hphy_inst.I_IOINTDQSLOGICREADLATENCY15
io_intdqslogicreadlatency[16] => hphy_inst.I_IOINTDQSLOGICREADLATENCY16
io_intdqslogicreadlatency[17] => hphy_inst.I_IOINTDQSLOGICREADLATENCY17
io_intdqslogicreadlatency[18] => hphy_inst.I_IOINTDQSLOGICREADLATENCY18
io_intdqslogicreadlatency[19] => hphy_inst.I_IOINTDQSLOGICREADLATENCY19
io_intdqslogicreadlatency[20] => hphy_inst.I_IOINTDQSLOGICREADLATENCY20
io_intdqslogicreadlatency[21] => hphy_inst.I_IOINTDQSLOGICREADLATENCY21
io_intdqslogicreadlatency[22] => hphy_inst.I_IOINTDQSLOGICREADLATENCY22
io_intdqslogicreadlatency[23] => hphy_inst.I_IOINTDQSLOGICREADLATENCY23
io_intdqslogicreadlatency[24] => hphy_inst.I_IOINTDQSLOGICREADLATENCY24
io_intdqsoe[0] => hphy_inst.I_IOINTDQSOE
io_intdqsoe[1] => hphy_inst.I_IOINTDQSOE1
io_intdqsoe[2] => hphy_inst.I_IOINTDQSOE2
io_intdqsoe[3] => hphy_inst.I_IOINTDQSOE3
io_intdqsoe[4] => hphy_inst.I_IOINTDQSOE4
io_intdqsoe[5] => hphy_inst.I_IOINTDQSOE5
io_intdqsoe[6] => hphy_inst.I_IOINTDQSOE6
io_intdqsoe[7] => hphy_inst.I_IOINTDQSOE7
io_intdqsoe[8] => hphy_inst.I_IOINTDQSOE8
io_intdqsoe[9] => hphy_inst.I_IOINTDQSOE9
io_intodtdout[0] => hphy_inst.I_IOINTODTDOUT
io_intodtdout[1] => hphy_inst.I_IOINTODTDOUT1
io_intodtdout[2] => hphy_inst.I_IOINTODTDOUT2
io_intodtdout[3] => hphy_inst.I_IOINTODTDOUT3
io_intodtdout[4] => hphy_inst.I_IOINTODTDOUT4
io_intodtdout[5] => hphy_inst.I_IOINTODTDOUT5
io_intodtdout[6] => hphy_inst.I_IOINTODTDOUT6
io_intodtdout[7] => hphy_inst.I_IOINTODTDOUT7
io_intrasndout[0] => hphy_inst.I_IOINTRASNDOUT
io_intrasndout[1] => hphy_inst.I_IOINTRASNDOUT1
io_intrasndout[2] => hphy_inst.I_IOINTRASNDOUT2
io_intrasndout[3] => hphy_inst.I_IOINTRASNDOUT3
io_intresetndout[0] => hphy_inst.I_IOINTRESETNDOUT
io_intresetndout[1] => hphy_inst.I_IOINTRESETNDOUT1
io_intresetndout[2] => hphy_inst.I_IOINTRESETNDOUT2
io_intresetndout[3] => hphy_inst.I_IOINTRESETNDOUT3
io_intwendout[0] => hphy_inst.I_IOINTWENDOUT
io_intwendout[1] => hphy_inst.I_IOINTWENDOUT1
io_intwendout[2] => hphy_inst.I_IOINTWENDOUT2
io_intwendout[3] => hphy_inst.I_IOINTWENDOUT3
io_intafirlat[0] <= hphy_inst.O_IOINTAFIRLAT
io_intafirlat[1] <= hphy_inst.O_IOINTAFIRLAT1
io_intafirlat[2] <= hphy_inst.O_IOINTAFIRLAT2
io_intafirlat[3] <= hphy_inst.O_IOINTAFIRLAT3
io_intafirlat[4] <= hphy_inst.O_IOINTAFIRLAT4
io_intafiwlat[0] <= hphy_inst.O_IOINTAFIWLAT
io_intafiwlat[1] <= hphy_inst.O_IOINTAFIWLAT1
io_intafiwlat[2] <= hphy_inst.O_IOINTAFIWLAT2
io_intafiwlat[3] <= hphy_inst.O_IOINTAFIWLAT3
io_intaficalfail <= hphy_inst.O_IOINTAFICALFAIL
io_intaficalsuccess <= hphy_inst.O_IOINTAFICALSUCCESS
mem_a[0] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[1] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[2] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[3] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[4] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[5] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[6] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[7] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[8] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[9] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_ba[0] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_ba[1] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_ba[2] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_cs_n[0] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_cs_n
mem_cke[0] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_cke
mem_odt[0] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_odt
mem_we_n[0] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_we_n
mem_ras_n[0] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_ras_n
mem_cas_n[0] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_cas_n
mem_reset_n <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_reset_n
mem_dq[0] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[1] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[2] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[3] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[4] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[5] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[6] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[7] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[8] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[9] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[10] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[11] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[12] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[13] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[14] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[15] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[16] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[17] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[18] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[19] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[20] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[21] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[22] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[23] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[24] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[25] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[26] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[27] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[28] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[29] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[30] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[31] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dm[0] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_dm[1] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_dm[2] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_dm[3] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_ck[0] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_ck
mem_ck_n[0] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.phy_mem_ck_n
mem_dqs[0] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs[1] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs[2] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs[3] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs_n[0] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[1] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[2] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[3] <> fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
reset_n_scc_clk <= fpga_lpddr2_p0_reset:ureset.reset_n_scc_clk
reset_n_avl_clk <= fpga_lpddr2_p0_reset:ureset.reset_n_avl_clk
scc_data => scc_data.IN1
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_ena[2] => scc_dqs_ena[2].IN1
scc_dqs_ena[3] => scc_dqs_ena[3].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dqs_io_ena[2] => scc_dqs_io_ena[2].IN1
scc_dqs_io_ena[3] => scc_dqs_io_ena[3].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dq_ena[16] => scc_dq_ena[16].IN1
scc_dq_ena[17] => scc_dq_ena[17].IN1
scc_dq_ena[18] => scc_dq_ena[18].IN1
scc_dq_ena[19] => scc_dq_ena[19].IN1
scc_dq_ena[20] => scc_dq_ena[20].IN1
scc_dq_ena[21] => scc_dq_ena[21].IN1
scc_dq_ena[22] => scc_dq_ena[22].IN1
scc_dq_ena[23] => scc_dq_ena[23].IN1
scc_dq_ena[24] => scc_dq_ena[24].IN1
scc_dq_ena[25] => scc_dq_ena[25].IN1
scc_dq_ena[26] => scc_dq_ena[26].IN1
scc_dq_ena[27] => scc_dq_ena[27].IN1
scc_dq_ena[28] => scc_dq_ena[28].IN1
scc_dq_ena[29] => scc_dq_ena[29].IN1
scc_dq_ena[30] => scc_dq_ena[30].IN1
scc_dq_ena[31] => scc_dq_ena[31].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_dm_ena[2] => scc_dm_ena[2].IN1
scc_dm_ena[3] => scc_dm_ena[3].IN1
scc_upd[0] => scc_upd[0].IN1
capture_strobe_tracking[0] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[1] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[2] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[3] <= fpga_lpddr2_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
phy_clk <= seq_clk.DB_MAX_OUTPUT_PORT_TYPE
ctl_clk <= fpga_lpddr2_p0_acv_ldc:memphy_ldc.afi_clk
phy_reset_n <= phy_reset_n.DB_MAX_OUTPUT_PORT_TYPE
pll_afi_clk => pll_afi_clk.IN2
pll_afi_half_clk => afi_half_clk_reg.CLK
pll_addr_cmd_clk => pll_addr_cmd_clk.IN1
pll_mem_clk => pll_mem_clk.IN1
pll_mem_phy_clk => pll_mem_phy_clk.IN2
pll_afi_phy_clk => pll_afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN2
pll_write_clk => pll_write_clk.IN2
pll_write_clk_pre_phy_clk => dll_clk.DATAIN
pll_dqs_ena_clk => pll_dqs_ena_clk.IN2
seq_clk => seq_clk.IN1
pll_avl_clk => pll_avl_clk.IN2
pll_config_clk => pll_config_clk.IN2
dll_clk <= pll_write_clk_pre_phy_clk.DB_MAX_OUTPUT_PORT_TYPE
dll_pll_locked <= pll_locked.DB_MAX_OUTPUT_PORT_TYPE
dll_phy_delayctrl[0] => dll_phy_delayctrl[0].IN2
dll_phy_delayctrl[1] => dll_phy_delayctrl[1].IN2
dll_phy_delayctrl[2] => dll_phy_delayctrl[2].IN2
dll_phy_delayctrl[3] => dll_phy_delayctrl[3].IN2
dll_phy_delayctrl[4] => dll_phy_delayctrl[4].IN2
dll_phy_delayctrl[5] => dll_phy_delayctrl[5].IN2
dll_phy_delayctrl[6] => dll_phy_delayctrl[6].IN2


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset
seq_reset_mem_stable => phy_reset_mem_stable_n.IN0
pll_afi_clk => pll_afi_clk.IN2
pll_addr_cmd_clk => pll_addr_cmd_clk.IN1
pll_dqs_ena_clk => pll_dqs_ena_clk.IN1
seq_clk => seq_clk.IN1
scc_clk => scc_clk.IN1
pll_avl_clk => pll_avl_clk.IN1
reset_n_scc_clk <= fpga_lpddr2_p0_reset_sync:ureset_scc_clk.reset_n_sync
reset_n_avl_clk <= fpga_lpddr2_p0_reset_sync:ureset_avl_clk.reset_n_sync
read_capture_clk[0] => read_capture_clk[0].IN1
read_capture_clk[1] => read_capture_clk[1].IN1
read_capture_clk[2] => read_capture_clk[2].IN1
read_capture_clk[3] => read_capture_clk[3].IN1
pll_locked => phy_reset_n.IN0
global_reset_n => phy_reset_n.IN1
soft_reset_n => phy_reset_n.IN1
ctl_reset_n <= fpga_lpddr2_p0_reset_sync:ureset_ctl_reset_clk.reset_n_sync
ctl_reset_export_n <= fpga_lpddr2_p0_reset_sync:ureset_ctl_reset_clk.reset_n_sync
reset_n_afi_clk[0] <= fpga_lpddr2_p0_reset_sync:ureset_afi_clk.reset_n_sync
reset_n_afi_clk[1] <= fpga_lpddr2_p0_reset_sync:ureset_afi_clk.reset_n_sync
reset_n_afi_clk[2] <= fpga_lpddr2_p0_reset_sync:ureset_afi_clk.reset_n_sync
reset_n_afi_clk[3] <= fpga_lpddr2_p0_reset_sync:ureset_afi_clk.reset_n_sync
reset_n_addr_cmd_clk <= fpga_lpddr2_p0_reset_sync:ureset_addr_cmd_clk.reset_n_sync
reset_n_resync_clk <= fpga_lpddr2_p0_reset_sync:ureset_resync_clk.reset_n_sync
reset_n_seq_clk <= fpga_lpddr2_p0_reset_sync:ureset_seq_clk.reset_n_sync
reset_n_read_capture_clk[0] <= fpga_lpddr2_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk.reset_n_sync
reset_n_read_capture_clk[1] <= fpga_lpddr2_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk.reset_n_sync
reset_n_read_capture_clk[2] <= fpga_lpddr2_p0_reset_sync:read_capture_reset[2].ureset_read_capture_clk.reset_n_sync
reset_n_read_capture_clk[3] <= fpga_lpddr2_p0_reset_sync:read_capture_reset[3].ureset_read_capture_clk.reset_n_sync


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_afi_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
reset_n => reset_reg[17].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[15].ACLR
reset_n => reset_reg[16].ACLR
clk => reset_reg[17].CLK
clk => reset_reg[16].CLK
clk => reset_reg[15].CLK
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[1] <= reset_n_sync[1].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[2] <= reset_n_sync[2].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[3] <= reset_n_sync[3].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_ctl_reset_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[15].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
reset_n => reset_reg[14].ACLR
clk => reset_reg[15].CLK
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[1] <= reset_n_sync[1].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_addr_cmd_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_resync_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_seq_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_scc_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_avl_clk
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[0].ACLR
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[2].ureset_read_capture_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[3].ureset_read_capture_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads
reset_n_addr_cmd_clk => reset_n_addr_cmd_clk.IN1
reset_n_afi_clk => reset_n_core_clk.IN5
oct_ctl_rs_value[0] => oct_ctl_rs_value[0].IN4
oct_ctl_rs_value[1] => oct_ctl_rs_value[1].IN4
oct_ctl_rs_value[2] => oct_ctl_rs_value[2].IN4
oct_ctl_rs_value[3] => oct_ctl_rs_value[3].IN4
oct_ctl_rs_value[4] => oct_ctl_rs_value[4].IN4
oct_ctl_rs_value[5] => oct_ctl_rs_value[5].IN4
oct_ctl_rs_value[6] => oct_ctl_rs_value[6].IN4
oct_ctl_rs_value[7] => oct_ctl_rs_value[7].IN4
oct_ctl_rs_value[8] => oct_ctl_rs_value[8].IN4
oct_ctl_rs_value[9] => oct_ctl_rs_value[9].IN4
oct_ctl_rs_value[10] => oct_ctl_rs_value[10].IN4
oct_ctl_rs_value[11] => oct_ctl_rs_value[11].IN4
oct_ctl_rs_value[12] => oct_ctl_rs_value[12].IN4
oct_ctl_rs_value[13] => oct_ctl_rs_value[13].IN4
oct_ctl_rs_value[14] => oct_ctl_rs_value[14].IN4
oct_ctl_rs_value[15] => oct_ctl_rs_value[15].IN4
oct_ctl_rt_value[0] => oct_ctl_rt_value[0].IN4
oct_ctl_rt_value[1] => oct_ctl_rt_value[1].IN4
oct_ctl_rt_value[2] => oct_ctl_rt_value[2].IN4
oct_ctl_rt_value[3] => oct_ctl_rt_value[3].IN4
oct_ctl_rt_value[4] => oct_ctl_rt_value[4].IN4
oct_ctl_rt_value[5] => oct_ctl_rt_value[5].IN4
oct_ctl_rt_value[6] => oct_ctl_rt_value[6].IN4
oct_ctl_rt_value[7] => oct_ctl_rt_value[7].IN4
oct_ctl_rt_value[8] => oct_ctl_rt_value[8].IN4
oct_ctl_rt_value[9] => oct_ctl_rt_value[9].IN4
oct_ctl_rt_value[10] => oct_ctl_rt_value[10].IN4
oct_ctl_rt_value[11] => oct_ctl_rt_value[11].IN4
oct_ctl_rt_value[12] => oct_ctl_rt_value[12].IN4
oct_ctl_rt_value[13] => oct_ctl_rt_value[13].IN4
oct_ctl_rt_value[14] => oct_ctl_rt_value[14].IN4
oct_ctl_rt_value[15] => oct_ctl_rt_value[15].IN4
phy_ddio_address[0] => phy_ddio_address[0].IN1
phy_ddio_address[1] => phy_ddio_address[1].IN1
phy_ddio_address[2] => phy_ddio_address[2].IN1
phy_ddio_address[3] => phy_ddio_address[3].IN1
phy_ddio_address[4] => phy_ddio_address[4].IN1
phy_ddio_address[5] => phy_ddio_address[5].IN1
phy_ddio_address[6] => phy_ddio_address[6].IN1
phy_ddio_address[7] => phy_ddio_address[7].IN1
phy_ddio_address[8] => phy_ddio_address[8].IN1
phy_ddio_address[9] => phy_ddio_address[9].IN1
phy_ddio_address[10] => phy_ddio_address[10].IN1
phy_ddio_address[11] => phy_ddio_address[11].IN1
phy_ddio_address[12] => phy_ddio_address[12].IN1
phy_ddio_address[13] => phy_ddio_address[13].IN1
phy_ddio_address[14] => phy_ddio_address[14].IN1
phy_ddio_address[15] => phy_ddio_address[15].IN1
phy_ddio_address[16] => phy_ddio_address[16].IN1
phy_ddio_address[17] => phy_ddio_address[17].IN1
phy_ddio_address[18] => phy_ddio_address[18].IN1
phy_ddio_address[19] => phy_ddio_address[19].IN1
phy_ddio_address[20] => phy_ddio_address[20].IN1
phy_ddio_address[21] => phy_ddio_address[21].IN1
phy_ddio_address[22] => phy_ddio_address[22].IN1
phy_ddio_address[23] => phy_ddio_address[23].IN1
phy_ddio_address[24] => phy_ddio_address[24].IN1
phy_ddio_address[25] => phy_ddio_address[25].IN1
phy_ddio_address[26] => phy_ddio_address[26].IN1
phy_ddio_address[27] => phy_ddio_address[27].IN1
phy_ddio_address[28] => phy_ddio_address[28].IN1
phy_ddio_address[29] => phy_ddio_address[29].IN1
phy_ddio_address[30] => phy_ddio_address[30].IN1
phy_ddio_address[31] => phy_ddio_address[31].IN1
phy_ddio_address[32] => phy_ddio_address[32].IN1
phy_ddio_address[33] => phy_ddio_address[33].IN1
phy_ddio_address[34] => phy_ddio_address[34].IN1
phy_ddio_address[35] => phy_ddio_address[35].IN1
phy_ddio_address[36] => phy_ddio_address[36].IN1
phy_ddio_address[37] => phy_ddio_address[37].IN1
phy_ddio_address[38] => phy_ddio_address[38].IN1
phy_ddio_address[39] => phy_ddio_address[39].IN1
phy_ddio_address[40] => phy_ddio_address[40].IN1
phy_ddio_address[41] => phy_ddio_address[41].IN1
phy_ddio_address[42] => phy_ddio_address[42].IN1
phy_ddio_address[43] => phy_ddio_address[43].IN1
phy_ddio_address[44] => phy_ddio_address[44].IN1
phy_ddio_address[45] => phy_ddio_address[45].IN1
phy_ddio_address[46] => phy_ddio_address[46].IN1
phy_ddio_address[47] => phy_ddio_address[47].IN1
phy_ddio_address[48] => phy_ddio_address[48].IN1
phy_ddio_address[49] => phy_ddio_address[49].IN1
phy_ddio_address[50] => phy_ddio_address[50].IN1
phy_ddio_address[51] => phy_ddio_address[51].IN1
phy_ddio_address[52] => phy_ddio_address[52].IN1
phy_ddio_address[53] => phy_ddio_address[53].IN1
phy_ddio_address[54] => phy_ddio_address[54].IN1
phy_ddio_address[55] => phy_ddio_address[55].IN1
phy_ddio_address[56] => phy_ddio_address[56].IN1
phy_ddio_address[57] => phy_ddio_address[57].IN1
phy_ddio_address[58] => phy_ddio_address[58].IN1
phy_ddio_address[59] => phy_ddio_address[59].IN1
phy_ddio_address[60] => phy_ddio_address[60].IN1
phy_ddio_address[61] => phy_ddio_address[61].IN1
phy_ddio_address[62] => phy_ddio_address[62].IN1
phy_ddio_address[63] => phy_ddio_address[63].IN1
phy_ddio_bank[0] => phy_ddio_bank[0].IN1
phy_ddio_bank[1] => phy_ddio_bank[1].IN1
phy_ddio_bank[2] => phy_ddio_bank[2].IN1
phy_ddio_bank[3] => phy_ddio_bank[3].IN1
phy_ddio_bank[4] => phy_ddio_bank[4].IN1
phy_ddio_bank[5] => phy_ddio_bank[5].IN1
phy_ddio_bank[6] => phy_ddio_bank[6].IN1
phy_ddio_bank[7] => phy_ddio_bank[7].IN1
phy_ddio_bank[8] => phy_ddio_bank[8].IN1
phy_ddio_bank[9] => phy_ddio_bank[9].IN1
phy_ddio_bank[10] => phy_ddio_bank[10].IN1
phy_ddio_bank[11] => phy_ddio_bank[11].IN1
phy_ddio_cs_n[0] => phy_ddio_cs_n[0].IN1
phy_ddio_cs_n[1] => phy_ddio_cs_n[1].IN1
phy_ddio_cs_n[2] => phy_ddio_cs_n[2].IN1
phy_ddio_cs_n[3] => phy_ddio_cs_n[3].IN1
phy_ddio_cs_n[4] => phy_ddio_cs_n[4].IN1
phy_ddio_cs_n[5] => phy_ddio_cs_n[5].IN1
phy_ddio_cs_n[6] => phy_ddio_cs_n[6].IN1
phy_ddio_cs_n[7] => phy_ddio_cs_n[7].IN1
phy_ddio_cke[0] => phy_ddio_cke[0].IN1
phy_ddio_cke[1] => phy_ddio_cke[1].IN1
phy_ddio_cke[2] => phy_ddio_cke[2].IN1
phy_ddio_cke[3] => phy_ddio_cke[3].IN1
phy_ddio_cke[4] => phy_ddio_cke[4].IN1
phy_ddio_cke[5] => phy_ddio_cke[5].IN1
phy_ddio_cke[6] => phy_ddio_cke[6].IN1
phy_ddio_cke[7] => phy_ddio_cke[7].IN1
phy_ddio_odt[0] => phy_ddio_odt[0].IN1
phy_ddio_odt[1] => phy_ddio_odt[1].IN1
phy_ddio_odt[2] => phy_ddio_odt[2].IN1
phy_ddio_odt[3] => phy_ddio_odt[3].IN1
phy_ddio_odt[4] => phy_ddio_odt[4].IN1
phy_ddio_odt[5] => phy_ddio_odt[5].IN1
phy_ddio_odt[6] => phy_ddio_odt[6].IN1
phy_ddio_odt[7] => phy_ddio_odt[7].IN1
phy_ddio_we_n[0] => phy_ddio_we_n[0].IN1
phy_ddio_we_n[1] => phy_ddio_we_n[1].IN1
phy_ddio_we_n[2] => phy_ddio_we_n[2].IN1
phy_ddio_we_n[3] => phy_ddio_we_n[3].IN1
phy_ddio_ras_n[0] => phy_ddio_ras_n[0].IN1
phy_ddio_ras_n[1] => phy_ddio_ras_n[1].IN1
phy_ddio_ras_n[2] => phy_ddio_ras_n[2].IN1
phy_ddio_ras_n[3] => phy_ddio_ras_n[3].IN1
phy_ddio_cas_n[0] => phy_ddio_cas_n[0].IN1
phy_ddio_cas_n[1] => phy_ddio_cas_n[1].IN1
phy_ddio_cas_n[2] => phy_ddio_cas_n[2].IN1
phy_ddio_cas_n[3] => phy_ddio_cas_n[3].IN1
phy_ddio_ck[0] => phy_ddio_ck[0].IN1
phy_ddio_ck[1] => phy_ddio_ck[1].IN1
phy_ddio_ck[2] => phy_ddio_ck[2].IN1
phy_ddio_ck[3] => phy_ddio_ck[3].IN1
phy_ddio_reset_n[0] => phy_ddio_reset_n[0].IN1
phy_ddio_reset_n[1] => phy_ddio_reset_n[1].IN1
phy_ddio_reset_n[2] => phy_ddio_reset_n[2].IN1
phy_ddio_reset_n[3] => phy_ddio_reset_n[3].IN1
phy_mem_address[0] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[1] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[2] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[3] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[4] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[5] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[6] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[7] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[8] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[9] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_bank[0] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_bank[1] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_bank[2] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_cs_n[0] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cs_n
phy_mem_cke[0] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cke
phy_mem_odt[0] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_odt
phy_mem_we_n[0] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_we_n
phy_mem_ras_n[0] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ras_n
phy_mem_cas_n[0] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cas_n
phy_mem_reset_n <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_reset_n
pll_afi_clk => core_clk.IN4
pll_afi_phy_clk => pll_afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN5
pll_avl_clk => hr_clk.IN5
avl_clk => ~NO_FANOUT~
pll_mem_clk => ~NO_FANOUT~
pll_mem_phy_clk => pll_mem_phy_clk.IN5
pll_write_clk => pll_write_clk.IN5
pll_dqs_ena_clk => ~NO_FANOUT~
pll_addr_cmd_clk => ~NO_FANOUT~
phy_mem_dq[0] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[1] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[2] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[3] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[4] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[5] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[6] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[7] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[8] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[9] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[10] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[11] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[12] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[13] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[14] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[15] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[16] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[17] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[18] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[19] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[20] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[21] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[22] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[23] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[24] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[25] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[26] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[27] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[28] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[29] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[30] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[31] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dm[0] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[1] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[2] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[3] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.extra_write_data_out
phy_mem_ck[0] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ck
phy_mem_ck_n[0] <= fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ck_n
mem_dqs[0] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.strobe_io
mem_dqs[1] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.strobe_io
mem_dqs[2] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.strobe_io
mem_dqs[3] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.strobe_io
mem_dqs_n[0] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[1] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[2] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[3] <> fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.strobe_n_io
dll_phy_delayctrl[0] => dll_phy_delayctrl[0].IN5
dll_phy_delayctrl[1] => dll_phy_delayctrl[1].IN5
dll_phy_delayctrl[2] => dll_phy_delayctrl[2].IN5
dll_phy_delayctrl[3] => dll_phy_delayctrl[3].IN5
dll_phy_delayctrl[4] => dll_phy_delayctrl[4].IN5
dll_phy_delayctrl[5] => dll_phy_delayctrl[5].IN5
dll_phy_delayctrl[6] => dll_phy_delayctrl[6].IN5
scc_clk => scc_clk.IN4
scc_data => scc_data.IN4
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_ena[2] => scc_dqs_ena[2].IN1
scc_dqs_ena[3] => scc_dqs_ena[3].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dqs_io_ena[2] => scc_dqs_io_ena[2].IN1
scc_dqs_io_ena[3] => scc_dqs_io_ena[3].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dq_ena[16] => scc_dq_ena[16].IN1
scc_dq_ena[17] => scc_dq_ena[17].IN1
scc_dq_ena[18] => scc_dq_ena[18].IN1
scc_dq_ena[19] => scc_dq_ena[19].IN1
scc_dq_ena[20] => scc_dq_ena[20].IN1
scc_dq_ena[21] => scc_dq_ena[21].IN1
scc_dq_ena[22] => scc_dq_ena[22].IN1
scc_dq_ena[23] => scc_dq_ena[23].IN1
scc_dq_ena[24] => scc_dq_ena[24].IN1
scc_dq_ena[25] => scc_dq_ena[25].IN1
scc_dq_ena[26] => scc_dq_ena[26].IN1
scc_dq_ena[27] => scc_dq_ena[27].IN1
scc_dq_ena[28] => scc_dq_ena[28].IN1
scc_dq_ena[29] => scc_dq_ena[29].IN1
scc_dq_ena[30] => scc_dq_ena[30].IN1
scc_dq_ena[31] => scc_dq_ena[31].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_dm_ena[2] => scc_dm_ena[2].IN1
scc_dm_ena[3] => scc_dm_ena[3].IN1
scc_upd => scc_upd.IN4
seq_read_latency_counter[0] => ~NO_FANOUT~
seq_read_latency_counter[1] => ~NO_FANOUT~
seq_read_latency_counter[2] => ~NO_FANOUT~
seq_read_latency_counter[3] => ~NO_FANOUT~
seq_read_latency_counter[4] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[0] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[1] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[2] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[3] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[0] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[1] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[2] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[3] => ~NO_FANOUT~
phy_ddio_dmdout[0] => phy_ddio_dmdout[0].IN1
phy_ddio_dmdout[1] => phy_ddio_dmdout[1].IN1
phy_ddio_dmdout[2] => phy_ddio_dmdout[2].IN1
phy_ddio_dmdout[3] => phy_ddio_dmdout[3].IN1
phy_ddio_dmdout[4] => phy_ddio_dmdout[4].IN1
phy_ddio_dmdout[5] => phy_ddio_dmdout[5].IN1
phy_ddio_dmdout[6] => phy_ddio_dmdout[6].IN1
phy_ddio_dmdout[7] => phy_ddio_dmdout[7].IN1
phy_ddio_dmdout[8] => phy_ddio_dmdout[8].IN1
phy_ddio_dmdout[9] => phy_ddio_dmdout[9].IN1
phy_ddio_dmdout[10] => phy_ddio_dmdout[10].IN1
phy_ddio_dmdout[11] => phy_ddio_dmdout[11].IN1
phy_ddio_dmdout[12] => phy_ddio_dmdout[12].IN1
phy_ddio_dmdout[13] => phy_ddio_dmdout[13].IN1
phy_ddio_dmdout[14] => phy_ddio_dmdout[14].IN1
phy_ddio_dmdout[15] => phy_ddio_dmdout[15].IN1
phy_ddio_dmdout[16] => ~NO_FANOUT~
phy_ddio_dmdout[17] => ~NO_FANOUT~
phy_ddio_dmdout[18] => ~NO_FANOUT~
phy_ddio_dmdout[19] => ~NO_FANOUT~
phy_ddio_dmdout[20] => ~NO_FANOUT~
phy_ddio_dmdout[21] => ~NO_FANOUT~
phy_ddio_dmdout[22] => ~NO_FANOUT~
phy_ddio_dmdout[23] => ~NO_FANOUT~
phy_ddio_dmdout[24] => ~NO_FANOUT~
phy_ddio_dqdout[0] => phy_ddio_dqdout[0].IN1
phy_ddio_dqdout[1] => phy_ddio_dqdout[1].IN1
phy_ddio_dqdout[2] => phy_ddio_dqdout[2].IN1
phy_ddio_dqdout[3] => phy_ddio_dqdout[3].IN1
phy_ddio_dqdout[4] => phy_ddio_dqdout[4].IN1
phy_ddio_dqdout[5] => phy_ddio_dqdout[5].IN1
phy_ddio_dqdout[6] => phy_ddio_dqdout[6].IN1
phy_ddio_dqdout[7] => phy_ddio_dqdout[7].IN1
phy_ddio_dqdout[8] => phy_ddio_dqdout[8].IN1
phy_ddio_dqdout[9] => phy_ddio_dqdout[9].IN1
phy_ddio_dqdout[10] => phy_ddio_dqdout[10].IN1
phy_ddio_dqdout[11] => phy_ddio_dqdout[11].IN1
phy_ddio_dqdout[12] => phy_ddio_dqdout[12].IN1
phy_ddio_dqdout[13] => phy_ddio_dqdout[13].IN1
phy_ddio_dqdout[14] => phy_ddio_dqdout[14].IN1
phy_ddio_dqdout[15] => phy_ddio_dqdout[15].IN1
phy_ddio_dqdout[16] => phy_ddio_dqdout[16].IN1
phy_ddio_dqdout[17] => phy_ddio_dqdout[17].IN1
phy_ddio_dqdout[18] => phy_ddio_dqdout[18].IN1
phy_ddio_dqdout[19] => phy_ddio_dqdout[19].IN1
phy_ddio_dqdout[20] => phy_ddio_dqdout[20].IN1
phy_ddio_dqdout[21] => phy_ddio_dqdout[21].IN1
phy_ddio_dqdout[22] => phy_ddio_dqdout[22].IN1
phy_ddio_dqdout[23] => phy_ddio_dqdout[23].IN1
phy_ddio_dqdout[24] => phy_ddio_dqdout[24].IN1
phy_ddio_dqdout[25] => phy_ddio_dqdout[25].IN1
phy_ddio_dqdout[26] => phy_ddio_dqdout[26].IN1
phy_ddio_dqdout[27] => phy_ddio_dqdout[27].IN1
phy_ddio_dqdout[28] => phy_ddio_dqdout[28].IN1
phy_ddio_dqdout[29] => phy_ddio_dqdout[29].IN1
phy_ddio_dqdout[30] => phy_ddio_dqdout[30].IN1
phy_ddio_dqdout[31] => phy_ddio_dqdout[31].IN1
phy_ddio_dqdout[32] => ~NO_FANOUT~
phy_ddio_dqdout[33] => ~NO_FANOUT~
phy_ddio_dqdout[34] => ~NO_FANOUT~
phy_ddio_dqdout[35] => ~NO_FANOUT~
phy_ddio_dqdout[36] => phy_ddio_dqdout[36].IN1
phy_ddio_dqdout[37] => phy_ddio_dqdout[37].IN1
phy_ddio_dqdout[38] => phy_ddio_dqdout[38].IN1
phy_ddio_dqdout[39] => phy_ddio_dqdout[39].IN1
phy_ddio_dqdout[40] => phy_ddio_dqdout[40].IN1
phy_ddio_dqdout[41] => phy_ddio_dqdout[41].IN1
phy_ddio_dqdout[42] => phy_ddio_dqdout[42].IN1
phy_ddio_dqdout[43] => phy_ddio_dqdout[43].IN1
phy_ddio_dqdout[44] => phy_ddio_dqdout[44].IN1
phy_ddio_dqdout[45] => phy_ddio_dqdout[45].IN1
phy_ddio_dqdout[46] => phy_ddio_dqdout[46].IN1
phy_ddio_dqdout[47] => phy_ddio_dqdout[47].IN1
phy_ddio_dqdout[48] => phy_ddio_dqdout[48].IN1
phy_ddio_dqdout[49] => phy_ddio_dqdout[49].IN1
phy_ddio_dqdout[50] => phy_ddio_dqdout[50].IN1
phy_ddio_dqdout[51] => phy_ddio_dqdout[51].IN1
phy_ddio_dqdout[52] => phy_ddio_dqdout[52].IN1
phy_ddio_dqdout[53] => phy_ddio_dqdout[53].IN1
phy_ddio_dqdout[54] => phy_ddio_dqdout[54].IN1
phy_ddio_dqdout[55] => phy_ddio_dqdout[55].IN1
phy_ddio_dqdout[56] => phy_ddio_dqdout[56].IN1
phy_ddio_dqdout[57] => phy_ddio_dqdout[57].IN1
phy_ddio_dqdout[58] => phy_ddio_dqdout[58].IN1
phy_ddio_dqdout[59] => phy_ddio_dqdout[59].IN1
phy_ddio_dqdout[60] => phy_ddio_dqdout[60].IN1
phy_ddio_dqdout[61] => phy_ddio_dqdout[61].IN1
phy_ddio_dqdout[62] => phy_ddio_dqdout[62].IN1
phy_ddio_dqdout[63] => phy_ddio_dqdout[63].IN1
phy_ddio_dqdout[64] => phy_ddio_dqdout[64].IN1
phy_ddio_dqdout[65] => phy_ddio_dqdout[65].IN1
phy_ddio_dqdout[66] => phy_ddio_dqdout[66].IN1
phy_ddio_dqdout[67] => phy_ddio_dqdout[67].IN1
phy_ddio_dqdout[68] => ~NO_FANOUT~
phy_ddio_dqdout[69] => ~NO_FANOUT~
phy_ddio_dqdout[70] => ~NO_FANOUT~
phy_ddio_dqdout[71] => ~NO_FANOUT~
phy_ddio_dqdout[72] => phy_ddio_dqdout[72].IN1
phy_ddio_dqdout[73] => phy_ddio_dqdout[73].IN1
phy_ddio_dqdout[74] => phy_ddio_dqdout[74].IN1
phy_ddio_dqdout[75] => phy_ddio_dqdout[75].IN1
phy_ddio_dqdout[76] => phy_ddio_dqdout[76].IN1
phy_ddio_dqdout[77] => phy_ddio_dqdout[77].IN1
phy_ddio_dqdout[78] => phy_ddio_dqdout[78].IN1
phy_ddio_dqdout[79] => phy_ddio_dqdout[79].IN1
phy_ddio_dqdout[80] => phy_ddio_dqdout[80].IN1
phy_ddio_dqdout[81] => phy_ddio_dqdout[81].IN1
phy_ddio_dqdout[82] => phy_ddio_dqdout[82].IN1
phy_ddio_dqdout[83] => phy_ddio_dqdout[83].IN1
phy_ddio_dqdout[84] => phy_ddio_dqdout[84].IN1
phy_ddio_dqdout[85] => phy_ddio_dqdout[85].IN1
phy_ddio_dqdout[86] => phy_ddio_dqdout[86].IN1
phy_ddio_dqdout[87] => phy_ddio_dqdout[87].IN1
phy_ddio_dqdout[88] => phy_ddio_dqdout[88].IN1
phy_ddio_dqdout[89] => phy_ddio_dqdout[89].IN1
phy_ddio_dqdout[90] => phy_ddio_dqdout[90].IN1
phy_ddio_dqdout[91] => phy_ddio_dqdout[91].IN1
phy_ddio_dqdout[92] => phy_ddio_dqdout[92].IN1
phy_ddio_dqdout[93] => phy_ddio_dqdout[93].IN1
phy_ddio_dqdout[94] => phy_ddio_dqdout[94].IN1
phy_ddio_dqdout[95] => phy_ddio_dqdout[95].IN1
phy_ddio_dqdout[96] => phy_ddio_dqdout[96].IN1
phy_ddio_dqdout[97] => phy_ddio_dqdout[97].IN1
phy_ddio_dqdout[98] => phy_ddio_dqdout[98].IN1
phy_ddio_dqdout[99] => phy_ddio_dqdout[99].IN1
phy_ddio_dqdout[100] => phy_ddio_dqdout[100].IN1
phy_ddio_dqdout[101] => phy_ddio_dqdout[101].IN1
phy_ddio_dqdout[102] => phy_ddio_dqdout[102].IN1
phy_ddio_dqdout[103] => phy_ddio_dqdout[103].IN1
phy_ddio_dqdout[104] => ~NO_FANOUT~
phy_ddio_dqdout[105] => ~NO_FANOUT~
phy_ddio_dqdout[106] => ~NO_FANOUT~
phy_ddio_dqdout[107] => ~NO_FANOUT~
phy_ddio_dqdout[108] => phy_ddio_dqdout[108].IN1
phy_ddio_dqdout[109] => phy_ddio_dqdout[109].IN1
phy_ddio_dqdout[110] => phy_ddio_dqdout[110].IN1
phy_ddio_dqdout[111] => phy_ddio_dqdout[111].IN1
phy_ddio_dqdout[112] => phy_ddio_dqdout[112].IN1
phy_ddio_dqdout[113] => phy_ddio_dqdout[113].IN1
phy_ddio_dqdout[114] => phy_ddio_dqdout[114].IN1
phy_ddio_dqdout[115] => phy_ddio_dqdout[115].IN1
phy_ddio_dqdout[116] => phy_ddio_dqdout[116].IN1
phy_ddio_dqdout[117] => phy_ddio_dqdout[117].IN1
phy_ddio_dqdout[118] => phy_ddio_dqdout[118].IN1
phy_ddio_dqdout[119] => phy_ddio_dqdout[119].IN1
phy_ddio_dqdout[120] => phy_ddio_dqdout[120].IN1
phy_ddio_dqdout[121] => phy_ddio_dqdout[121].IN1
phy_ddio_dqdout[122] => phy_ddio_dqdout[122].IN1
phy_ddio_dqdout[123] => phy_ddio_dqdout[123].IN1
phy_ddio_dqdout[124] => phy_ddio_dqdout[124].IN1
phy_ddio_dqdout[125] => phy_ddio_dqdout[125].IN1
phy_ddio_dqdout[126] => phy_ddio_dqdout[126].IN1
phy_ddio_dqdout[127] => phy_ddio_dqdout[127].IN1
phy_ddio_dqdout[128] => phy_ddio_dqdout[128].IN1
phy_ddio_dqdout[129] => phy_ddio_dqdout[129].IN1
phy_ddio_dqdout[130] => phy_ddio_dqdout[130].IN1
phy_ddio_dqdout[131] => phy_ddio_dqdout[131].IN1
phy_ddio_dqdout[132] => phy_ddio_dqdout[132].IN1
phy_ddio_dqdout[133] => phy_ddio_dqdout[133].IN1
phy_ddio_dqdout[134] => phy_ddio_dqdout[134].IN1
phy_ddio_dqdout[135] => phy_ddio_dqdout[135].IN1
phy_ddio_dqdout[136] => phy_ddio_dqdout[136].IN1
phy_ddio_dqdout[137] => phy_ddio_dqdout[137].IN1
phy_ddio_dqdout[138] => phy_ddio_dqdout[138].IN1
phy_ddio_dqdout[139] => phy_ddio_dqdout[139].IN1
phy_ddio_dqdout[140] => ~NO_FANOUT~
phy_ddio_dqdout[141] => ~NO_FANOUT~
phy_ddio_dqdout[142] => ~NO_FANOUT~
phy_ddio_dqdout[143] => ~NO_FANOUT~
phy_ddio_dqdout[144] => ~NO_FANOUT~
phy_ddio_dqdout[145] => ~NO_FANOUT~
phy_ddio_dqdout[146] => ~NO_FANOUT~
phy_ddio_dqdout[147] => ~NO_FANOUT~
phy_ddio_dqdout[148] => ~NO_FANOUT~
phy_ddio_dqdout[149] => ~NO_FANOUT~
phy_ddio_dqdout[150] => ~NO_FANOUT~
phy_ddio_dqdout[151] => ~NO_FANOUT~
phy_ddio_dqdout[152] => ~NO_FANOUT~
phy_ddio_dqdout[153] => ~NO_FANOUT~
phy_ddio_dqdout[154] => ~NO_FANOUT~
phy_ddio_dqdout[155] => ~NO_FANOUT~
phy_ddio_dqdout[156] => ~NO_FANOUT~
phy_ddio_dqdout[157] => ~NO_FANOUT~
phy_ddio_dqdout[158] => ~NO_FANOUT~
phy_ddio_dqdout[159] => ~NO_FANOUT~
phy_ddio_dqdout[160] => ~NO_FANOUT~
phy_ddio_dqdout[161] => ~NO_FANOUT~
phy_ddio_dqdout[162] => ~NO_FANOUT~
phy_ddio_dqdout[163] => ~NO_FANOUT~
phy_ddio_dqdout[164] => ~NO_FANOUT~
phy_ddio_dqdout[165] => ~NO_FANOUT~
phy_ddio_dqdout[166] => ~NO_FANOUT~
phy_ddio_dqdout[167] => ~NO_FANOUT~
phy_ddio_dqdout[168] => ~NO_FANOUT~
phy_ddio_dqdout[169] => ~NO_FANOUT~
phy_ddio_dqdout[170] => ~NO_FANOUT~
phy_ddio_dqdout[171] => ~NO_FANOUT~
phy_ddio_dqdout[172] => ~NO_FANOUT~
phy_ddio_dqdout[173] => ~NO_FANOUT~
phy_ddio_dqdout[174] => ~NO_FANOUT~
phy_ddio_dqdout[175] => ~NO_FANOUT~
phy_ddio_dqdout[176] => ~NO_FANOUT~
phy_ddio_dqdout[177] => ~NO_FANOUT~
phy_ddio_dqdout[178] => ~NO_FANOUT~
phy_ddio_dqdout[179] => ~NO_FANOUT~
phy_ddio_dqs_oe[0] => phy_ddio_dqs_oe[0].IN1
phy_ddio_dqs_oe[1] => phy_ddio_dqs_oe[1].IN1
phy_ddio_dqs_oe[2] => phy_ddio_dqs_oe[2].IN1
phy_ddio_dqs_oe[3] => phy_ddio_dqs_oe[3].IN1
phy_ddio_dqs_oe[4] => phy_ddio_dqs_oe[4].IN1
phy_ddio_dqs_oe[5] => phy_ddio_dqs_oe[5].IN1
phy_ddio_dqs_oe[6] => phy_ddio_dqs_oe[6].IN1
phy_ddio_dqs_oe[7] => phy_ddio_dqs_oe[7].IN1
phy_ddio_dqs_oe[8] => ~NO_FANOUT~
phy_ddio_dqs_oe[9] => ~NO_FANOUT~
phy_ddio_dqsdout[0] => phy_ddio_dqsdout[0].IN1
phy_ddio_dqsdout[1] => phy_ddio_dqsdout[1].IN1
phy_ddio_dqsdout[2] => phy_ddio_dqsdout[2].IN1
phy_ddio_dqsdout[3] => phy_ddio_dqsdout[3].IN1
phy_ddio_dqsdout[4] => phy_ddio_dqsdout[4].IN1
phy_ddio_dqsdout[5] => phy_ddio_dqsdout[5].IN1
phy_ddio_dqsdout[6] => phy_ddio_dqsdout[6].IN1
phy_ddio_dqsdout[7] => phy_ddio_dqsdout[7].IN1
phy_ddio_dqsdout[8] => phy_ddio_dqsdout[8].IN1
phy_ddio_dqsdout[9] => phy_ddio_dqsdout[9].IN1
phy_ddio_dqsdout[10] => phy_ddio_dqsdout[10].IN1
phy_ddio_dqsdout[11] => phy_ddio_dqsdout[11].IN1
phy_ddio_dqsdout[12] => phy_ddio_dqsdout[12].IN1
phy_ddio_dqsdout[13] => phy_ddio_dqsdout[13].IN1
phy_ddio_dqsdout[14] => phy_ddio_dqsdout[14].IN1
phy_ddio_dqsdout[15] => phy_ddio_dqsdout[15].IN1
phy_ddio_dqsdout[16] => ~NO_FANOUT~
phy_ddio_dqsdout[17] => ~NO_FANOUT~
phy_ddio_dqsdout[18] => ~NO_FANOUT~
phy_ddio_dqsdout[19] => ~NO_FANOUT~
phy_ddio_dqsb_oe[0] => ~NO_FANOUT~
phy_ddio_dqsb_oe[1] => ~NO_FANOUT~
phy_ddio_dqsb_oe[2] => ~NO_FANOUT~
phy_ddio_dqsb_oe[3] => ~NO_FANOUT~
phy_ddio_dqsb_oe[4] => ~NO_FANOUT~
phy_ddio_dqsb_oe[5] => ~NO_FANOUT~
phy_ddio_dqsb_oe[6] => ~NO_FANOUT~
phy_ddio_dqsb_oe[7] => ~NO_FANOUT~
phy_ddio_dqsb_oe[8] => ~NO_FANOUT~
phy_ddio_dqsb_oe[9] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[0] => phy_ddio_dqslogic_oct[0].IN1
phy_ddio_dqslogic_oct[1] => phy_ddio_dqslogic_oct[1].IN1
phy_ddio_dqslogic_oct[2] => phy_ddio_dqslogic_oct[2].IN1
phy_ddio_dqslogic_oct[3] => phy_ddio_dqslogic_oct[3].IN1
phy_ddio_dqslogic_oct[4] => phy_ddio_dqslogic_oct[4].IN1
phy_ddio_dqslogic_oct[5] => phy_ddio_dqslogic_oct[5].IN1
phy_ddio_dqslogic_oct[6] => phy_ddio_dqslogic_oct[6].IN1
phy_ddio_dqslogic_oct[7] => phy_ddio_dqslogic_oct[7].IN1
phy_ddio_dqslogic_oct[8] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[9] => ~NO_FANOUT~
phy_ddio_dqslogic_fiforeset[0] => phy_ddio_dqslogic_fiforeset[0].IN1
phy_ddio_dqslogic_fiforeset[1] => phy_ddio_dqslogic_fiforeset[1].IN1
phy_ddio_dqslogic_fiforeset[2] => phy_ddio_dqslogic_fiforeset[2].IN1
phy_ddio_dqslogic_fiforeset[3] => phy_ddio_dqslogic_fiforeset[3].IN1
phy_ddio_dqslogic_fiforeset[4] => ~NO_FANOUT~
phy_ddio_dqslogic_aclr_pstamble[0] => phy_ddio_dqslogic_aclr_pstamble[0].IN1
phy_ddio_dqslogic_aclr_pstamble[1] => phy_ddio_dqslogic_aclr_pstamble[1].IN1
phy_ddio_dqslogic_aclr_pstamble[2] => phy_ddio_dqslogic_aclr_pstamble[2].IN1
phy_ddio_dqslogic_aclr_pstamble[3] => phy_ddio_dqslogic_aclr_pstamble[3].IN1
phy_ddio_dqslogic_aclr_pstamble[4] => ~NO_FANOUT~
phy_ddio_dqslogic_aclr_fifoctrl[0] => phy_ddio_dqslogic_aclr_fifoctrl[0].IN1
phy_ddio_dqslogic_aclr_fifoctrl[1] => phy_ddio_dqslogic_aclr_fifoctrl[1].IN1
phy_ddio_dqslogic_aclr_fifoctrl[2] => phy_ddio_dqslogic_aclr_fifoctrl[2].IN1
phy_ddio_dqslogic_aclr_fifoctrl[3] => phy_ddio_dqslogic_aclr_fifoctrl[3].IN1
phy_ddio_dqslogic_aclr_fifoctrl[4] => ~NO_FANOUT~
phy_ddio_dqslogic_incwrptr[0] => phy_ddio_dqslogic_incwrptr[0].IN1
phy_ddio_dqslogic_incwrptr[1] => phy_ddio_dqslogic_incwrptr[1].IN1
phy_ddio_dqslogic_incwrptr[2] => phy_ddio_dqslogic_incwrptr[2].IN1
phy_ddio_dqslogic_incwrptr[3] => phy_ddio_dqslogic_incwrptr[3].IN1
phy_ddio_dqslogic_incwrptr[4] => phy_ddio_dqslogic_incwrptr[4].IN1
phy_ddio_dqslogic_incwrptr[5] => phy_ddio_dqslogic_incwrptr[5].IN1
phy_ddio_dqslogic_incwrptr[6] => phy_ddio_dqslogic_incwrptr[6].IN1
phy_ddio_dqslogic_incwrptr[7] => phy_ddio_dqslogic_incwrptr[7].IN1
phy_ddio_dqslogic_incwrptr[8] => ~NO_FANOUT~
phy_ddio_dqslogic_incwrptr[9] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[0] => phy_ddio_dqslogic_readlatency[0].IN1
phy_ddio_dqslogic_readlatency[1] => phy_ddio_dqslogic_readlatency[1].IN1
phy_ddio_dqslogic_readlatency[2] => phy_ddio_dqslogic_readlatency[2].IN1
phy_ddio_dqslogic_readlatency[3] => phy_ddio_dqslogic_readlatency[3].IN1
phy_ddio_dqslogic_readlatency[4] => phy_ddio_dqslogic_readlatency[4].IN1
phy_ddio_dqslogic_readlatency[5] => phy_ddio_dqslogic_readlatency[5].IN1
phy_ddio_dqslogic_readlatency[6] => phy_ddio_dqslogic_readlatency[6].IN1
phy_ddio_dqslogic_readlatency[7] => phy_ddio_dqslogic_readlatency[7].IN1
phy_ddio_dqslogic_readlatency[8] => phy_ddio_dqslogic_readlatency[8].IN1
phy_ddio_dqslogic_readlatency[9] => phy_ddio_dqslogic_readlatency[9].IN1
phy_ddio_dqslogic_readlatency[10] => phy_ddio_dqslogic_readlatency[10].IN1
phy_ddio_dqslogic_readlatency[11] => phy_ddio_dqslogic_readlatency[11].IN1
phy_ddio_dqslogic_readlatency[12] => phy_ddio_dqslogic_readlatency[12].IN1
phy_ddio_dqslogic_readlatency[13] => phy_ddio_dqslogic_readlatency[13].IN1
phy_ddio_dqslogic_readlatency[14] => phy_ddio_dqslogic_readlatency[14].IN1
phy_ddio_dqslogic_readlatency[15] => phy_ddio_dqslogic_readlatency[15].IN1
phy_ddio_dqslogic_readlatency[16] => phy_ddio_dqslogic_readlatency[16].IN1
phy_ddio_dqslogic_readlatency[17] => phy_ddio_dqslogic_readlatency[17].IN1
phy_ddio_dqslogic_readlatency[18] => phy_ddio_dqslogic_readlatency[18].IN1
phy_ddio_dqslogic_readlatency[19] => phy_ddio_dqslogic_readlatency[19].IN1
phy_ddio_dqslogic_readlatency[20] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[21] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[22] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[23] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[24] => ~NO_FANOUT~
ddio_phy_dqslogic_rdatavalid[0] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[1] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[2] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[3] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[4] <= <VCC>
ddio_phy_dqdin[0] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[1] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[2] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[3] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[4] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[5] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[6] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[7] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[8] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[9] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[10] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[11] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[12] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[13] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[14] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[15] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[16] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[17] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[18] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[19] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[20] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[21] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[22] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[23] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[24] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[25] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[26] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[27] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[28] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[29] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[30] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[31] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[32] <= <GND>
ddio_phy_dqdin[33] <= <GND>
ddio_phy_dqdin[34] <= <GND>
ddio_phy_dqdin[35] <= <GND>
ddio_phy_dqdin[36] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[37] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[38] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[39] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[40] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[41] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[42] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[43] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[44] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[45] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[46] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[47] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[48] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[49] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[50] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[51] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[52] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[53] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[54] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[55] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[56] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[57] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[58] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[59] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[60] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[61] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[62] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[63] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[64] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[65] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[66] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[67] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[68] <= <GND>
ddio_phy_dqdin[69] <= <GND>
ddio_phy_dqdin[70] <= <GND>
ddio_phy_dqdin[71] <= <GND>
ddio_phy_dqdin[72] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[73] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[74] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[75] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[76] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[77] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[78] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[79] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[80] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[81] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[82] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[83] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[84] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[85] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[86] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[87] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[88] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[89] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[90] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[91] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[92] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[93] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[94] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[95] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[96] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[97] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[98] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[99] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[100] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[101] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[102] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[103] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[104] <= <GND>
ddio_phy_dqdin[105] <= <GND>
ddio_phy_dqdin[106] <= <GND>
ddio_phy_dqdin[107] <= <GND>
ddio_phy_dqdin[108] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[109] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[110] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[111] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[112] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[113] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[114] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[115] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[116] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[117] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[118] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[119] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[120] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[121] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[122] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[123] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[124] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[125] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[126] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[127] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[128] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[129] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[130] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[131] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[132] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[133] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[134] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[135] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[136] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[137] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[138] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[139] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[140] <= <GND>
ddio_phy_dqdin[141] <= <GND>
ddio_phy_dqdin[142] <= <GND>
ddio_phy_dqdin[143] <= <GND>
ddio_phy_dqdin[144] <= <GND>
ddio_phy_dqdin[145] <= <GND>
ddio_phy_dqdin[146] <= <GND>
ddio_phy_dqdin[147] <= <GND>
ddio_phy_dqdin[148] <= <GND>
ddio_phy_dqdin[149] <= <GND>
ddio_phy_dqdin[150] <= <GND>
ddio_phy_dqdin[151] <= <GND>
ddio_phy_dqdin[152] <= <GND>
ddio_phy_dqdin[153] <= <GND>
ddio_phy_dqdin[154] <= <GND>
ddio_phy_dqdin[155] <= <GND>
ddio_phy_dqdin[156] <= <GND>
ddio_phy_dqdin[157] <= <GND>
ddio_phy_dqdin[158] <= <GND>
ddio_phy_dqdin[159] <= <GND>
ddio_phy_dqdin[160] <= <GND>
ddio_phy_dqdin[161] <= <GND>
ddio_phy_dqdin[162] <= <GND>
ddio_phy_dqdin[163] <= <GND>
ddio_phy_dqdin[164] <= <GND>
ddio_phy_dqdin[165] <= <GND>
ddio_phy_dqdin[166] <= <GND>
ddio_phy_dqdin[167] <= <GND>
ddio_phy_dqdin[168] <= <GND>
ddio_phy_dqdin[169] <= <GND>
ddio_phy_dqdin[170] <= <GND>
ddio_phy_dqdin[171] <= <GND>
ddio_phy_dqdin[172] <= <GND>
ddio_phy_dqdin[173] <= <GND>
ddio_phy_dqdin[174] <= <GND>
ddio_phy_dqdin[175] <= <GND>
ddio_phy_dqdin[176] <= <GND>
ddio_phy_dqdin[177] <= <GND>
ddio_phy_dqdin[178] <= <GND>
ddio_phy_dqdin[179] <= <GND>
phy_ddio_dqslogic_incrdataen[0] => phy_ddio_dqslogic_incrdataen[0].IN1
phy_ddio_dqslogic_incrdataen[1] => phy_ddio_dqslogic_incrdataen[1].IN1
phy_ddio_dqslogic_incrdataen[2] => phy_ddio_dqslogic_incrdataen[2].IN1
phy_ddio_dqslogic_incrdataen[3] => phy_ddio_dqslogic_incrdataen[3].IN1
phy_ddio_dqslogic_incrdataen[4] => phy_ddio_dqslogic_incrdataen[4].IN1
phy_ddio_dqslogic_incrdataen[5] => phy_ddio_dqslogic_incrdataen[5].IN1
phy_ddio_dqslogic_incrdataen[6] => phy_ddio_dqslogic_incrdataen[6].IN1
phy_ddio_dqslogic_incrdataen[7] => phy_ddio_dqslogic_incrdataen[7].IN1
phy_ddio_dqslogic_incrdataen[8] => ~NO_FANOUT~
phy_ddio_dqslogic_incrdataen[9] => ~NO_FANOUT~
phy_ddio_dqslogic_dqsena[0] => phy_ddio_dqslogic_dqsena[0].IN2
phy_ddio_dqslogic_dqsena[1] => phy_ddio_dqslogic_dqsena[1].IN2
phy_ddio_dqslogic_dqsena[2] => phy_ddio_dqslogic_dqsena[2].IN2
phy_ddio_dqslogic_dqsena[3] => phy_ddio_dqslogic_dqsena[3].IN2
phy_ddio_dqslogic_dqsena[4] => phy_ddio_dqslogic_dqsena[4].IN2
phy_ddio_dqslogic_dqsena[5] => phy_ddio_dqslogic_dqsena[5].IN2
phy_ddio_dqslogic_dqsena[6] => phy_ddio_dqslogic_dqsena[6].IN2
phy_ddio_dqslogic_dqsena[7] => phy_ddio_dqslogic_dqsena[7].IN2
phy_ddio_dqslogic_dqsena[8] => ~NO_FANOUT~
phy_ddio_dqslogic_dqsena[9] => ~NO_FANOUT~
phy_ddio_dqoe[0] => phy_ddio_dqoe[0].IN1
phy_ddio_dqoe[1] => phy_ddio_dqoe[1].IN1
phy_ddio_dqoe[2] => phy_ddio_dqoe[2].IN1
phy_ddio_dqoe[3] => phy_ddio_dqoe[3].IN1
phy_ddio_dqoe[4] => phy_ddio_dqoe[4].IN1
phy_ddio_dqoe[5] => phy_ddio_dqoe[5].IN1
phy_ddio_dqoe[6] => phy_ddio_dqoe[6].IN1
phy_ddio_dqoe[7] => phy_ddio_dqoe[7].IN1
phy_ddio_dqoe[8] => phy_ddio_dqoe[8].IN1
phy_ddio_dqoe[9] => phy_ddio_dqoe[9].IN1
phy_ddio_dqoe[10] => phy_ddio_dqoe[10].IN1
phy_ddio_dqoe[11] => phy_ddio_dqoe[11].IN1
phy_ddio_dqoe[12] => phy_ddio_dqoe[12].IN1
phy_ddio_dqoe[13] => phy_ddio_dqoe[13].IN1
phy_ddio_dqoe[14] => phy_ddio_dqoe[14].IN1
phy_ddio_dqoe[15] => phy_ddio_dqoe[15].IN1
phy_ddio_dqoe[16] => ~NO_FANOUT~
phy_ddio_dqoe[17] => ~NO_FANOUT~
phy_ddio_dqoe[18] => phy_ddio_dqoe[18].IN1
phy_ddio_dqoe[19] => phy_ddio_dqoe[19].IN1
phy_ddio_dqoe[20] => phy_ddio_dqoe[20].IN1
phy_ddio_dqoe[21] => phy_ddio_dqoe[21].IN1
phy_ddio_dqoe[22] => phy_ddio_dqoe[22].IN1
phy_ddio_dqoe[23] => phy_ddio_dqoe[23].IN1
phy_ddio_dqoe[24] => phy_ddio_dqoe[24].IN1
phy_ddio_dqoe[25] => phy_ddio_dqoe[25].IN1
phy_ddio_dqoe[26] => phy_ddio_dqoe[26].IN1
phy_ddio_dqoe[27] => phy_ddio_dqoe[27].IN1
phy_ddio_dqoe[28] => phy_ddio_dqoe[28].IN1
phy_ddio_dqoe[29] => phy_ddio_dqoe[29].IN1
phy_ddio_dqoe[30] => phy_ddio_dqoe[30].IN1
phy_ddio_dqoe[31] => phy_ddio_dqoe[31].IN1
phy_ddio_dqoe[32] => phy_ddio_dqoe[32].IN1
phy_ddio_dqoe[33] => phy_ddio_dqoe[33].IN1
phy_ddio_dqoe[34] => ~NO_FANOUT~
phy_ddio_dqoe[35] => ~NO_FANOUT~
phy_ddio_dqoe[36] => phy_ddio_dqoe[36].IN1
phy_ddio_dqoe[37] => phy_ddio_dqoe[37].IN1
phy_ddio_dqoe[38] => phy_ddio_dqoe[38].IN1
phy_ddio_dqoe[39] => phy_ddio_dqoe[39].IN1
phy_ddio_dqoe[40] => phy_ddio_dqoe[40].IN1
phy_ddio_dqoe[41] => phy_ddio_dqoe[41].IN1
phy_ddio_dqoe[42] => phy_ddio_dqoe[42].IN1
phy_ddio_dqoe[43] => phy_ddio_dqoe[43].IN1
phy_ddio_dqoe[44] => phy_ddio_dqoe[44].IN1
phy_ddio_dqoe[45] => phy_ddio_dqoe[45].IN1
phy_ddio_dqoe[46] => phy_ddio_dqoe[46].IN1
phy_ddio_dqoe[47] => phy_ddio_dqoe[47].IN1
phy_ddio_dqoe[48] => phy_ddio_dqoe[48].IN1
phy_ddio_dqoe[49] => phy_ddio_dqoe[49].IN1
phy_ddio_dqoe[50] => phy_ddio_dqoe[50].IN1
phy_ddio_dqoe[51] => phy_ddio_dqoe[51].IN1
phy_ddio_dqoe[52] => ~NO_FANOUT~
phy_ddio_dqoe[53] => ~NO_FANOUT~
phy_ddio_dqoe[54] => phy_ddio_dqoe[54].IN1
phy_ddio_dqoe[55] => phy_ddio_dqoe[55].IN1
phy_ddio_dqoe[56] => phy_ddio_dqoe[56].IN1
phy_ddio_dqoe[57] => phy_ddio_dqoe[57].IN1
phy_ddio_dqoe[58] => phy_ddio_dqoe[58].IN1
phy_ddio_dqoe[59] => phy_ddio_dqoe[59].IN1
phy_ddio_dqoe[60] => phy_ddio_dqoe[60].IN1
phy_ddio_dqoe[61] => phy_ddio_dqoe[61].IN1
phy_ddio_dqoe[62] => phy_ddio_dqoe[62].IN1
phy_ddio_dqoe[63] => phy_ddio_dqoe[63].IN1
phy_ddio_dqoe[64] => phy_ddio_dqoe[64].IN1
phy_ddio_dqoe[65] => phy_ddio_dqoe[65].IN1
phy_ddio_dqoe[66] => phy_ddio_dqoe[66].IN1
phy_ddio_dqoe[67] => phy_ddio_dqoe[67].IN1
phy_ddio_dqoe[68] => phy_ddio_dqoe[68].IN1
phy_ddio_dqoe[69] => phy_ddio_dqoe[69].IN1
phy_ddio_dqoe[70] => ~NO_FANOUT~
phy_ddio_dqoe[71] => ~NO_FANOUT~
phy_ddio_dqoe[72] => ~NO_FANOUT~
phy_ddio_dqoe[73] => ~NO_FANOUT~
phy_ddio_dqoe[74] => ~NO_FANOUT~
phy_ddio_dqoe[75] => ~NO_FANOUT~
phy_ddio_dqoe[76] => ~NO_FANOUT~
phy_ddio_dqoe[77] => ~NO_FANOUT~
phy_ddio_dqoe[78] => ~NO_FANOUT~
phy_ddio_dqoe[79] => ~NO_FANOUT~
phy_ddio_dqoe[80] => ~NO_FANOUT~
phy_ddio_dqoe[81] => ~NO_FANOUT~
phy_ddio_dqoe[82] => ~NO_FANOUT~
phy_ddio_dqoe[83] => ~NO_FANOUT~
phy_ddio_dqoe[84] => ~NO_FANOUT~
phy_ddio_dqoe[85] => ~NO_FANOUT~
phy_ddio_dqoe[86] => ~NO_FANOUT~
phy_ddio_dqoe[87] => ~NO_FANOUT~
phy_ddio_dqoe[88] => ~NO_FANOUT~
phy_ddio_dqoe[89] => ~NO_FANOUT~
capture_strobe_tracking[0] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.capture_strobe_tracking
capture_strobe_tracking[1] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.capture_strobe_tracking
capture_strobe_tracking[2] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.capture_strobe_tracking
capture_strobe_tracking[3] <= fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.capture_strobe_tracking


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
reset_n => ~NO_FANOUT~
reset_n_afi_clk => ~NO_FANOUT~
pll_hr_clk => pll_hr_clk.IN20
pll_avl_phy_clk => pll_avl_phy_clk.IN20
pll_afi_clk => ~NO_FANOUT~
pll_mem_clk => pll_mem_clk.IN20
pll_write_clk => pll_write_clk.IN20
phy_ddio_address[0] => phy_ddio_address[0].IN1
phy_ddio_address[1] => phy_ddio_address[1].IN1
phy_ddio_address[2] => phy_ddio_address[2].IN1
phy_ddio_address[3] => phy_ddio_address[3].IN1
phy_ddio_address[4] => phy_ddio_address[4].IN1
phy_ddio_address[5] => phy_ddio_address[5].IN1
phy_ddio_address[6] => phy_ddio_address[6].IN1
phy_ddio_address[7] => phy_ddio_address[7].IN1
phy_ddio_address[8] => phy_ddio_address[8].IN1
phy_ddio_address[9] => phy_ddio_address[9].IN1
phy_ddio_address[10] => phy_ddio_address[10].IN1
phy_ddio_address[11] => phy_ddio_address[11].IN1
phy_ddio_address[12] => phy_ddio_address[12].IN1
phy_ddio_address[13] => phy_ddio_address[13].IN1
phy_ddio_address[14] => phy_ddio_address[14].IN1
phy_ddio_address[15] => phy_ddio_address[15].IN1
phy_ddio_address[16] => phy_ddio_address[16].IN1
phy_ddio_address[17] => phy_ddio_address[17].IN1
phy_ddio_address[18] => phy_ddio_address[18].IN1
phy_ddio_address[19] => phy_ddio_address[19].IN1
phy_ddio_address[20] => phy_ddio_address[20].IN1
phy_ddio_address[21] => phy_ddio_address[21].IN1
phy_ddio_address[22] => phy_ddio_address[22].IN1
phy_ddio_address[23] => phy_ddio_address[23].IN1
phy_ddio_address[24] => phy_ddio_address[24].IN1
phy_ddio_address[25] => phy_ddio_address[25].IN1
phy_ddio_address[26] => phy_ddio_address[26].IN1
phy_ddio_address[27] => phy_ddio_address[27].IN1
phy_ddio_address[28] => phy_ddio_address[28].IN1
phy_ddio_address[29] => phy_ddio_address[29].IN1
phy_ddio_address[30] => phy_ddio_address[30].IN1
phy_ddio_address[31] => phy_ddio_address[31].IN1
phy_ddio_address[32] => phy_ddio_address[32].IN1
phy_ddio_address[33] => phy_ddio_address[33].IN1
phy_ddio_address[34] => phy_ddio_address[34].IN1
phy_ddio_address[35] => phy_ddio_address[35].IN1
phy_ddio_address[36] => phy_ddio_address[36].IN1
phy_ddio_address[37] => phy_ddio_address[37].IN1
phy_ddio_address[38] => phy_ddio_address[38].IN1
phy_ddio_address[39] => phy_ddio_address[39].IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN20
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN20
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN20
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN20
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN20
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN20
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN20
phy_ddio_bank[0] => phy_ddio_bank[0].IN1
phy_ddio_bank[1] => phy_ddio_bank[1].IN1
phy_ddio_bank[2] => phy_ddio_bank[2].IN1
phy_ddio_bank[3] => phy_ddio_bank[3].IN1
phy_ddio_bank[4] => phy_ddio_bank[4].IN1
phy_ddio_bank[5] => phy_ddio_bank[5].IN1
phy_ddio_bank[6] => phy_ddio_bank[6].IN1
phy_ddio_bank[7] => phy_ddio_bank[7].IN1
phy_ddio_bank[8] => phy_ddio_bank[8].IN1
phy_ddio_bank[9] => phy_ddio_bank[9].IN1
phy_ddio_bank[10] => phy_ddio_bank[10].IN1
phy_ddio_bank[11] => phy_ddio_bank[11].IN1
phy_ddio_cs_n[0] => phy_ddio_cs_n[0].IN1
phy_ddio_cs_n[1] => phy_ddio_cs_n[1].IN1
phy_ddio_cs_n[2] => phy_ddio_cs_n[2].IN1
phy_ddio_cs_n[3] => phy_ddio_cs_n[3].IN1
phy_ddio_cke[0] => phy_ddio_cke[0].IN1
phy_ddio_cke[1] => phy_ddio_cke[1].IN1
phy_ddio_cke[2] => phy_ddio_cke[2].IN1
phy_ddio_cke[3] => phy_ddio_cke[3].IN1
phy_ddio_odt[0] => phy_ddio_odt[0].IN1
phy_ddio_odt[1] => phy_ddio_odt[1].IN1
phy_ddio_odt[2] => phy_ddio_odt[2].IN1
phy_ddio_odt[3] => phy_ddio_odt[3].IN1
phy_ddio_we_n[0] => phy_ddio_we_n[0].IN1
phy_ddio_we_n[1] => phy_ddio_we_n[1].IN1
phy_ddio_we_n[2] => phy_ddio_we_n[2].IN1
phy_ddio_we_n[3] => phy_ddio_we_n[3].IN1
phy_ddio_ras_n[0] => phy_ddio_ras_n[0].IN1
phy_ddio_ras_n[1] => phy_ddio_ras_n[1].IN1
phy_ddio_ras_n[2] => phy_ddio_ras_n[2].IN1
phy_ddio_ras_n[3] => phy_ddio_ras_n[3].IN1
phy_ddio_cas_n[0] => phy_ddio_cas_n[0].IN1
phy_ddio_cas_n[1] => phy_ddio_cas_n[1].IN1
phy_ddio_cas_n[2] => phy_ddio_cas_n[2].IN1
phy_ddio_cas_n[3] => phy_ddio_cas_n[3].IN1
phy_ddio_ck[0] => clock_gen[0].mem_ck_hi.IN1
phy_ddio_ck[1] => clock_gen[0].mem_ck_lo.IN1
phy_ddio_ck[2] => ~NO_FANOUT~
phy_ddio_ck[3] => ~NO_FANOUT~
phy_ddio_reset_n[0] => phy_ddio_reset_n[0].IN1
phy_ddio_reset_n[1] => phy_ddio_reset_n[1].IN1
phy_ddio_reset_n[2] => phy_ddio_reset_n[2].IN1
phy_ddio_reset_n[3] => phy_ddio_reset_n[3].IN1
phy_mem_address[0] <= fpga_lpddr2_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[1] <= fpga_lpddr2_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[2] <= fpga_lpddr2_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[3] <= fpga_lpddr2_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[4] <= fpga_lpddr2_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[5] <= fpga_lpddr2_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[6] <= fpga_lpddr2_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[7] <= fpga_lpddr2_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[8] <= fpga_lpddr2_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[9] <= fpga_lpddr2_p0_generic_ddio:uaddress_pad.dataout
phy_mem_bank[0] <= fpga_lpddr2_p0_generic_ddio:ubank_pad.dataout
phy_mem_bank[1] <= fpga_lpddr2_p0_generic_ddio:ubank_pad.dataout
phy_mem_bank[2] <= fpga_lpddr2_p0_generic_ddio:ubank_pad.dataout
phy_mem_cs_n[0] <= fpga_lpddr2_p0_generic_ddio:ucmd_pad.dataout
phy_mem_cke[0] <= fpga_lpddr2_p0_generic_ddio:ucmd_pad.dataout
phy_mem_odt[0] <= fpga_lpddr2_p0_generic_ddio:ucmd_pad.dataout
phy_mem_we_n[0] <= fpga_lpddr2_p0_generic_ddio:ucmd_pad.dataout
phy_mem_ras_n[0] <= fpga_lpddr2_p0_generic_ddio:ucmd_pad.dataout
phy_mem_cas_n[0] <= fpga_lpddr2_p0_generic_ddio:ucmd_pad.dataout
phy_mem_reset_n <= fpga_lpddr2_p0_generic_ddio:ureset_n_pad.dataout
phy_mem_ck[0] <= fpga_lpddr2_p0_clock_pair_generator:clock_gen[0].uclk_generator.dataout
phy_mem_ck_n[0] <= fpga_lpddr2_p0_clock_pair_generator:clock_gen[0].uclk_generator.dataout_b


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[1].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[2].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[3].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[4].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[5].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[6].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[7].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[9].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[10].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[11].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[12].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[13].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[15].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[16].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[17].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[18].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[19].acv_ac_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT2
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:uaddress_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
datain[12] => acblock[3].hr_to_fr_hi.DATAINHI
datain[13] => acblock[3].hr_to_fr_lo.DATAINHI
datain[14] => acblock[3].hr_to_fr_hi.DATAINLO
datain[15] => acblock[3].hr_to_fr_lo.DATAINLO
datain[16] => acblock[4].hr_to_fr_hi.DATAINHI
datain[17] => acblock[4].hr_to_fr_lo.DATAINHI
datain[18] => acblock[4].hr_to_fr_hi.DATAINLO
datain[19] => acblock[4].hr_to_fr_lo.DATAINLO
datain[20] => acblock[5].hr_to_fr_hi.DATAINHI
datain[21] => acblock[5].hr_to_fr_lo.DATAINHI
datain[22] => acblock[5].hr_to_fr_hi.DATAINLO
datain[23] => acblock[5].hr_to_fr_lo.DATAINLO
datain[24] => acblock[6].hr_to_fr_hi.DATAINHI
datain[25] => acblock[6].hr_to_fr_lo.DATAINHI
datain[26] => acblock[6].hr_to_fr_hi.DATAINLO
datain[27] => acblock[6].hr_to_fr_lo.DATAINLO
datain[28] => acblock[7].hr_to_fr_hi.DATAINHI
datain[29] => acblock[7].hr_to_fr_lo.DATAINHI
datain[30] => acblock[7].hr_to_fr_hi.DATAINLO
datain[31] => acblock[7].hr_to_fr_lo.DATAINLO
datain[32] => acblock[8].hr_to_fr_hi.DATAINHI
datain[33] => acblock[8].hr_to_fr_lo.DATAINHI
datain[34] => acblock[8].hr_to_fr_hi.DATAINLO
datain[35] => acblock[8].hr_to_fr_lo.DATAINLO
datain[36] => acblock[9].hr_to_fr_hi.DATAINHI
datain[37] => acblock[9].hr_to_fr_lo.DATAINHI
datain[38] => acblock[9].hr_to_fr_hi.DATAINLO
datain[39] => acblock[9].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[6].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[6].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[7].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[7].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[8].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[8].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[9].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[9].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
dataout[3] <= acblock[3].ddio_out.DATAOUT
dataout[4] <= acblock[4].ddio_out.DATAOUT
dataout[5] <= acblock[5].ddio_out.DATAOUT
dataout[6] <= acblock[6].ddio_out.DATAOUT
dataout[7] <= acblock[7].ddio_out.DATAOUT
dataout[8] <= acblock[8].ddio_out.DATAOUT
dataout[9] <= acblock[9].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_hi.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_lo.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_hi.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_lo.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_hi.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_lo.MUXSEL
clk_hr[6] => acblock[6].hr_to_fr_hi.CLKHI
clk_hr[6] => acblock[6].hr_to_fr_hi.CLKLO
clk_hr[6] => acblock[6].hr_to_fr_hi.MUXSEL
clk_hr[6] => acblock[6].hr_to_fr_lo.CLKHI
clk_hr[6] => acblock[6].hr_to_fr_lo.CLKLO
clk_hr[6] => acblock[6].hr_to_fr_lo.MUXSEL
clk_hr[7] => acblock[7].hr_to_fr_hi.CLKHI
clk_hr[7] => acblock[7].hr_to_fr_hi.CLKLO
clk_hr[7] => acblock[7].hr_to_fr_hi.MUXSEL
clk_hr[7] => acblock[7].hr_to_fr_lo.CLKHI
clk_hr[7] => acblock[7].hr_to_fr_lo.CLKLO
clk_hr[7] => acblock[7].hr_to_fr_lo.MUXSEL
clk_hr[8] => acblock[8].hr_to_fr_hi.CLKHI
clk_hr[8] => acblock[8].hr_to_fr_hi.CLKLO
clk_hr[8] => acblock[8].hr_to_fr_hi.MUXSEL
clk_hr[8] => acblock[8].hr_to_fr_lo.CLKHI
clk_hr[8] => acblock[8].hr_to_fr_lo.CLKLO
clk_hr[8] => acblock[8].hr_to_fr_lo.MUXSEL
clk_hr[9] => acblock[9].hr_to_fr_hi.CLKHI
clk_hr[9] => acblock[9].hr_to_fr_hi.CLKLO
clk_hr[9] => acblock[9].hr_to_fr_hi.MUXSEL
clk_hr[9] => acblock[9].hr_to_fr_lo.CLKHI
clk_hr[9] => acblock[9].hr_to_fr_lo.CLKLO
clk_hr[9] => acblock[9].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL
clk_fr[3] => acblock[3].ddio_out.CLKHI
clk_fr[3] => acblock[3].ddio_out.CLKLO
clk_fr[3] => acblock[3].ddio_out.MUXSEL
clk_fr[4] => acblock[4].ddio_out.CLKHI
clk_fr[4] => acblock[4].ddio_out.CLKLO
clk_fr[4] => acblock[4].ddio_out.MUXSEL
clk_fr[5] => acblock[5].ddio_out.CLKHI
clk_fr[5] => acblock[5].ddio_out.CLKLO
clk_fr[5] => acblock[5].ddio_out.MUXSEL
clk_fr[6] => acblock[6].ddio_out.CLKHI
clk_fr[6] => acblock[6].ddio_out.CLKLO
clk_fr[6] => acblock[6].ddio_out.MUXSEL
clk_fr[7] => acblock[7].ddio_out.CLKHI
clk_fr[7] => acblock[7].ddio_out.CLKLO
clk_fr[7] => acblock[7].ddio_out.MUXSEL
clk_fr[8] => acblock[8].ddio_out.CLKHI
clk_fr[8] => acblock[8].ddio_out.CLKLO
clk_fr[8] => acblock[8].ddio_out.MUXSEL
clk_fr[9] => acblock[9].ddio_out.CLKHI
clk_fr[9] => acblock[9].ddio_out.CLKLO
clk_fr[9] => acblock[9].ddio_out.MUXSEL


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:ubank_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:ucmd_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
datain[12] => acblock[3].hr_to_fr_hi.DATAINHI
datain[13] => acblock[3].hr_to_fr_lo.DATAINHI
datain[14] => acblock[3].hr_to_fr_hi.DATAINLO
datain[15] => acblock[3].hr_to_fr_lo.DATAINLO
datain[16] => acblock[4].hr_to_fr_hi.DATAINHI
datain[17] => acblock[4].hr_to_fr_lo.DATAINHI
datain[18] => acblock[4].hr_to_fr_hi.DATAINLO
datain[19] => acblock[4].hr_to_fr_lo.DATAINLO
datain[20] => acblock[5].hr_to_fr_hi.DATAINHI
datain[21] => acblock[5].hr_to_fr_lo.DATAINHI
datain[22] => acblock[5].hr_to_fr_hi.DATAINLO
datain[23] => acblock[5].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
dataout[3] <= acblock[3].ddio_out.DATAOUT
dataout[4] <= acblock[4].ddio_out.DATAOUT
dataout[5] <= acblock[5].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_hi.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_lo.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_hi.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_lo.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_hi.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL
clk_fr[3] => acblock[3].ddio_out.CLKHI
clk_fr[3] => acblock[3].ddio_out.CLKLO
clk_fr[3] => acblock[3].ddio_out.MUXSEL
clk_fr[4] => acblock[4].ddio_out.CLKHI
clk_fr[4] => acblock[4].ddio_out.CLKLO
clk_fr[4] => acblock[4].ddio_out.MUXSEL
clk_fr[5] => acblock[5].ddio_out.CLKHI
clk_fr[5] => acblock[5].ddio_out.CLKLO
clk_fr[5] => acblock[5].ddio_out.MUXSEL


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:ureset_n_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
datain_h[0] => ddio_out_uqe:auto_generated.datain_h[0]
datain_l[0] => ddio_out_uqe:auto_generated.datain_l[0]
outclock => ddio_out_uqe:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_uqe:auto_generated.dataout[0]
oe_out[0] <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_clock_pair_generator:clock_gen[0].uclk_generator
datain[0] => pseudo_diffa_0.DATA
dataout[0] <= obufa_0.OUT
dataout_b[0] <= obuf_ba_0.OUT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= dqs_in_delay_1.DATAOUT
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => ~NO_FANOUT~
oct_ena_in[1] => ~NO_FANOUT~
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => phy_clkbuf.INCLK2
hr_clock_in => phy_clkbuf.INCLK3
dr_clock_in => phy_clkbuf.INCLK
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => phy_clkbuf.INCLK1
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => ~NO_FANOUT~
parallelterminationcontrol_in[1] => ~NO_FANOUT~
parallelterminationcontrol_in[2] => ~NO_FANOUT~
parallelterminationcontrol_in[3] => ~NO_FANOUT~
parallelterminationcontrol_in[4] => ~NO_FANOUT~
parallelterminationcontrol_in[5] => ~NO_FANOUT~
parallelterminationcontrol_in[6] => ~NO_FANOUT~
parallelterminationcontrol_in[7] => ~NO_FANOUT~
parallelterminationcontrol_in[8] => ~NO_FANOUT~
parallelterminationcontrol_in[9] => ~NO_FANOUT~
parallelterminationcontrol_in[10] => ~NO_FANOUT~
parallelterminationcontrol_in[11] => ~NO_FANOUT~
parallelterminationcontrol_in[12] => ~NO_FANOUT~
parallelterminationcontrol_in[13] => ~NO_FANOUT~
parallelterminationcontrol_in[14] => ~NO_FANOUT~
parallelterminationcontrol_in[15] => ~NO_FANOUT~
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= dqs_in_delay_1.DATAOUT
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => ~NO_FANOUT~
oct_ena_in[1] => ~NO_FANOUT~
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => phy_clkbuf.INCLK2
hr_clock_in => phy_clkbuf.INCLK3
dr_clock_in => phy_clkbuf.INCLK
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => phy_clkbuf.INCLK1
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => ~NO_FANOUT~
parallelterminationcontrol_in[1] => ~NO_FANOUT~
parallelterminationcontrol_in[2] => ~NO_FANOUT~
parallelterminationcontrol_in[3] => ~NO_FANOUT~
parallelterminationcontrol_in[4] => ~NO_FANOUT~
parallelterminationcontrol_in[5] => ~NO_FANOUT~
parallelterminationcontrol_in[6] => ~NO_FANOUT~
parallelterminationcontrol_in[7] => ~NO_FANOUT~
parallelterminationcontrol_in[8] => ~NO_FANOUT~
parallelterminationcontrol_in[9] => ~NO_FANOUT~
parallelterminationcontrol_in[10] => ~NO_FANOUT~
parallelterminationcontrol_in[11] => ~NO_FANOUT~
parallelterminationcontrol_in[12] => ~NO_FANOUT~
parallelterminationcontrol_in[13] => ~NO_FANOUT~
parallelterminationcontrol_in[14] => ~NO_FANOUT~
parallelterminationcontrol_in[15] => ~NO_FANOUT~
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= dqs_in_delay_1.DATAOUT
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => ~NO_FANOUT~
oct_ena_in[1] => ~NO_FANOUT~
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => phy_clkbuf.INCLK2
hr_clock_in => phy_clkbuf.INCLK3
dr_clock_in => phy_clkbuf.INCLK
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => phy_clkbuf.INCLK1
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => ~NO_FANOUT~
parallelterminationcontrol_in[1] => ~NO_FANOUT~
parallelterminationcontrol_in[2] => ~NO_FANOUT~
parallelterminationcontrol_in[3] => ~NO_FANOUT~
parallelterminationcontrol_in[4] => ~NO_FANOUT~
parallelterminationcontrol_in[5] => ~NO_FANOUT~
parallelterminationcontrol_in[6] => ~NO_FANOUT~
parallelterminationcontrol_in[7] => ~NO_FANOUT~
parallelterminationcontrol_in[8] => ~NO_FANOUT~
parallelterminationcontrol_in[9] => ~NO_FANOUT~
parallelterminationcontrol_in[10] => ~NO_FANOUT~
parallelterminationcontrol_in[11] => ~NO_FANOUT~
parallelterminationcontrol_in[12] => ~NO_FANOUT~
parallelterminationcontrol_in[13] => ~NO_FANOUT~
parallelterminationcontrol_in[14] => ~NO_FANOUT~
parallelterminationcontrol_in[15] => ~NO_FANOUT~
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= dqs_in_delay_1.DATAOUT
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => ~NO_FANOUT~
oct_ena_in[1] => ~NO_FANOUT~
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => phy_clkbuf.INCLK2
hr_clock_in => phy_clkbuf.INCLK3
dr_clock_in => phy_clkbuf.INCLK
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => phy_clkbuf.INCLK1
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => ~NO_FANOUT~
parallelterminationcontrol_in[1] => ~NO_FANOUT~
parallelterminationcontrol_in[2] => ~NO_FANOUT~
parallelterminationcontrol_in[3] => ~NO_FANOUT~
parallelterminationcontrol_in[4] => ~NO_FANOUT~
parallelterminationcontrol_in[5] => ~NO_FANOUT~
parallelterminationcontrol_in[6] => ~NO_FANOUT~
parallelterminationcontrol_in[7] => ~NO_FANOUT~
parallelterminationcontrol_in[8] => ~NO_FANOUT~
parallelterminationcontrol_in[9] => ~NO_FANOUT~
parallelterminationcontrol_in[10] => ~NO_FANOUT~
parallelterminationcontrol_in[11] => ~NO_FANOUT~
parallelterminationcontrol_in[12] => ~NO_FANOUT~
parallelterminationcontrol_in[13] => ~NO_FANOUT~
parallelterminationcontrol_in[14] => ~NO_FANOUT~
parallelterminationcontrol_in[15] => ~NO_FANOUT~
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0
avl_clk => avl_clk.IN11
avl_reset_n => avl_reset_n.IN1
avl_address[0] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_address
avl_address[1] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_address
avl_address[2] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_address
avl_address[3] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_address
avl_address[4] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_address
avl_address[5] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_address
avl_address[6] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_address
avl_address[7] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_address
avl_address[8] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_address
avl_address[9] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_address
avl_address[10] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_address
avl_address[11] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_address
avl_address[12] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_address
avl_address[13] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_address
avl_address[14] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_address
avl_address[15] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_address
avl_read <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_read
avl_readdata[0] => avl_readdata[0].IN1
avl_readdata[1] => avl_readdata[1].IN1
avl_readdata[2] => avl_readdata[2].IN1
avl_readdata[3] => avl_readdata[3].IN1
avl_readdata[4] => avl_readdata[4].IN1
avl_readdata[5] => avl_readdata[5].IN1
avl_readdata[6] => avl_readdata[6].IN1
avl_readdata[7] => avl_readdata[7].IN1
avl_readdata[8] => avl_readdata[8].IN1
avl_readdata[9] => avl_readdata[9].IN1
avl_readdata[10] => avl_readdata[10].IN1
avl_readdata[11] => avl_readdata[11].IN1
avl_readdata[12] => avl_readdata[12].IN1
avl_readdata[13] => avl_readdata[13].IN1
avl_readdata[14] => avl_readdata[14].IN1
avl_readdata[15] => avl_readdata[15].IN1
avl_readdata[16] => avl_readdata[16].IN1
avl_readdata[17] => avl_readdata[17].IN1
avl_readdata[18] => avl_readdata[18].IN1
avl_readdata[19] => avl_readdata[19].IN1
avl_readdata[20] => avl_readdata[20].IN1
avl_readdata[21] => avl_readdata[21].IN1
avl_readdata[22] => avl_readdata[22].IN1
avl_readdata[23] => avl_readdata[23].IN1
avl_readdata[24] => avl_readdata[24].IN1
avl_readdata[25] => avl_readdata[25].IN1
avl_readdata[26] => avl_readdata[26].IN1
avl_readdata[27] => avl_readdata[27].IN1
avl_readdata[28] => avl_readdata[28].IN1
avl_readdata[29] => avl_readdata[29].IN1
avl_readdata[30] => avl_readdata[30].IN1
avl_readdata[31] => avl_readdata[31].IN1
avl_write <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_write
avl_writedata[0] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[1] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[2] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[3] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[4] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[5] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[6] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[7] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[8] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[9] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[10] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[11] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[12] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[13] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[14] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[15] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[16] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[17] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[18] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[19] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[20] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[21] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[22] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[23] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[24] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[25] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[26] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[27] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[28] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[29] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[30] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_writedata[31] <= altera_mem_if_simple_avalon_mm_bridge:hphy_bridge.m0_writedata
avl_waitrequest => avl_waitrequest.IN1
scc_data[0] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_data
scc_dqs_ena[0] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dqs_ena
scc_dqs_ena[1] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dqs_ena
scc_dqs_ena[2] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dqs_ena
scc_dqs_ena[3] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dqs_ena
scc_dqs_io_ena[0] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dqs_io_ena
scc_dqs_io_ena[1] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dqs_io_ena
scc_dqs_io_ena[2] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dqs_io_ena
scc_dqs_io_ena[3] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dqs_io_ena
scc_dq_ena[0] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[1] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[2] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[3] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[4] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[5] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[6] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[7] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[8] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[9] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[10] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[11] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[12] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[13] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[14] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[15] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[16] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[17] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[18] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[19] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[20] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[21] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[22] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[23] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[24] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[25] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[26] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[27] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[28] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[29] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[30] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[31] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dm_ena[0] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dm_ena
scc_dm_ena[1] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dm_ena
scc_dm_ena[2] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dm_ena
scc_dm_ena[3] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dm_ena
capture_strobe_tracking[0] => capture_strobe_tracking[0].IN1
capture_strobe_tracking[1] => capture_strobe_tracking[1].IN1
capture_strobe_tracking[2] => capture_strobe_tracking[2].IN1
capture_strobe_tracking[3] => capture_strobe_tracking[3].IN1
scc_upd[0] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_upd
afi_init_req => afi_init_req.IN1
afi_cal_req => afi_cal_req.IN1
scc_clk => scc_clk.IN1
reset_n_scc_clk => reset_n_scc_clk.IN1
afi_seq_busy[0] <= sequencer_trk_mgr:sequencer_trk_mgr_inst.afi_seq_busy
afi_ctl_long_idle[0] => afi_ctl_long_idle[0].IN1
afi_ctl_refresh_done[0] => afi_ctl_refresh_done[0].IN1


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst
clk => r_early_rst.CLK
clk => r_sync_rst.CLK
clk => r_sync_rst_dly.CLK
clk => r_sync_rst_chain[1].CLK
clk => r_sync_rst_chain[2].CLK
clk => r_sync_rst_chain[3].CLK
clk => r_sync_rst_chain[4].CLK
clk => r_sync_rst_chain[5].CLK
clk => r_sync_rst_chain[6].CLK
clk => r_sync_rst_chain[7].CLK
clk => r_sync_rst_chain[8].CLK
clk => r_sync_rst_chain[9].CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
clk => altera_reset_synchronizer_int_chain[2].CLK
rst => altera_reset_synchronizer_int_chain[0].DATAIN
clken_out <= r_early_rst.DB_MAX_OUTPUT_PORT_TYPE
reset_out <= r_sync_rst.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst
clk => clk.IN3
d_irq[0] => ~NO_FANOUT~
d_irq[1] => ~NO_FANOUT~
d_irq[2] => ~NO_FANOUT~
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => av_ld_byte0_data_nxt.DATAA
d_readdata[1] => av_ld_byte0_data_nxt.DATAA
d_readdata[2] => av_ld_byte0_data_nxt.DATAA
d_readdata[3] => av_ld_byte0_data_nxt.DATAA
d_readdata[4] => av_ld_byte0_data_nxt.DATAA
d_readdata[5] => av_ld_byte0_data_nxt.DATAA
d_readdata[6] => av_ld_byte0_data_nxt.DATAA
d_readdata[7] => av_ld_byte0_data_nxt.DATAA
d_readdata[8] => av_ld_byte1_data_nxt.DATAA
d_readdata[9] => av_ld_byte1_data_nxt.DATAA
d_readdata[10] => av_ld_byte1_data_nxt.DATAA
d_readdata[11] => av_ld_byte1_data_nxt.DATAA
d_readdata[12] => av_ld_byte1_data_nxt.DATAA
d_readdata[13] => av_ld_byte1_data_nxt.DATAA
d_readdata[14] => av_ld_byte1_data_nxt.DATAA
d_readdata[15] => av_ld_byte1_data_nxt.DATAA
d_readdata[16] => av_ld_byte2_data_nxt.DATAA
d_readdata[17] => av_ld_byte2_data_nxt.DATAA
d_readdata[18] => av_ld_byte2_data_nxt.DATAA
d_readdata[19] => av_ld_byte2_data_nxt.DATAA
d_readdata[20] => av_ld_byte2_data_nxt.DATAA
d_readdata[21] => av_ld_byte2_data_nxt.DATAA
d_readdata[22] => av_ld_byte2_data_nxt.DATAA
d_readdata[23] => av_ld_byte2_data_nxt.DATAA
d_readdata[24] => av_ld_byte3_data_nxt.DATAA
d_readdata[25] => av_ld_byte3_data_nxt.DATAA
d_readdata[26] => av_ld_byte3_data_nxt.DATAA
d_readdata[27] => av_ld_byte3_data_nxt.DATAA
d_readdata[28] => av_ld_byte3_data_nxt.DATAA
d_readdata[29] => av_ld_byte3_data_nxt.DATAA
d_readdata[30] => av_ld_byte3_data_nxt.DATAA
d_readdata[31] => av_ld_byte3_data_nxt.DATAA
d_waitrequest => d_read_nxt.IN0
d_waitrequest => d_write_nxt.IN1
d_waitrequest => av_ld_getting_data.IN0
i_readdata[0] => i_readdata[0].IN1
i_readdata[1] => i_readdata[1].IN1
i_readdata[2] => i_readdata[2].IN1
i_readdata[3] => i_readdata[3].IN1
i_readdata[4] => i_readdata[4].IN1
i_readdata[5] => i_readdata[5].IN1
i_readdata[6] => i_readdata[6].IN1
i_readdata[7] => i_readdata[7].IN1
i_readdata[8] => i_readdata[8].IN1
i_readdata[9] => i_readdata[9].IN1
i_readdata[10] => i_readdata[10].IN1
i_readdata[11] => i_readdata[11].IN1
i_readdata[12] => i_readdata[12].IN1
i_readdata[13] => i_readdata[13].IN1
i_readdata[14] => i_readdata[14].IN1
i_readdata[15] => i_readdata[15].IN1
i_readdata[16] => i_readdata[16].IN1
i_readdata[17] => i_readdata[17].IN1
i_readdata[18] => i_readdata[18].IN1
i_readdata[19] => i_readdata[19].IN1
i_readdata[20] => i_readdata[20].IN1
i_readdata[21] => i_readdata[21].IN1
i_readdata[22] => i_readdata[22].IN1
i_readdata[23] => i_readdata[23].IN1
i_readdata[24] => i_readdata[24].IN1
i_readdata[25] => i_readdata[25].IN1
i_readdata[26] => i_readdata[26].IN1
i_readdata[27] => i_readdata[27].IN1
i_readdata[28] => i_readdata[28].IN1
i_readdata[29] => i_readdata[29].IN1
i_readdata[30] => i_readdata[30].IN1
i_readdata[31] => i_readdata[31].IN1
i_waitrequest => i_waitrequest.IN1
reset_n => reset_n.IN1
d_address[0] <= W_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= W_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= W_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= W_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= W_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= W_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= W_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= W_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= W_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= W_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= W_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= W_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= W_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= W_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= W_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= W_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= W_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= W_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= W_mem_baddr[18].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= W_mem_baddr[19].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.d_write
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= i_address[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= i_address[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= i_address[7].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= i_address[8].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= i_address[9].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= i_address[10].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= i_address[11].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE
no_ci_readra <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench
D_iw[0] => ~NO_FANOUT~
D_iw[1] => ~NO_FANOUT~
D_iw[2] => ~NO_FANOUT~
D_iw[3] => ~NO_FANOUT~
D_iw[4] => ~NO_FANOUT~
D_iw[5] => ~NO_FANOUT~
D_iw[6] => ~NO_FANOUT~
D_iw[7] => ~NO_FANOUT~
D_iw[8] => ~NO_FANOUT~
D_iw[9] => ~NO_FANOUT~
D_iw[10] => ~NO_FANOUT~
D_iw[11] => ~NO_FANOUT~
D_iw[12] => ~NO_FANOUT~
D_iw[13] => ~NO_FANOUT~
D_iw[14] => ~NO_FANOUT~
D_iw[15] => ~NO_FANOUT~
D_iw[16] => ~NO_FANOUT~
D_iw[17] => ~NO_FANOUT~
D_iw[18] => ~NO_FANOUT~
D_iw[19] => ~NO_FANOUT~
D_iw[20] => ~NO_FANOUT~
D_iw[21] => ~NO_FANOUT~
D_iw[22] => ~NO_FANOUT~
D_iw[23] => ~NO_FANOUT~
D_iw[24] => ~NO_FANOUT~
D_iw[25] => ~NO_FANOUT~
D_iw[26] => ~NO_FANOUT~
D_iw[27] => ~NO_FANOUT~
D_iw[28] => ~NO_FANOUT~
D_iw[29] => ~NO_FANOUT~
D_iw[30] => ~NO_FANOUT~
D_iw[31] => ~NO_FANOUT~
D_iw_op[0] => ~NO_FANOUT~
D_iw_op[1] => ~NO_FANOUT~
D_iw_op[2] => ~NO_FANOUT~
D_iw_op[3] => ~NO_FANOUT~
D_iw_op[4] => ~NO_FANOUT~
D_iw_op[5] => ~NO_FANOUT~
D_iw_opx[0] => ~NO_FANOUT~
D_iw_opx[1] => ~NO_FANOUT~
D_iw_opx[2] => ~NO_FANOUT~
D_iw_opx[3] => ~NO_FANOUT~
D_iw_opx[4] => ~NO_FANOUT~
D_iw_opx[5] => ~NO_FANOUT~
D_valid => ~NO_FANOUT~
E_alu_result[0] => ~NO_FANOUT~
E_alu_result[1] => ~NO_FANOUT~
E_alu_result[2] => ~NO_FANOUT~
E_alu_result[3] => ~NO_FANOUT~
E_alu_result[4] => ~NO_FANOUT~
E_alu_result[5] => ~NO_FANOUT~
E_alu_result[6] => ~NO_FANOUT~
E_alu_result[7] => ~NO_FANOUT~
E_alu_result[8] => ~NO_FANOUT~
E_alu_result[9] => ~NO_FANOUT~
E_alu_result[10] => ~NO_FANOUT~
E_alu_result[11] => ~NO_FANOUT~
E_alu_result[12] => ~NO_FANOUT~
E_alu_result[13] => ~NO_FANOUT~
E_alu_result[14] => ~NO_FANOUT~
E_alu_result[15] => ~NO_FANOUT~
E_alu_result[16] => ~NO_FANOUT~
E_alu_result[17] => ~NO_FANOUT~
E_alu_result[18] => ~NO_FANOUT~
E_alu_result[19] => ~NO_FANOUT~
E_alu_result[20] => ~NO_FANOUT~
E_alu_result[21] => ~NO_FANOUT~
E_alu_result[22] => ~NO_FANOUT~
E_alu_result[23] => ~NO_FANOUT~
E_alu_result[24] => ~NO_FANOUT~
E_alu_result[25] => ~NO_FANOUT~
E_alu_result[26] => ~NO_FANOUT~
E_alu_result[27] => ~NO_FANOUT~
E_alu_result[28] => ~NO_FANOUT~
E_alu_result[29] => ~NO_FANOUT~
E_alu_result[30] => ~NO_FANOUT~
E_alu_result[31] => ~NO_FANOUT~
E_mem_byte_en[0] => ~NO_FANOUT~
E_mem_byte_en[1] => ~NO_FANOUT~
E_mem_byte_en[2] => ~NO_FANOUT~
E_mem_byte_en[3] => ~NO_FANOUT~
E_st_data[0] => ~NO_FANOUT~
E_st_data[1] => ~NO_FANOUT~
E_st_data[2] => ~NO_FANOUT~
E_st_data[3] => ~NO_FANOUT~
E_st_data[4] => ~NO_FANOUT~
E_st_data[5] => ~NO_FANOUT~
E_st_data[6] => ~NO_FANOUT~
E_st_data[7] => ~NO_FANOUT~
E_st_data[8] => ~NO_FANOUT~
E_st_data[9] => ~NO_FANOUT~
E_st_data[10] => ~NO_FANOUT~
E_st_data[11] => ~NO_FANOUT~
E_st_data[12] => ~NO_FANOUT~
E_st_data[13] => ~NO_FANOUT~
E_st_data[14] => ~NO_FANOUT~
E_st_data[15] => ~NO_FANOUT~
E_st_data[16] => ~NO_FANOUT~
E_st_data[17] => ~NO_FANOUT~
E_st_data[18] => ~NO_FANOUT~
E_st_data[19] => ~NO_FANOUT~
E_st_data[20] => ~NO_FANOUT~
E_st_data[21] => ~NO_FANOUT~
E_st_data[22] => ~NO_FANOUT~
E_st_data[23] => ~NO_FANOUT~
E_st_data[24] => ~NO_FANOUT~
E_st_data[25] => ~NO_FANOUT~
E_st_data[26] => ~NO_FANOUT~
E_st_data[27] => ~NO_FANOUT~
E_st_data[28] => ~NO_FANOUT~
E_st_data[29] => ~NO_FANOUT~
E_st_data[30] => ~NO_FANOUT~
E_st_data[31] => ~NO_FANOUT~
E_valid => ~NO_FANOUT~
F_pcb[0] => ~NO_FANOUT~
F_pcb[1] => ~NO_FANOUT~
F_pcb[2] => ~NO_FANOUT~
F_pcb[3] => ~NO_FANOUT~
F_pcb[4] => ~NO_FANOUT~
F_pcb[5] => ~NO_FANOUT~
F_pcb[6] => ~NO_FANOUT~
F_pcb[7] => ~NO_FANOUT~
F_pcb[8] => ~NO_FANOUT~
F_pcb[9] => ~NO_FANOUT~
F_pcb[10] => ~NO_FANOUT~
F_pcb[11] => ~NO_FANOUT~
F_pcb[12] => ~NO_FANOUT~
F_pcb[13] => ~NO_FANOUT~
F_pcb[14] => ~NO_FANOUT~
F_pcb[15] => ~NO_FANOUT~
F_pcb[16] => ~NO_FANOUT~
F_valid => ~NO_FANOUT~
R_ctrl_exception => ~NO_FANOUT~
R_ctrl_ld => ~NO_FANOUT~
R_ctrl_ld_non_io => ~NO_FANOUT~
R_dst_regnum[0] => ~NO_FANOUT~
R_dst_regnum[1] => ~NO_FANOUT~
R_dst_regnum[2] => ~NO_FANOUT~
R_dst_regnum[3] => ~NO_FANOUT~
R_dst_regnum[4] => ~NO_FANOUT~
R_wr_dst_reg => ~NO_FANOUT~
W_bstatus_reg => ~NO_FANOUT~
W_cmp_result => ~NO_FANOUT~
W_estatus_reg => ~NO_FANOUT~
W_ienable_reg[0] => ~NO_FANOUT~
W_ienable_reg[1] => ~NO_FANOUT~
W_ienable_reg[2] => ~NO_FANOUT~
W_ienable_reg[3] => ~NO_FANOUT~
W_ienable_reg[4] => ~NO_FANOUT~
W_ienable_reg[5] => ~NO_FANOUT~
W_ienable_reg[6] => ~NO_FANOUT~
W_ienable_reg[7] => ~NO_FANOUT~
W_ienable_reg[8] => ~NO_FANOUT~
W_ienable_reg[9] => ~NO_FANOUT~
W_ienable_reg[10] => ~NO_FANOUT~
W_ienable_reg[11] => ~NO_FANOUT~
W_ienable_reg[12] => ~NO_FANOUT~
W_ienable_reg[13] => ~NO_FANOUT~
W_ienable_reg[14] => ~NO_FANOUT~
W_ienable_reg[15] => ~NO_FANOUT~
W_ienable_reg[16] => ~NO_FANOUT~
W_ienable_reg[17] => ~NO_FANOUT~
W_ienable_reg[18] => ~NO_FANOUT~
W_ienable_reg[19] => ~NO_FANOUT~
W_ienable_reg[20] => ~NO_FANOUT~
W_ienable_reg[21] => ~NO_FANOUT~
W_ienable_reg[22] => ~NO_FANOUT~
W_ienable_reg[23] => ~NO_FANOUT~
W_ienable_reg[24] => ~NO_FANOUT~
W_ienable_reg[25] => ~NO_FANOUT~
W_ienable_reg[26] => ~NO_FANOUT~
W_ienable_reg[27] => ~NO_FANOUT~
W_ienable_reg[28] => ~NO_FANOUT~
W_ienable_reg[29] => ~NO_FANOUT~
W_ienable_reg[30] => ~NO_FANOUT~
W_ienable_reg[31] => ~NO_FANOUT~
W_ipending_reg[0] => ~NO_FANOUT~
W_ipending_reg[1] => ~NO_FANOUT~
W_ipending_reg[2] => ~NO_FANOUT~
W_ipending_reg[3] => ~NO_FANOUT~
W_ipending_reg[4] => ~NO_FANOUT~
W_ipending_reg[5] => ~NO_FANOUT~
W_ipending_reg[6] => ~NO_FANOUT~
W_ipending_reg[7] => ~NO_FANOUT~
W_ipending_reg[8] => ~NO_FANOUT~
W_ipending_reg[9] => ~NO_FANOUT~
W_ipending_reg[10] => ~NO_FANOUT~
W_ipending_reg[11] => ~NO_FANOUT~
W_ipending_reg[12] => ~NO_FANOUT~
W_ipending_reg[13] => ~NO_FANOUT~
W_ipending_reg[14] => ~NO_FANOUT~
W_ipending_reg[15] => ~NO_FANOUT~
W_ipending_reg[16] => ~NO_FANOUT~
W_ipending_reg[17] => ~NO_FANOUT~
W_ipending_reg[18] => ~NO_FANOUT~
W_ipending_reg[19] => ~NO_FANOUT~
W_ipending_reg[20] => ~NO_FANOUT~
W_ipending_reg[21] => ~NO_FANOUT~
W_ipending_reg[22] => ~NO_FANOUT~
W_ipending_reg[23] => ~NO_FANOUT~
W_ipending_reg[24] => ~NO_FANOUT~
W_ipending_reg[25] => ~NO_FANOUT~
W_ipending_reg[26] => ~NO_FANOUT~
W_ipending_reg[27] => ~NO_FANOUT~
W_ipending_reg[28] => ~NO_FANOUT~
W_ipending_reg[29] => ~NO_FANOUT~
W_ipending_reg[30] => ~NO_FANOUT~
W_ipending_reg[31] => ~NO_FANOUT~
W_mem_baddr[0] => ~NO_FANOUT~
W_mem_baddr[1] => ~NO_FANOUT~
W_mem_baddr[2] => ~NO_FANOUT~
W_mem_baddr[3] => ~NO_FANOUT~
W_mem_baddr[4] => ~NO_FANOUT~
W_mem_baddr[5] => ~NO_FANOUT~
W_mem_baddr[6] => ~NO_FANOUT~
W_mem_baddr[7] => ~NO_FANOUT~
W_mem_baddr[8] => ~NO_FANOUT~
W_mem_baddr[9] => ~NO_FANOUT~
W_mem_baddr[10] => ~NO_FANOUT~
W_mem_baddr[11] => ~NO_FANOUT~
W_mem_baddr[12] => ~NO_FANOUT~
W_mem_baddr[13] => ~NO_FANOUT~
W_mem_baddr[14] => ~NO_FANOUT~
W_mem_baddr[15] => ~NO_FANOUT~
W_mem_baddr[16] => ~NO_FANOUT~
W_mem_baddr[17] => ~NO_FANOUT~
W_mem_baddr[18] => ~NO_FANOUT~
W_mem_baddr[19] => ~NO_FANOUT~
W_rf_wr_data[0] => ~NO_FANOUT~
W_rf_wr_data[1] => ~NO_FANOUT~
W_rf_wr_data[2] => ~NO_FANOUT~
W_rf_wr_data[3] => ~NO_FANOUT~
W_rf_wr_data[4] => ~NO_FANOUT~
W_rf_wr_data[5] => ~NO_FANOUT~
W_rf_wr_data[6] => ~NO_FANOUT~
W_rf_wr_data[7] => ~NO_FANOUT~
W_rf_wr_data[8] => ~NO_FANOUT~
W_rf_wr_data[9] => ~NO_FANOUT~
W_rf_wr_data[10] => ~NO_FANOUT~
W_rf_wr_data[11] => ~NO_FANOUT~
W_rf_wr_data[12] => ~NO_FANOUT~
W_rf_wr_data[13] => ~NO_FANOUT~
W_rf_wr_data[14] => ~NO_FANOUT~
W_rf_wr_data[15] => ~NO_FANOUT~
W_rf_wr_data[16] => ~NO_FANOUT~
W_rf_wr_data[17] => ~NO_FANOUT~
W_rf_wr_data[18] => ~NO_FANOUT~
W_rf_wr_data[19] => ~NO_FANOUT~
W_rf_wr_data[20] => ~NO_FANOUT~
W_rf_wr_data[21] => ~NO_FANOUT~
W_rf_wr_data[22] => ~NO_FANOUT~
W_rf_wr_data[23] => ~NO_FANOUT~
W_rf_wr_data[24] => ~NO_FANOUT~
W_rf_wr_data[25] => ~NO_FANOUT~
W_rf_wr_data[26] => ~NO_FANOUT~
W_rf_wr_data[27] => ~NO_FANOUT~
W_rf_wr_data[28] => ~NO_FANOUT~
W_rf_wr_data[29] => ~NO_FANOUT~
W_rf_wr_data[30] => ~NO_FANOUT~
W_rf_wr_data[31] => ~NO_FANOUT~
W_status_reg => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_data[0] => ~NO_FANOUT~
W_wr_data[1] => ~NO_FANOUT~
W_wr_data[2] => ~NO_FANOUT~
W_wr_data[3] => ~NO_FANOUT~
W_wr_data[4] => ~NO_FANOUT~
W_wr_data[5] => ~NO_FANOUT~
W_wr_data[6] => ~NO_FANOUT~
W_wr_data[7] => ~NO_FANOUT~
W_wr_data[8] => ~NO_FANOUT~
W_wr_data[9] => ~NO_FANOUT~
W_wr_data[10] => ~NO_FANOUT~
W_wr_data[11] => ~NO_FANOUT~
W_wr_data[12] => ~NO_FANOUT~
W_wr_data[13] => ~NO_FANOUT~
W_wr_data[14] => ~NO_FANOUT~
W_wr_data[15] => ~NO_FANOUT~
W_wr_data[16] => ~NO_FANOUT~
W_wr_data[17] => ~NO_FANOUT~
W_wr_data[18] => ~NO_FANOUT~
W_wr_data[19] => ~NO_FANOUT~
W_wr_data[20] => ~NO_FANOUT~
W_wr_data[21] => ~NO_FANOUT~
W_wr_data[22] => ~NO_FANOUT~
W_wr_data[23] => ~NO_FANOUT~
W_wr_data[24] => ~NO_FANOUT~
W_wr_data[25] => ~NO_FANOUT~
W_wr_data[26] => ~NO_FANOUT~
W_wr_data[27] => ~NO_FANOUT~
W_wr_data[28] => ~NO_FANOUT~
W_wr_data[29] => ~NO_FANOUT~
W_wr_data[30] => ~NO_FANOUT~
W_wr_data[31] => ~NO_FANOUT~
av_ld_data_aligned_unfiltered[0] => av_ld_data_aligned_filtered[0].DATAIN
av_ld_data_aligned_unfiltered[1] => av_ld_data_aligned_filtered[1].DATAIN
av_ld_data_aligned_unfiltered[2] => av_ld_data_aligned_filtered[2].DATAIN
av_ld_data_aligned_unfiltered[3] => av_ld_data_aligned_filtered[3].DATAIN
av_ld_data_aligned_unfiltered[4] => av_ld_data_aligned_filtered[4].DATAIN
av_ld_data_aligned_unfiltered[5] => av_ld_data_aligned_filtered[5].DATAIN
av_ld_data_aligned_unfiltered[6] => av_ld_data_aligned_filtered[6].DATAIN
av_ld_data_aligned_unfiltered[7] => av_ld_data_aligned_filtered[7].DATAIN
av_ld_data_aligned_unfiltered[8] => av_ld_data_aligned_filtered[8].DATAIN
av_ld_data_aligned_unfiltered[9] => av_ld_data_aligned_filtered[9].DATAIN
av_ld_data_aligned_unfiltered[10] => av_ld_data_aligned_filtered[10].DATAIN
av_ld_data_aligned_unfiltered[11] => av_ld_data_aligned_filtered[11].DATAIN
av_ld_data_aligned_unfiltered[12] => av_ld_data_aligned_filtered[12].DATAIN
av_ld_data_aligned_unfiltered[13] => av_ld_data_aligned_filtered[13].DATAIN
av_ld_data_aligned_unfiltered[14] => av_ld_data_aligned_filtered[14].DATAIN
av_ld_data_aligned_unfiltered[15] => av_ld_data_aligned_filtered[15].DATAIN
av_ld_data_aligned_unfiltered[16] => av_ld_data_aligned_filtered[16].DATAIN
av_ld_data_aligned_unfiltered[17] => av_ld_data_aligned_filtered[17].DATAIN
av_ld_data_aligned_unfiltered[18] => av_ld_data_aligned_filtered[18].DATAIN
av_ld_data_aligned_unfiltered[19] => av_ld_data_aligned_filtered[19].DATAIN
av_ld_data_aligned_unfiltered[20] => av_ld_data_aligned_filtered[20].DATAIN
av_ld_data_aligned_unfiltered[21] => av_ld_data_aligned_filtered[21].DATAIN
av_ld_data_aligned_unfiltered[22] => av_ld_data_aligned_filtered[22].DATAIN
av_ld_data_aligned_unfiltered[23] => av_ld_data_aligned_filtered[23].DATAIN
av_ld_data_aligned_unfiltered[24] => av_ld_data_aligned_filtered[24].DATAIN
av_ld_data_aligned_unfiltered[25] => av_ld_data_aligned_filtered[25].DATAIN
av_ld_data_aligned_unfiltered[26] => av_ld_data_aligned_filtered[26].DATAIN
av_ld_data_aligned_unfiltered[27] => av_ld_data_aligned_filtered[27].DATAIN
av_ld_data_aligned_unfiltered[28] => av_ld_data_aligned_filtered[28].DATAIN
av_ld_data_aligned_unfiltered[29] => av_ld_data_aligned_filtered[29].DATAIN
av_ld_data_aligned_unfiltered[30] => av_ld_data_aligned_filtered[30].DATAIN
av_ld_data_aligned_unfiltered[31] => av_ld_data_aligned_filtered[31].DATAIN
clk => d_write~reg0.CLK
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write_nxt => d_write~reg0.DATAIN
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdata[0] => ~NO_FANOUT~
i_readdata[1] => ~NO_FANOUT~
i_readdata[2] => ~NO_FANOUT~
i_readdata[3] => ~NO_FANOUT~
i_readdata[4] => ~NO_FANOUT~
i_readdata[5] => ~NO_FANOUT~
i_readdata[6] => ~NO_FANOUT~
i_readdata[7] => ~NO_FANOUT~
i_readdata[8] => ~NO_FANOUT~
i_readdata[9] => ~NO_FANOUT~
i_readdata[10] => ~NO_FANOUT~
i_readdata[11] => ~NO_FANOUT~
i_readdata[12] => ~NO_FANOUT~
i_readdata[13] => ~NO_FANOUT~
i_readdata[14] => ~NO_FANOUT~
i_readdata[15] => ~NO_FANOUT~
i_readdata[16] => ~NO_FANOUT~
i_readdata[17] => ~NO_FANOUT~
i_readdata[18] => ~NO_FANOUT~
i_readdata[19] => ~NO_FANOUT~
i_readdata[20] => ~NO_FANOUT~
i_readdata[21] => ~NO_FANOUT~
i_readdata[22] => ~NO_FANOUT~
i_readdata[23] => ~NO_FANOUT~
i_readdata[24] => ~NO_FANOUT~
i_readdata[25] => ~NO_FANOUT~
i_readdata[26] => ~NO_FANOUT~
i_readdata[27] => ~NO_FANOUT~
i_readdata[28] => ~NO_FANOUT~
i_readdata[29] => ~NO_FANOUT~
i_readdata[30] => ~NO_FANOUT~
i_readdata[31] => ~NO_FANOUT~
i_waitrequest => ~NO_FANOUT~
reset_n => d_write~reg0.ACLR
av_ld_data_aligned_filtered[0] <= av_ld_data_aligned_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[1] <= av_ld_data_aligned_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[2] <= av_ld_data_aligned_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[3] <= av_ld_data_aligned_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[4] <= av_ld_data_aligned_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[5] <= av_ld_data_aligned_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[6] <= av_ld_data_aligned_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[7] <= av_ld_data_aligned_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[8] <= av_ld_data_aligned_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[9] <= av_ld_data_aligned_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[10] <= av_ld_data_aligned_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[11] <= av_ld_data_aligned_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[12] <= av_ld_data_aligned_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[13] <= av_ld_data_aligned_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[14] <= av_ld_data_aligned_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[15] <= av_ld_data_aligned_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[16] <= av_ld_data_aligned_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[17] <= av_ld_data_aligned_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[18] <= av_ld_data_aligned_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[19] <= av_ld_data_aligned_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[20] <= av_ld_data_aligned_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[21] <= av_ld_data_aligned_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[22] <= av_ld_data_aligned_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[23] <= av_ld_data_aligned_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[24] <= av_ld_data_aligned_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[25] <= av_ld_data_aligned_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[26] <= av_ld_data_aligned_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[27] <= av_ld_data_aligned_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[28] <= av_ld_data_aligned_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[29] <= av_ld_data_aligned_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[30] <= av_ld_data_aligned_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[31] <= av_ld_data_aligned_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_dri1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dri1:auto_generated.data_a[0]
data_a[1] => altsyncram_dri1:auto_generated.data_a[1]
data_a[2] => altsyncram_dri1:auto_generated.data_a[2]
data_a[3] => altsyncram_dri1:auto_generated.data_a[3]
data_a[4] => altsyncram_dri1:auto_generated.data_a[4]
data_a[5] => altsyncram_dri1:auto_generated.data_a[5]
data_a[6] => altsyncram_dri1:auto_generated.data_a[6]
data_a[7] => altsyncram_dri1:auto_generated.data_a[7]
data_a[8] => altsyncram_dri1:auto_generated.data_a[8]
data_a[9] => altsyncram_dri1:auto_generated.data_a[9]
data_a[10] => altsyncram_dri1:auto_generated.data_a[10]
data_a[11] => altsyncram_dri1:auto_generated.data_a[11]
data_a[12] => altsyncram_dri1:auto_generated.data_a[12]
data_a[13] => altsyncram_dri1:auto_generated.data_a[13]
data_a[14] => altsyncram_dri1:auto_generated.data_a[14]
data_a[15] => altsyncram_dri1:auto_generated.data_a[15]
data_a[16] => altsyncram_dri1:auto_generated.data_a[16]
data_a[17] => altsyncram_dri1:auto_generated.data_a[17]
data_a[18] => altsyncram_dri1:auto_generated.data_a[18]
data_a[19] => altsyncram_dri1:auto_generated.data_a[19]
data_a[20] => altsyncram_dri1:auto_generated.data_a[20]
data_a[21] => altsyncram_dri1:auto_generated.data_a[21]
data_a[22] => altsyncram_dri1:auto_generated.data_a[22]
data_a[23] => altsyncram_dri1:auto_generated.data_a[23]
data_a[24] => altsyncram_dri1:auto_generated.data_a[24]
data_a[25] => altsyncram_dri1:auto_generated.data_a[25]
data_a[26] => altsyncram_dri1:auto_generated.data_a[26]
data_a[27] => altsyncram_dri1:auto_generated.data_a[27]
data_a[28] => altsyncram_dri1:auto_generated.data_a[28]
data_a[29] => altsyncram_dri1:auto_generated.data_a[29]
data_a[30] => altsyncram_dri1:auto_generated.data_a[30]
data_a[31] => altsyncram_dri1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_dri1:auto_generated.address_a[0]
address_a[1] => altsyncram_dri1:auto_generated.address_a[1]
address_a[2] => altsyncram_dri1:auto_generated.address_a[2]
address_a[3] => altsyncram_dri1:auto_generated.address_a[3]
address_a[4] => altsyncram_dri1:auto_generated.address_a[4]
address_b[0] => altsyncram_dri1:auto_generated.address_b[0]
address_b[1] => altsyncram_dri1:auto_generated.address_b[1]
address_b[2] => altsyncram_dri1:auto_generated.address_b[2]
address_b[3] => altsyncram_dri1:auto_generated.address_b[3]
address_b[4] => altsyncram_dri1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dri1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_dri1:auto_generated.q_b[0]
q_b[1] <= altsyncram_dri1:auto_generated.q_b[1]
q_b[2] <= altsyncram_dri1:auto_generated.q_b[2]
q_b[3] <= altsyncram_dri1:auto_generated.q_b[3]
q_b[4] <= altsyncram_dri1:auto_generated.q_b[4]
q_b[5] <= altsyncram_dri1:auto_generated.q_b[5]
q_b[6] <= altsyncram_dri1:auto_generated.q_b[6]
q_b[7] <= altsyncram_dri1:auto_generated.q_b[7]
q_b[8] <= altsyncram_dri1:auto_generated.q_b[8]
q_b[9] <= altsyncram_dri1:auto_generated.q_b[9]
q_b[10] <= altsyncram_dri1:auto_generated.q_b[10]
q_b[11] <= altsyncram_dri1:auto_generated.q_b[11]
q_b[12] <= altsyncram_dri1:auto_generated.q_b[12]
q_b[13] <= altsyncram_dri1:auto_generated.q_b[13]
q_b[14] <= altsyncram_dri1:auto_generated.q_b[14]
q_b[15] <= altsyncram_dri1:auto_generated.q_b[15]
q_b[16] <= altsyncram_dri1:auto_generated.q_b[16]
q_b[17] <= altsyncram_dri1:auto_generated.q_b[17]
q_b[18] <= altsyncram_dri1:auto_generated.q_b[18]
q_b[19] <= altsyncram_dri1:auto_generated.q_b[19]
q_b[20] <= altsyncram_dri1:auto_generated.q_b[20]
q_b[21] <= altsyncram_dri1:auto_generated.q_b[21]
q_b[22] <= altsyncram_dri1:auto_generated.q_b[22]
q_b[23] <= altsyncram_dri1:auto_generated.q_b[23]
q_b[24] <= altsyncram_dri1:auto_generated.q_b[24]
q_b[25] <= altsyncram_dri1:auto_generated.q_b[25]
q_b[26] <= altsyncram_dri1:auto_generated.q_b[26]
q_b[27] <= altsyncram_dri1:auto_generated.q_b[27]
q_b[28] <= altsyncram_dri1:auto_generated.q_b[28]
q_b[29] <= altsyncram_dri1:auto_generated.q_b[29]
q_b[30] <= altsyncram_dri1:auto_generated.q_b[30]
q_b[31] <= altsyncram_dri1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_dri1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_dri1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dri1:auto_generated.data_a[0]
data_a[1] => altsyncram_dri1:auto_generated.data_a[1]
data_a[2] => altsyncram_dri1:auto_generated.data_a[2]
data_a[3] => altsyncram_dri1:auto_generated.data_a[3]
data_a[4] => altsyncram_dri1:auto_generated.data_a[4]
data_a[5] => altsyncram_dri1:auto_generated.data_a[5]
data_a[6] => altsyncram_dri1:auto_generated.data_a[6]
data_a[7] => altsyncram_dri1:auto_generated.data_a[7]
data_a[8] => altsyncram_dri1:auto_generated.data_a[8]
data_a[9] => altsyncram_dri1:auto_generated.data_a[9]
data_a[10] => altsyncram_dri1:auto_generated.data_a[10]
data_a[11] => altsyncram_dri1:auto_generated.data_a[11]
data_a[12] => altsyncram_dri1:auto_generated.data_a[12]
data_a[13] => altsyncram_dri1:auto_generated.data_a[13]
data_a[14] => altsyncram_dri1:auto_generated.data_a[14]
data_a[15] => altsyncram_dri1:auto_generated.data_a[15]
data_a[16] => altsyncram_dri1:auto_generated.data_a[16]
data_a[17] => altsyncram_dri1:auto_generated.data_a[17]
data_a[18] => altsyncram_dri1:auto_generated.data_a[18]
data_a[19] => altsyncram_dri1:auto_generated.data_a[19]
data_a[20] => altsyncram_dri1:auto_generated.data_a[20]
data_a[21] => altsyncram_dri1:auto_generated.data_a[21]
data_a[22] => altsyncram_dri1:auto_generated.data_a[22]
data_a[23] => altsyncram_dri1:auto_generated.data_a[23]
data_a[24] => altsyncram_dri1:auto_generated.data_a[24]
data_a[25] => altsyncram_dri1:auto_generated.data_a[25]
data_a[26] => altsyncram_dri1:auto_generated.data_a[26]
data_a[27] => altsyncram_dri1:auto_generated.data_a[27]
data_a[28] => altsyncram_dri1:auto_generated.data_a[28]
data_a[29] => altsyncram_dri1:auto_generated.data_a[29]
data_a[30] => altsyncram_dri1:auto_generated.data_a[30]
data_a[31] => altsyncram_dri1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_dri1:auto_generated.address_a[0]
address_a[1] => altsyncram_dri1:auto_generated.address_a[1]
address_a[2] => altsyncram_dri1:auto_generated.address_a[2]
address_a[3] => altsyncram_dri1:auto_generated.address_a[3]
address_a[4] => altsyncram_dri1:auto_generated.address_a[4]
address_b[0] => altsyncram_dri1:auto_generated.address_b[0]
address_b[1] => altsyncram_dri1:auto_generated.address_b[1]
address_b[2] => altsyncram_dri1:auto_generated.address_b[2]
address_b[3] => altsyncram_dri1:auto_generated.address_b[3]
address_b[4] => altsyncram_dri1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dri1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_dri1:auto_generated.q_b[0]
q_b[1] <= altsyncram_dri1:auto_generated.q_b[1]
q_b[2] <= altsyncram_dri1:auto_generated.q_b[2]
q_b[3] <= altsyncram_dri1:auto_generated.q_b[3]
q_b[4] <= altsyncram_dri1:auto_generated.q_b[4]
q_b[5] <= altsyncram_dri1:auto_generated.q_b[5]
q_b[6] <= altsyncram_dri1:auto_generated.q_b[6]
q_b[7] <= altsyncram_dri1:auto_generated.q_b[7]
q_b[8] <= altsyncram_dri1:auto_generated.q_b[8]
q_b[9] <= altsyncram_dri1:auto_generated.q_b[9]
q_b[10] <= altsyncram_dri1:auto_generated.q_b[10]
q_b[11] <= altsyncram_dri1:auto_generated.q_b[11]
q_b[12] <= altsyncram_dri1:auto_generated.q_b[12]
q_b[13] <= altsyncram_dri1:auto_generated.q_b[13]
q_b[14] <= altsyncram_dri1:auto_generated.q_b[14]
q_b[15] <= altsyncram_dri1:auto_generated.q_b[15]
q_b[16] <= altsyncram_dri1:auto_generated.q_b[16]
q_b[17] <= altsyncram_dri1:auto_generated.q_b[17]
q_b[18] <= altsyncram_dri1:auto_generated.q_b[18]
q_b[19] <= altsyncram_dri1:auto_generated.q_b[19]
q_b[20] <= altsyncram_dri1:auto_generated.q_b[20]
q_b[21] <= altsyncram_dri1:auto_generated.q_b[21]
q_b[22] <= altsyncram_dri1:auto_generated.q_b[22]
q_b[23] <= altsyncram_dri1:auto_generated.q_b[23]
q_b[24] <= altsyncram_dri1:auto_generated.q_b[24]
q_b[25] <= altsyncram_dri1:auto_generated.q_b[25]
q_b[26] <= altsyncram_dri1:auto_generated.q_b[26]
q_b[27] <= altsyncram_dri1:auto_generated.q_b[27]
q_b[28] <= altsyncram_dri1:auto_generated.q_b[28]
q_b[29] <= altsyncram_dri1:auto_generated.q_b[29]
q_b[30] <= altsyncram_dri1:auto_generated.q_b[30]
q_b[31] <= altsyncram_dri1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_dri1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst
avl_clk => avl_clk.IN1
avl_reset_n => sample_counter[0][0].ACLR
avl_reset_n => sample_counter[0][1].ACLR
avl_reset_n => sample_counter[0][2].ACLR
avl_reset_n => sample_counter[0][3].ACLR
avl_reset_n => sample_counter[0][4].ACLR
avl_reset_n => sample_counter[0][5].ACLR
avl_reset_n => sample_counter[0][6].ACLR
avl_reset_n => sample_counter[0][7].ACLR
avl_reset_n => sample_counter[0][8].ACLR
avl_reset_n => sample_counter[0][9].ACLR
avl_reset_n => sample_counter[0][10].ACLR
avl_reset_n => sample_counter[0][11].ACLR
avl_reset_n => sample_counter[0][12].ACLR
avl_reset_n => sample_counter[0][13].ACLR
avl_reset_n => sample_counter[1][0].ACLR
avl_reset_n => sample_counter[1][1].ACLR
avl_reset_n => sample_counter[1][2].ACLR
avl_reset_n => sample_counter[1][3].ACLR
avl_reset_n => sample_counter[1][4].ACLR
avl_reset_n => sample_counter[1][5].ACLR
avl_reset_n => sample_counter[1][6].ACLR
avl_reset_n => sample_counter[1][7].ACLR
avl_reset_n => sample_counter[1][8].ACLR
avl_reset_n => sample_counter[1][9].ACLR
avl_reset_n => sample_counter[1][10].ACLR
avl_reset_n => sample_counter[1][11].ACLR
avl_reset_n => sample_counter[1][12].ACLR
avl_reset_n => sample_counter[1][13].ACLR
avl_reset_n => sample_counter[2][0].ACLR
avl_reset_n => sample_counter[2][1].ACLR
avl_reset_n => sample_counter[2][2].ACLR
avl_reset_n => sample_counter[2][3].ACLR
avl_reset_n => sample_counter[2][4].ACLR
avl_reset_n => sample_counter[2][5].ACLR
avl_reset_n => sample_counter[2][6].ACLR
avl_reset_n => sample_counter[2][7].ACLR
avl_reset_n => sample_counter[2][8].ACLR
avl_reset_n => sample_counter[2][9].ACLR
avl_reset_n => sample_counter[2][10].ACLR
avl_reset_n => sample_counter[2][11].ACLR
avl_reset_n => sample_counter[2][12].ACLR
avl_reset_n => sample_counter[2][13].ACLR
avl_reset_n => sample_counter[3][0].ACLR
avl_reset_n => sample_counter[3][1].ACLR
avl_reset_n => sample_counter[3][2].ACLR
avl_reset_n => sample_counter[3][3].ACLR
avl_reset_n => sample_counter[3][4].ACLR
avl_reset_n => sample_counter[3][5].ACLR
avl_reset_n => sample_counter[3][6].ACLR
avl_reset_n => sample_counter[3][7].ACLR
avl_reset_n => sample_counter[3][8].ACLR
avl_reset_n => sample_counter[3][9].ACLR
avl_reset_n => sample_counter[3][10].ACLR
avl_reset_n => sample_counter[3][11].ACLR
avl_reset_n => sample_counter[3][12].ACLR
avl_reset_n => sample_counter[3][13].ACLR
avl_reset_n => avl_load_done_r.ACLR
avl_reset_n => avl_load_done.ACLR
avl_reset_n => avl_par_read.ACLR
avl_reset_n => parallel_rfile_addr[0].ACLR
avl_reset_n => parallel_rfile_addr[1].ACLR
avl_reset_n => parallel_rfile_addr[2].ACLR
avl_reset_n => parallel_rfile_addr[3].ACLR
avl_reset_n => parallel_rfile_addr[4].ACLR
avl_reset_n => parallel_rfile_addr[5].ACLR
avl_reset_n => avl_cmd_par_end.ACLR
avl_reset_n => avl_doing_scan.ACLR
avl_reset_n => avl_cmd_rfile_latency[0].ACLR
avl_reset_n => avl_cmd_rfile_latency[1].ACLR
avl_reset_n => avl_cmd_rfile_latency[2].ACLR
avl_reset_n => avl_waitrequest.IN1
avl_reset_n => avl_active_rank[0].ACLR
avl_reset_n => group_counter[0].ACLR
avl_reset_n => group_counter[1].ACLR
avl_reset_n => group_counter[2].ACLR
avl_reset_n => group_counter[3].ACLR
avl_reset_n => group_counter[4].ACLR
avl_reset_n => group_counter[5].ACLR
avl_reset_n => group_counter[6].ACLR
avl_reset_n => group_counter[7].ACLR
avl_reset_n => avl_cmd_trk_afi_end.ACLR
avl_reset_n => capture_strobe_tracking_r[0].ACLR
avl_reset_n => capture_strobe_tracking_r[1].ACLR
avl_reset_n => capture_strobe_tracking_r[2].ACLR
avl_reset_n => capture_strobe_tracking_r[3].ACLR
avl_reset_n => avl_cal_req_r3.ACLR
avl_reset_n => avl_init_req_r3.ACLR
avl_reset_n => avl_cal_req_r2.ACLR
avl_reset_n => avl_init_req_r2.ACLR
avl_reset_n => avl_cal_req_r.ACLR
avl_reset_n => avl_init_req_r.ACLR
avl_address[0] => write_addr[0].IN1
avl_address[1] => write_addr[1].IN1
avl_address[2] => Add0.IN8
avl_address[2] => Equal17.IN61
avl_address[2] => Equal19.IN61
avl_address[2] => Equal21.IN61
avl_address[2] => Equal23.IN61
avl_address[2] => scc_go_ena[2].DATAIN
avl_address[2] => Equal7.IN3
avl_address[3] => Add0.IN7
avl_address[3] => Equal17.IN60
avl_address[3] => Equal19.IN60
avl_address[3] => Equal21.IN60
avl_address[3] => Equal23.IN60
avl_address[3] => scc_go_ena[3].DATAIN
avl_address[3] => Equal7.IN2
avl_address[4] => Add0.IN6
avl_address[4] => avl_cmd_rank.IN1
avl_address[4] => Equal17.IN59
avl_address[4] => Equal19.IN59
avl_address[4] => Equal21.IN59
avl_address[4] => Equal23.IN59
avl_address[4] => Equal7.IN1
avl_address[5] => Add0.IN5
avl_address[5] => Equal17.IN58
avl_address[5] => Equal19.IN58
avl_address[5] => Equal21.IN58
avl_address[5] => Equal23.IN58
avl_address[5] => Equal7.IN0
avl_address[6] => Mux0.IN19
avl_address[6] => Mux1.IN19
avl_address[6] => Mux2.IN19
avl_address[6] => Mux3.IN19
avl_address[6] => Mux4.IN19
avl_address[6] => Mux5.IN19
avl_address[6] => Mux6.IN19
avl_address[6] => Mux7.IN19
avl_address[6] => Mux8.IN19
avl_address[6] => Mux9.IN19
avl_address[6] => Mux10.IN19
avl_address[6] => Mux11.IN19
avl_address[6] => Mux12.IN19
avl_address[6] => Mux13.IN19
avl_address[6] => Mux14.IN19
avl_address[6] => Mux15.IN19
avl_address[6] => Mux16.IN19
avl_address[6] => Mux17.IN19
avl_address[6] => Mux18.IN19
avl_address[6] => Mux19.IN19
avl_address[6] => Mux20.IN19
avl_address[6] => Mux21.IN19
avl_address[6] => Mux22.IN19
avl_address[6] => Mux23.IN19
avl_address[6] => Mux24.IN19
avl_address[6] => Mux25.IN19
avl_address[6] => Mux26.IN19
avl_address[6] => Mux27.IN19
avl_address[6] => Mux28.IN19
avl_address[6] => Mux29.IN19
avl_address[6] => Mux30.IN19
avl_address[6] => Mux31.IN19
avl_address[6] => Mux32.IN19
avl_address[6] => Mux33.IN19
avl_address[6] => Mux34.IN19
avl_address[6] => Mux35.IN19
avl_address[6] => Mux36.IN19
avl_address[6] => Equal0.IN2
avl_address[6] => Equal1.IN3
avl_address[6] => Equal3.IN3
avl_address[6] => Equal4.IN2
avl_address[6] => Equal5.IN3
avl_address[6] => Equal8.IN3
avl_address[7] => Mux0.IN18
avl_address[7] => Mux1.IN18
avl_address[7] => Mux2.IN18
avl_address[7] => Mux3.IN18
avl_address[7] => Mux4.IN18
avl_address[7] => Mux5.IN18
avl_address[7] => Mux6.IN18
avl_address[7] => Mux7.IN18
avl_address[7] => Mux8.IN18
avl_address[7] => Mux9.IN18
avl_address[7] => Mux10.IN18
avl_address[7] => Mux11.IN18
avl_address[7] => Mux12.IN18
avl_address[7] => Mux13.IN18
avl_address[7] => Mux14.IN18
avl_address[7] => Mux15.IN18
avl_address[7] => Mux16.IN18
avl_address[7] => Mux17.IN18
avl_address[7] => Mux18.IN18
avl_address[7] => Mux19.IN18
avl_address[7] => Mux20.IN18
avl_address[7] => Mux21.IN18
avl_address[7] => Mux22.IN18
avl_address[7] => Mux23.IN18
avl_address[7] => Mux24.IN18
avl_address[7] => Mux25.IN18
avl_address[7] => Mux26.IN18
avl_address[7] => Mux27.IN18
avl_address[7] => Mux28.IN18
avl_address[7] => Mux29.IN18
avl_address[7] => Mux30.IN18
avl_address[7] => Mux31.IN18
avl_address[7] => Mux32.IN18
avl_address[7] => Mux33.IN18
avl_address[7] => Mux34.IN18
avl_address[7] => Mux35.IN18
avl_address[7] => Mux36.IN18
avl_address[7] => Equal0.IN1
avl_address[7] => Equal1.IN1
avl_address[7] => Equal2.IN2
avl_address[7] => Equal3.IN2
avl_address[7] => Equal4.IN3
avl_address[7] => Equal5.IN2
avl_address[7] => Equal8.IN2
avl_address[8] => Mux0.IN17
avl_address[8] => Mux1.IN17
avl_address[8] => Mux2.IN17
avl_address[8] => Mux3.IN17
avl_address[8] => Mux4.IN17
avl_address[8] => Mux5.IN17
avl_address[8] => Mux6.IN17
avl_address[8] => Mux7.IN17
avl_address[8] => Mux8.IN17
avl_address[8] => Mux9.IN17
avl_address[8] => Mux10.IN17
avl_address[8] => Mux11.IN17
avl_address[8] => Mux12.IN17
avl_address[8] => Mux13.IN17
avl_address[8] => Mux14.IN17
avl_address[8] => Mux15.IN17
avl_address[8] => Mux16.IN17
avl_address[8] => Mux17.IN17
avl_address[8] => Mux18.IN17
avl_address[8] => Mux19.IN17
avl_address[8] => Mux20.IN17
avl_address[8] => Mux21.IN17
avl_address[8] => Mux22.IN17
avl_address[8] => Mux23.IN17
avl_address[8] => Mux24.IN17
avl_address[8] => Mux25.IN17
avl_address[8] => Mux26.IN17
avl_address[8] => Mux27.IN17
avl_address[8] => Mux28.IN17
avl_address[8] => Mux29.IN17
avl_address[8] => Mux30.IN17
avl_address[8] => Mux31.IN17
avl_address[8] => Mux32.IN17
avl_address[8] => Mux33.IN17
avl_address[8] => Mux34.IN17
avl_address[8] => Mux35.IN17
avl_address[8] => Mux36.IN17
avl_address[8] => Equal0.IN0
avl_address[8] => Equal1.IN2
avl_address[8] => Equal2.IN1
avl_address[8] => Equal3.IN1
avl_address[8] => Equal4.IN1
avl_address[8] => Equal5.IN1
avl_address[8] => Equal8.IN1
avl_address[9] => Mux0.IN16
avl_address[9] => Mux1.IN16
avl_address[9] => Mux2.IN16
avl_address[9] => Mux3.IN16
avl_address[9] => Mux4.IN16
avl_address[9] => Mux5.IN16
avl_address[9] => Mux6.IN16
avl_address[9] => Mux7.IN16
avl_address[9] => Mux8.IN16
avl_address[9] => Mux9.IN16
avl_address[9] => Mux10.IN16
avl_address[9] => Mux11.IN16
avl_address[9] => Mux12.IN16
avl_address[9] => Mux13.IN16
avl_address[9] => Mux14.IN16
avl_address[9] => Mux15.IN16
avl_address[9] => Mux16.IN16
avl_address[9] => Mux17.IN16
avl_address[9] => Mux18.IN16
avl_address[9] => Mux19.IN16
avl_address[9] => Mux20.IN16
avl_address[9] => Mux21.IN16
avl_address[9] => Mux22.IN16
avl_address[9] => Mux23.IN16
avl_address[9] => Mux24.IN16
avl_address[9] => Mux25.IN16
avl_address[9] => Mux26.IN16
avl_address[9] => Mux27.IN16
avl_address[9] => Mux28.IN16
avl_address[9] => Mux29.IN16
avl_address[9] => Mux30.IN16
avl_address[9] => Mux31.IN16
avl_address[9] => Mux32.IN16
avl_address[9] => Mux33.IN16
avl_address[9] => Mux34.IN16
avl_address[9] => Mux35.IN16
avl_address[9] => Mux36.IN16
avl_address[9] => avl_cmd_rfile_group_not_io.IN1
avl_address[9] => Equal0.IN3
avl_address[9] => Equal1.IN0
avl_address[9] => Equal2.IN0
avl_address[9] => Equal3.IN0
avl_address[9] => Equal4.IN0
avl_address[9] => Equal5.IN0
avl_address[9] => Equal8.IN0
avl_address[10] => avl_cmd_parallel_scan.IN1
avl_address[11] => ~NO_FANOUT~
avl_address[12] => ~NO_FANOUT~
avl_write => avl_cmd_parallel_scan.IN1
avl_write => avl_waitrequest.IN0
avl_write => always2.IN1
avl_write => write_en_sr0.IN1
avl_write => always5.IN1
avl_write => always15.IN1
avl_write => avl_cmd_do_sample.IN1
avl_writedata[0] => avl_cmd_scan_addr.DATAA
avl_writedata[0] => datain.IN1
avl_writedata[0] => Equal18.IN63
avl_writedata[0] => Equal20.IN63
avl_writedata[0] => Equal22.IN63
avl_writedata[0] => Equal24.IN63
avl_writedata[0] => sample_counter.DATAB
avl_writedata[0] => sample_counter.DATAB
avl_writedata[0] => sample_counter.DATAB
avl_writedata[0] => sample_counter.DATAB
avl_writedata[0] => scc_ena_addr[0].DATAIN
avl_writedata[0] => Equal6.IN7
avl_writedata[0] => Equal25.IN7
avl_writedata[0] => avl_active_rank[0].DATAIN
avl_writedata[0] => group_counter[0].DATAIN
avl_writedata[1] => avl_cmd_scan_addr.DATAA
avl_writedata[1] => datain.IN1
avl_writedata[1] => Equal18.IN62
avl_writedata[1] => Equal20.IN62
avl_writedata[1] => Equal22.IN62
avl_writedata[1] => Equal24.IN62
avl_writedata[1] => sample_counter.DATAB
avl_writedata[1] => sample_counter.DATAB
avl_writedata[1] => sample_counter.DATAB
avl_writedata[1] => sample_counter.DATAB
avl_writedata[1] => scc_ena_addr[1].DATAIN
avl_writedata[1] => Equal6.IN6
avl_writedata[1] => Equal25.IN6
avl_writedata[1] => group_counter[1].DATAIN
avl_writedata[2] => avl_cmd_scan_addr.DATAA
avl_writedata[2] => datain.IN1
avl_writedata[2] => Equal18.IN61
avl_writedata[2] => Equal20.IN61
avl_writedata[2] => Equal22.IN61
avl_writedata[2] => Equal24.IN61
avl_writedata[2] => sample_counter.DATAB
avl_writedata[2] => sample_counter.DATAB
avl_writedata[2] => sample_counter.DATAB
avl_writedata[2] => sample_counter.DATAB
avl_writedata[2] => scc_ena_addr[2].DATAIN
avl_writedata[2] => Equal6.IN5
avl_writedata[2] => Equal25.IN5
avl_writedata[2] => group_counter[2].DATAIN
avl_writedata[3] => avl_cmd_scan_addr.DATAA
avl_writedata[3] => datain.IN1
avl_writedata[3] => Equal18.IN60
avl_writedata[3] => Equal20.IN60
avl_writedata[3] => Equal22.IN60
avl_writedata[3] => Equal24.IN60
avl_writedata[3] => sample_counter.DATAB
avl_writedata[3] => sample_counter.DATAB
avl_writedata[3] => sample_counter.DATAB
avl_writedata[3] => sample_counter.DATAB
avl_writedata[3] => scc_ena_addr[3].DATAIN
avl_writedata[3] => Equal6.IN4
avl_writedata[3] => Equal25.IN4
avl_writedata[3] => group_counter[3].DATAIN
avl_writedata[4] => avl_cmd_scan_addr.DATAA
avl_writedata[4] => datain.IN1
avl_writedata[4] => Equal18.IN59
avl_writedata[4] => Equal20.IN59
avl_writedata[4] => Equal22.IN59
avl_writedata[4] => Equal24.IN59
avl_writedata[4] => sample_counter.DATAB
avl_writedata[4] => sample_counter.DATAB
avl_writedata[4] => sample_counter.DATAB
avl_writedata[4] => sample_counter.DATAB
avl_writedata[4] => scc_ena_addr[4].DATAIN
avl_writedata[4] => Equal6.IN3
avl_writedata[4] => Equal25.IN3
avl_writedata[4] => group_counter[4].DATAIN
avl_writedata[5] => avl_cmd_scan_addr.DATAA
avl_writedata[5] => Equal18.IN58
avl_writedata[5] => Equal20.IN58
avl_writedata[5] => Equal22.IN58
avl_writedata[5] => Equal24.IN58
avl_writedata[5] => sample_counter.DATAB
avl_writedata[5] => sample_counter.DATAB
avl_writedata[5] => sample_counter.DATAB
avl_writedata[5] => sample_counter.DATAB
avl_writedata[5] => scc_ena_addr[5].DATAIN
avl_writedata[5] => Equal6.IN2
avl_writedata[5] => Equal25.IN2
avl_writedata[5] => group_counter[5].DATAIN
avl_writedata[6] => Equal18.IN57
avl_writedata[6] => Equal20.IN57
avl_writedata[6] => Equal22.IN57
avl_writedata[6] => Equal24.IN57
avl_writedata[6] => sample_counter.DATAB
avl_writedata[6] => sample_counter.DATAB
avl_writedata[6] => sample_counter.DATAB
avl_writedata[6] => sample_counter.DATAB
avl_writedata[6] => scc_ena_addr[6].DATAIN
avl_writedata[6] => Equal6.IN1
avl_writedata[6] => Equal25.IN1
avl_writedata[6] => group_counter[6].DATAIN
avl_writedata[7] => Equal18.IN56
avl_writedata[7] => Equal20.IN56
avl_writedata[7] => Equal22.IN56
avl_writedata[7] => Equal24.IN56
avl_writedata[7] => sample_counter.DATAB
avl_writedata[7] => sample_counter.DATAB
avl_writedata[7] => sample_counter.DATAB
avl_writedata[7] => sample_counter.DATAB
avl_writedata[7] => scc_ena_addr[7].DATAIN
avl_writedata[7] => Equal6.IN0
avl_writedata[7] => Equal25.IN0
avl_writedata[7] => group_counter[7].DATAIN
avl_writedata[8] => sample_counter.DATAB
avl_writedata[8] => sample_counter.DATAB
avl_writedata[8] => sample_counter.DATAB
avl_writedata[8] => sample_counter.DATAB
avl_writedata[9] => sample_counter.DATAB
avl_writedata[9] => sample_counter.DATAB
avl_writedata[9] => sample_counter.DATAB
avl_writedata[9] => sample_counter.DATAB
avl_writedata[10] => sample_counter.DATAB
avl_writedata[10] => sample_counter.DATAB
avl_writedata[10] => sample_counter.DATAB
avl_writedata[10] => sample_counter.DATAB
avl_writedata[11] => sample_counter.DATAB
avl_writedata[11] => sample_counter.DATAB
avl_writedata[11] => sample_counter.DATAB
avl_writedata[11] => sample_counter.DATAB
avl_writedata[12] => sample_counter.DATAB
avl_writedata[12] => sample_counter.DATAB
avl_writedata[12] => sample_counter.DATAB
avl_writedata[12] => sample_counter.DATAB
avl_writedata[13] => sample_counter.DATAB
avl_writedata[13] => sample_counter.DATAB
avl_writedata[13] => sample_counter.DATAB
avl_writedata[13] => sample_counter.DATAB
avl_writedata[14] => ~NO_FANOUT~
avl_writedata[15] => ~NO_FANOUT~
avl_writedata[16] => ~NO_FANOUT~
avl_writedata[17] => ~NO_FANOUT~
avl_writedata[18] => ~NO_FANOUT~
avl_writedata[19] => ~NO_FANOUT~
avl_writedata[20] => ~NO_FANOUT~
avl_writedata[21] => ~NO_FANOUT~
avl_writedata[22] => ~NO_FANOUT~
avl_writedata[23] => ~NO_FANOUT~
avl_writedata[24] => ~NO_FANOUT~
avl_writedata[25] => ~NO_FANOUT~
avl_writedata[26] => ~NO_FANOUT~
avl_writedata[27] => ~NO_FANOUT~
avl_writedata[28] => ~NO_FANOUT~
avl_writedata[29] => ~NO_FANOUT~
avl_writedata[30] => ~NO_FANOUT~
avl_writedata[31] => ~NO_FANOUT~
avl_read => avl_waitrequest.IN1
avl_readdata[0] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[1] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[2] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[3] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[4] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[5] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[6] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[7] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[8] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[9] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[10] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[11] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[12] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[13] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[14] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[15] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[16] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[17] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[18] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[19] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[20] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[21] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[22] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[23] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[24] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[25] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[26] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[27] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[28] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[29] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[30] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[31] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_waitrequest <= avl_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
scc_reset_n => scc_reset_n.IN1
scc_clk => scc_clk.IN1
scc_data[0] <= scc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_ena[0] <= scc_dqs_ena[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_ena[1] <= scc_dqs_ena[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_ena[2] <= scc_dqs_ena[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_ena[3] <= scc_dqs_ena[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_io_ena[0] <= scc_dqs_io_ena[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_io_ena[1] <= scc_dqs_io_ena[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_io_ena[2] <= scc_dqs_io_ena[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_io_ena[3] <= scc_dqs_io_ena[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[0] <= scc_dq_ena[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[1] <= scc_dq_ena[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[2] <= scc_dq_ena[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[3] <= scc_dq_ena[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[4] <= scc_dq_ena[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[5] <= scc_dq_ena[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[6] <= scc_dq_ena[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[7] <= scc_dq_ena[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[8] <= scc_dq_ena[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[9] <= scc_dq_ena[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[10] <= scc_dq_ena[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[11] <= scc_dq_ena[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[12] <= scc_dq_ena[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[13] <= scc_dq_ena[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[14] <= scc_dq_ena[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[15] <= scc_dq_ena[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[16] <= scc_dq_ena[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[17] <= scc_dq_ena[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[18] <= scc_dq_ena[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[19] <= scc_dq_ena[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[20] <= scc_dq_ena[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[21] <= scc_dq_ena[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[22] <= scc_dq_ena[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[23] <= scc_dq_ena[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[24] <= scc_dq_ena[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[25] <= scc_dq_ena[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[26] <= scc_dq_ena[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[27] <= scc_dq_ena[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[28] <= scc_dq_ena[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[29] <= scc_dq_ena[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[30] <= scc_dq_ena[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[31] <= scc_dq_ena[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dm_ena[0] <= scc_dm_ena[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dm_ena[1] <= scc_dm_ena[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dm_ena[2] <= scc_dm_ena[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dm_ena[3] <= scc_dm_ena[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_upd[0] <= scc_upd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_sr_dqsenable_delayctrl[0] <= <GND>
scc_sr_dqsenable_delayctrl[1] <= <GND>
scc_sr_dqsenable_delayctrl[2] <= <GND>
scc_sr_dqsenable_delayctrl[3] <= <GND>
scc_sr_dqsenable_delayctrl[4] <= <GND>
scc_sr_dqsenable_delayctrl[5] <= <GND>
scc_sr_dqsenable_delayctrl[6] <= <GND>
scc_sr_dqsenable_delayctrl[7] <= <GND>
scc_sr_dqsdisablen_delayctrl[0] <= <GND>
scc_sr_dqsdisablen_delayctrl[1] <= <GND>
scc_sr_dqsdisablen_delayctrl[2] <= <GND>
scc_sr_dqsdisablen_delayctrl[3] <= <GND>
scc_sr_dqsdisablen_delayctrl[4] <= <GND>
scc_sr_dqsdisablen_delayctrl[5] <= <GND>
scc_sr_dqsdisablen_delayctrl[6] <= <GND>
scc_sr_dqsdisablen_delayctrl[7] <= <GND>
scc_sr_multirank_delayctrl[0] <= <GND>
scc_sr_multirank_delayctrl[1] <= <GND>
scc_sr_multirank_delayctrl[2] <= <GND>
scc_sr_multirank_delayctrl[3] <= <GND>
scc_sr_multirank_delayctrl[4] <= <GND>
scc_sr_multirank_delayctrl[5] <= <GND>
scc_sr_multirank_delayctrl[6] <= <GND>
scc_sr_multirank_delayctrl[7] <= <GND>
capture_strobe_tracking[0] => capture_strobe_tracking_r[0].DATAIN
capture_strobe_tracking[1] => capture_strobe_tracking_r[1].DATAIN
capture_strobe_tracking[2] => capture_strobe_tracking_r[2].DATAIN
capture_strobe_tracking[3] => capture_strobe_tracking_r[3].DATAIN
afi_init_req => avl_init_req_r.DATAIN
afi_cal_req => avl_cal_req_r.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altdpram:altdpram_component.q
q[1] <= altdpram:altdpram_component.q
q[2] <= altdpram:altdpram_component.q
q[3] <= altdpram:altdpram_component.q
q[4] <= altdpram:altdpram_component.q
q[5] <= altdpram:altdpram_component.q
q[6] <= altdpram:altdpram_component.q
q[7] <= altdpram:altdpram_component.q
q[8] <= altdpram:altdpram_component.q
q[9] <= altdpram:altdpram_component.q
q[10] <= altdpram:altdpram_component.q
q[11] <= altdpram:altdpram_component.q
q[12] <= altdpram:altdpram_component.q
q[13] <= altdpram:altdpram_component.q
q[14] <= altdpram:altdpram_component.q
q[15] <= altdpram:altdpram_component.q
q[16] <= altdpram:altdpram_component.q
q[17] <= altdpram:altdpram_component.q
q[18] <= altdpram:altdpram_component.q


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component
wren => dpram_b3s1:auto_generated.wren
data[0] => dpram_b3s1:auto_generated.data[0]
data[1] => dpram_b3s1:auto_generated.data[1]
data[2] => dpram_b3s1:auto_generated.data[2]
data[3] => dpram_b3s1:auto_generated.data[3]
data[4] => dpram_b3s1:auto_generated.data[4]
data[5] => dpram_b3s1:auto_generated.data[5]
data[6] => dpram_b3s1:auto_generated.data[6]
data[7] => dpram_b3s1:auto_generated.data[7]
data[8] => dpram_b3s1:auto_generated.data[8]
data[9] => dpram_b3s1:auto_generated.data[9]
data[10] => dpram_b3s1:auto_generated.data[10]
data[11] => dpram_b3s1:auto_generated.data[11]
data[12] => dpram_b3s1:auto_generated.data[12]
data[13] => dpram_b3s1:auto_generated.data[13]
data[14] => dpram_b3s1:auto_generated.data[14]
data[15] => dpram_b3s1:auto_generated.data[15]
data[16] => dpram_b3s1:auto_generated.data[16]
data[17] => dpram_b3s1:auto_generated.data[17]
data[18] => dpram_b3s1:auto_generated.data[18]
wraddress[0] => dpram_b3s1:auto_generated.wraddress[0]
wraddress[1] => dpram_b3s1:auto_generated.wraddress[1]
wraddress[2] => dpram_b3s1:auto_generated.wraddress[2]
wraddress[3] => dpram_b3s1:auto_generated.wraddress[3]
wraddress[4] => dpram_b3s1:auto_generated.wraddress[4]
wraddress[5] => dpram_b3s1:auto_generated.wraddress[5]
inclock => dpram_b3s1:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_b3s1:auto_generated.rdaddress[0]
rdaddress[1] => dpram_b3s1:auto_generated.rdaddress[1]
rdaddress[2] => dpram_b3s1:auto_generated.rdaddress[2]
rdaddress[3] => dpram_b3s1:auto_generated.rdaddress[3]
rdaddress[4] => dpram_b3s1:auto_generated.rdaddress[4]
rdaddress[5] => dpram_b3s1:auto_generated.rdaddress[5]
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_b3s1:auto_generated.q[0]
q[1] <= dpram_b3s1:auto_generated.q[1]
q[2] <= dpram_b3s1:auto_generated.q[2]
q[3] <= dpram_b3s1:auto_generated.q[3]
q[4] <= dpram_b3s1:auto_generated.q[4]
q[5] <= dpram_b3s1:auto_generated.q[5]
q[6] <= dpram_b3s1:auto_generated.q[6]
q[7] <= dpram_b3s1:auto_generated.q[7]
q[8] <= dpram_b3s1:auto_generated.q[8]
q[9] <= dpram_b3s1:auto_generated.q[9]
q[10] <= dpram_b3s1:auto_generated.q[10]
q[11] <= dpram_b3s1:auto_generated.q[11]
q[12] <= dpram_b3s1:auto_generated.q[12]
q[13] <= dpram_b3s1:auto_generated.q[13]
q[14] <= dpram_b3s1:auto_generated.q[14]
q[15] <= dpram_b3s1:auto_generated.q[15]
q[16] <= dpram_b3s1:auto_generated.q[16]
q[17] <= dpram_b3s1:auto_generated.q[17]
q[18] <= dpram_b3s1:auto_generated.q[18]


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_b3s1:auto_generated
data[0] => lutrama0.PORTADATAIN
data[0] => lutrama19.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[1] => lutrama20.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[2] => lutrama21.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[3] => lutrama22.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[4] => lutrama23.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[5] => lutrama24.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[6] => lutrama25.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[7] => lutrama26.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[8] => lutrama27.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[9] => lutrama28.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[10] => lutrama29.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[11] => lutrama30.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[12] => lutrama31.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[13] => lutrama32.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[14] => lutrama33.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[15] => lutrama34.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[16] => lutrama35.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[17] => lutrama36.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[18] => lutrama37.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
inclock => lutrama32.CLK0
inclock => lutrama33.CLK0
inclock => lutrama34.CLK0
inclock => lutrama35.CLK0
inclock => lutrama36.CLK0
inclock => lutrama37.CLK0
q[0] <= dataout_wire[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_wire[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_wire[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_wire[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_wire[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_wire[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_wire[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_wire[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_wire[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_wire[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_wire[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_wire[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_wire[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_wire[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_wire[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_wire[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_wire[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_wire[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_wire[18].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[0] => lutrama32.PORTBADDR
rdaddress[0] => lutrama33.PORTBADDR
rdaddress[0] => lutrama34.PORTBADDR
rdaddress[0] => lutrama35.PORTBADDR
rdaddress[0] => lutrama36.PORTBADDR
rdaddress[0] => lutrama37.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[1] => lutrama32.PORTBADDR1
rdaddress[1] => lutrama33.PORTBADDR1
rdaddress[1] => lutrama34.PORTBADDR1
rdaddress[1] => lutrama35.PORTBADDR1
rdaddress[1] => lutrama36.PORTBADDR1
rdaddress[1] => lutrama37.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[2] => lutrama32.PORTBADDR2
rdaddress[2] => lutrama33.PORTBADDR2
rdaddress[2] => lutrama34.PORTBADDR2
rdaddress[2] => lutrama35.PORTBADDR2
rdaddress[2] => lutrama36.PORTBADDR2
rdaddress[2] => lutrama37.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[3] => lutrama32.PORTBADDR3
rdaddress[3] => lutrama33.PORTBADDR3
rdaddress[3] => lutrama34.PORTBADDR3
rdaddress[3] => lutrama35.PORTBADDR3
rdaddress[3] => lutrama36.PORTBADDR3
rdaddress[3] => lutrama37.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
rdaddress[4] => lutrama32.PORTBADDR4
rdaddress[4] => lutrama33.PORTBADDR4
rdaddress[4] => lutrama34.PORTBADDR4
rdaddress[4] => lutrama35.PORTBADDR4
rdaddress[4] => lutrama36.PORTBADDR4
rdaddress[4] => lutrama37.PORTBADDR4
rdaddress[5] => mux_7hb:rd_mux.sel[0]
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[0] => lutrama32.PORTAADDR
wraddress[0] => lutrama33.PORTAADDR
wraddress[0] => lutrama34.PORTAADDR
wraddress[0] => lutrama35.PORTAADDR
wraddress[0] => lutrama36.PORTAADDR
wraddress[0] => lutrama37.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[1] => lutrama32.PORTAADDR1
wraddress[1] => lutrama33.PORTAADDR1
wraddress[1] => lutrama34.PORTAADDR1
wraddress[1] => lutrama35.PORTAADDR1
wraddress[1] => lutrama36.PORTAADDR1
wraddress[1] => lutrama37.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[2] => lutrama32.PORTAADDR2
wraddress[2] => lutrama33.PORTAADDR2
wraddress[2] => lutrama34.PORTAADDR2
wraddress[2] => lutrama35.PORTAADDR2
wraddress[2] => lutrama36.PORTAADDR2
wraddress[2] => lutrama37.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[3] => lutrama32.PORTAADDR3
wraddress[3] => lutrama33.PORTAADDR3
wraddress[3] => lutrama34.PORTAADDR3
wraddress[3] => lutrama35.PORTAADDR3
wraddress[3] => lutrama36.PORTAADDR3
wraddress[3] => lutrama37.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wraddress[4] => lutrama32.PORTAADDR4
wraddress[4] => lutrama33.PORTAADDR4
wraddress[4] => lutrama34.PORTAADDR4
wraddress[4] => lutrama35.PORTAADDR4
wraddress[4] => lutrama36.PORTAADDR4
wraddress[4] => lutrama37.PORTAADDR4
wraddress[5] => decode_5la:wr_decode.data[0]
wren => decode_5la:wr_decode.enable


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_b3s1:auto_generated|decode_5la:wr_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_b3s1:auto_generated|mux_7hb:rd_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w0_n0_mux_dataout.IN1
data[20] => l1_w1_n0_mux_dataout.IN1
data[21] => l1_w2_n0_mux_dataout.IN1
data[22] => l1_w3_n0_mux_dataout.IN1
data[23] => l1_w4_n0_mux_dataout.IN1
data[24] => l1_w5_n0_mux_dataout.IN1
data[25] => l1_w6_n0_mux_dataout.IN1
data[26] => l1_w7_n0_mux_dataout.IN1
data[27] => l1_w8_n0_mux_dataout.IN1
data[28] => l1_w9_n0_mux_dataout.IN1
data[29] => l1_w10_n0_mux_dataout.IN1
data[30] => l1_w11_n0_mux_dataout.IN1
data[31] => l1_w12_n0_mux_dataout.IN1
data[32] => l1_w13_n0_mux_dataout.IN1
data[33] => l1_w14_n0_mux_dataout.IN1
data[34] => l1_w15_n0_mux_dataout.IN1
data[35] => l1_w16_n0_mux_dataout.IN1
data[36] => l1_w17_n0_mux_dataout.IN1
data[37] => l1_w18_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper
reset_n_scc_clk => scc_dqs_cfg[0]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[1]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[2]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[3]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[4]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[5]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[6]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[7]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[8]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[9]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[10]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[11]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[12]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[13]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[14]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[15]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[16]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[17]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[18]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[19]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[20]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[21]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[22]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[23]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[24]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[25]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[26]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[27]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[28]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[29]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[0]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[1]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[2]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[3]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[4]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[5]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[6]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[7]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[8]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[9]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[10]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[11]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[12]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[13]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[14]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[15]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[16]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[17]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[18]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[19]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[20]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[21]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[22]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[23]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[24]~reg0.ACLR
scc_clk => scc_dqs_cfg[0]~reg0.CLK
scc_clk => scc_dqs_cfg[1]~reg0.CLK
scc_clk => scc_dqs_cfg[2]~reg0.CLK
scc_clk => scc_dqs_cfg[3]~reg0.CLK
scc_clk => scc_dqs_cfg[4]~reg0.CLK
scc_clk => scc_dqs_cfg[5]~reg0.CLK
scc_clk => scc_dqs_cfg[6]~reg0.CLK
scc_clk => scc_dqs_cfg[7]~reg0.CLK
scc_clk => scc_dqs_cfg[8]~reg0.CLK
scc_clk => scc_dqs_cfg[9]~reg0.CLK
scc_clk => scc_dqs_cfg[10]~reg0.CLK
scc_clk => scc_dqs_cfg[11]~reg0.CLK
scc_clk => scc_dqs_cfg[12]~reg0.CLK
scc_clk => scc_dqs_cfg[13]~reg0.CLK
scc_clk => scc_dqs_cfg[14]~reg0.CLK
scc_clk => scc_dqs_cfg[15]~reg0.CLK
scc_clk => scc_dqs_cfg[16]~reg0.CLK
scc_clk => scc_dqs_cfg[17]~reg0.CLK
scc_clk => scc_dqs_cfg[18]~reg0.CLK
scc_clk => scc_dqs_cfg[19]~reg0.CLK
scc_clk => scc_dqs_cfg[20]~reg0.CLK
scc_clk => scc_dqs_cfg[21]~reg0.CLK
scc_clk => scc_dqs_cfg[22]~reg0.CLK
scc_clk => scc_dqs_cfg[23]~reg0.CLK
scc_clk => scc_dqs_cfg[24]~reg0.CLK
scc_clk => scc_dqs_cfg[25]~reg0.CLK
scc_clk => scc_dqs_cfg[26]~reg0.CLK
scc_clk => scc_dqs_cfg[27]~reg0.CLK
scc_clk => scc_dqs_cfg[28]~reg0.CLK
scc_clk => scc_dqs_cfg[29]~reg0.CLK
scc_clk => scc_io_cfg[0]~reg0.CLK
scc_clk => scc_io_cfg[1]~reg0.CLK
scc_clk => scc_io_cfg[2]~reg0.CLK
scc_clk => scc_io_cfg[3]~reg0.CLK
scc_clk => scc_io_cfg[4]~reg0.CLK
scc_clk => scc_io_cfg[5]~reg0.CLK
scc_clk => scc_io_cfg[6]~reg0.CLK
scc_clk => scc_io_cfg[7]~reg0.CLK
scc_clk => scc_io_cfg[8]~reg0.CLK
scc_clk => scc_io_cfg[9]~reg0.CLK
scc_clk => scc_io_cfg[10]~reg0.CLK
scc_clk => scc_io_cfg[11]~reg0.CLK
scc_clk => scc_io_cfg[12]~reg0.CLK
scc_clk => scc_io_cfg[13]~reg0.CLK
scc_clk => scc_io_cfg[14]~reg0.CLK
scc_clk => scc_io_cfg[15]~reg0.CLK
scc_clk => scc_io_cfg[16]~reg0.CLK
scc_clk => scc_io_cfg[17]~reg0.CLK
scc_clk => scc_io_cfg[18]~reg0.CLK
scc_clk => scc_io_cfg[19]~reg0.CLK
scc_clk => scc_io_cfg[20]~reg0.CLK
scc_clk => scc_io_cfg[21]~reg0.CLK
scc_clk => scc_io_cfg[22]~reg0.CLK
scc_clk => scc_io_cfg[23]~reg0.CLK
scc_clk => scc_io_cfg[24]~reg0.CLK
scc_dataout[0] => ShiftRight0.IN51
scc_dataout[0] => ShiftRight1.IN51
scc_dataout[0] => ShiftRight2.IN51
scc_dataout[0] => ShiftRight3.IN51
scc_dataout[0] => ShiftRight4.IN51
scc_dataout[0] => ShiftRight5.IN51
scc_dataout[0] => ShiftRight6.IN51
scc_dataout[0] => ShiftRight7.IN51
scc_dataout[1] => ShiftRight0.IN50
scc_dataout[1] => ShiftRight1.IN50
scc_dataout[1] => ShiftRight2.IN50
scc_dataout[1] => ShiftRight3.IN50
scc_dataout[1] => ShiftRight4.IN50
scc_dataout[1] => ShiftRight5.IN50
scc_dataout[1] => ShiftRight6.IN50
scc_dataout[1] => ShiftRight7.IN50
scc_dataout[2] => ShiftRight0.IN49
scc_dataout[2] => ShiftRight1.IN49
scc_dataout[2] => ShiftRight2.IN49
scc_dataout[2] => ShiftRight3.IN49
scc_dataout[2] => ShiftRight4.IN49
scc_dataout[2] => ShiftRight5.IN49
scc_dataout[2] => ShiftRight6.IN49
scc_dataout[2] => ShiftRight7.IN49
scc_dataout[3] => ShiftRight0.IN48
scc_dataout[3] => ShiftRight1.IN48
scc_dataout[3] => ShiftRight2.IN48
scc_dataout[3] => ShiftRight3.IN48
scc_dataout[3] => ShiftRight4.IN48
scc_dataout[3] => ShiftRight5.IN48
scc_dataout[3] => ShiftRight6.IN48
scc_dataout[3] => ShiftRight7.IN48
scc_dataout[4] => ShiftRight0.IN47
scc_dataout[4] => ShiftRight1.IN47
scc_dataout[4] => ShiftRight2.IN47
scc_dataout[4] => ShiftRight3.IN47
scc_dataout[4] => ShiftRight4.IN47
scc_dataout[4] => ShiftRight5.IN47
scc_dataout[4] => ShiftRight6.IN47
scc_dataout[4] => ShiftRight7.IN47
scc_dataout[5] => ShiftRight0.IN46
scc_dataout[5] => ShiftRight1.IN46
scc_dataout[5] => ShiftRight2.IN46
scc_dataout[5] => ShiftRight3.IN46
scc_dataout[5] => ShiftRight4.IN46
scc_dataout[5] => ShiftRight5.IN46
scc_dataout[5] => ShiftRight6.IN46
scc_dataout[5] => ShiftRight7.IN46
scc_dataout[6] => ShiftRight0.IN45
scc_dataout[6] => ShiftRight1.IN45
scc_dataout[6] => ShiftRight2.IN45
scc_dataout[6] => ShiftRight3.IN45
scc_dataout[6] => ShiftRight4.IN45
scc_dataout[6] => ShiftRight5.IN45
scc_dataout[6] => ShiftRight6.IN45
scc_dataout[6] => ShiftRight7.IN45
scc_dataout[7] => ShiftRight0.IN44
scc_dataout[7] => ShiftRight1.IN44
scc_dataout[7] => ShiftRight2.IN44
scc_dataout[7] => ShiftRight3.IN44
scc_dataout[7] => ShiftRight4.IN44
scc_dataout[7] => ShiftRight5.IN44
scc_dataout[7] => ShiftRight6.IN44
scc_dataout[7] => ShiftRight7.IN44
scc_dataout[8] => ShiftRight0.IN43
scc_dataout[8] => ShiftRight1.IN43
scc_dataout[8] => ShiftRight2.IN43
scc_dataout[8] => ShiftRight3.IN43
scc_dataout[8] => ShiftRight4.IN43
scc_dataout[8] => ShiftRight5.IN43
scc_dataout[8] => ShiftRight6.IN43
scc_dataout[8] => ShiftRight7.IN43
scc_dataout[9] => ShiftRight0.IN42
scc_dataout[9] => ShiftRight1.IN42
scc_dataout[9] => ShiftRight2.IN42
scc_dataout[9] => ShiftRight3.IN42
scc_dataout[9] => ShiftRight4.IN42
scc_dataout[9] => ShiftRight5.IN42
scc_dataout[9] => ShiftRight6.IN42
scc_dataout[9] => ShiftRight7.IN42
scc_dataout[10] => ShiftRight0.IN41
scc_dataout[10] => ShiftRight1.IN41
scc_dataout[10] => ShiftRight2.IN41
scc_dataout[10] => ShiftRight3.IN41
scc_dataout[10] => ShiftRight4.IN41
scc_dataout[10] => ShiftRight5.IN41
scc_dataout[10] => ShiftRight6.IN41
scc_dataout[10] => ShiftRight7.IN41
scc_dataout[11] => ShiftRight0.IN40
scc_dataout[11] => ShiftRight1.IN40
scc_dataout[11] => ShiftRight2.IN40
scc_dataout[11] => ShiftRight3.IN40
scc_dataout[11] => ShiftRight4.IN40
scc_dataout[11] => ShiftRight5.IN40
scc_dataout[11] => ShiftRight6.IN40
scc_dataout[11] => ShiftRight7.IN40
scc_dataout[12] => ShiftRight0.IN39
scc_dataout[12] => ShiftRight1.IN39
scc_dataout[12] => ShiftRight2.IN39
scc_dataout[12] => ShiftRight3.IN39
scc_dataout[12] => ShiftRight4.IN39
scc_dataout[12] => ShiftRight5.IN39
scc_dataout[12] => ShiftRight6.IN39
scc_dataout[12] => ShiftRight7.IN39
scc_dataout[13] => ShiftRight0.IN38
scc_dataout[13] => ShiftRight1.IN38
scc_dataout[13] => ShiftRight2.IN38
scc_dataout[13] => ShiftRight3.IN38
scc_dataout[13] => ShiftRight4.IN38
scc_dataout[13] => ShiftRight5.IN38
scc_dataout[13] => ShiftRight6.IN38
scc_dataout[13] => ShiftRight7.IN38
scc_dataout[14] => ShiftRight0.IN37
scc_dataout[14] => ShiftRight1.IN37
scc_dataout[14] => ShiftRight2.IN37
scc_dataout[14] => ShiftRight3.IN37
scc_dataout[14] => ShiftRight4.IN37
scc_dataout[14] => ShiftRight5.IN37
scc_dataout[14] => ShiftRight6.IN37
scc_dataout[14] => ShiftRight7.IN37
scc_dataout[15] => ShiftRight0.IN36
scc_dataout[15] => ShiftRight1.IN36
scc_dataout[15] => ShiftRight2.IN36
scc_dataout[15] => ShiftRight3.IN36
scc_dataout[15] => ShiftRight4.IN36
scc_dataout[15] => ShiftRight5.IN36
scc_dataout[15] => ShiftRight6.IN36
scc_dataout[15] => ShiftRight7.IN36
scc_dataout[16] => ShiftRight0.IN35
scc_dataout[16] => ShiftRight1.IN35
scc_dataout[16] => ShiftRight2.IN35
scc_dataout[16] => ShiftRight3.IN35
scc_dataout[16] => ShiftRight4.IN35
scc_dataout[16] => ShiftRight5.IN35
scc_dataout[16] => ShiftRight6.IN35
scc_dataout[16] => ShiftRight7.IN35
scc_dataout[17] => ShiftRight0.IN34
scc_dataout[17] => ShiftRight1.IN34
scc_dataout[17] => ShiftRight2.IN34
scc_dataout[17] => ShiftRight3.IN34
scc_dataout[17] => ShiftRight4.IN34
scc_dataout[17] => ShiftRight5.IN34
scc_dataout[17] => ShiftRight6.IN34
scc_dataout[17] => ShiftRight7.IN34
scc_dataout[18] => ShiftRight0.IN33
scc_dataout[18] => ShiftRight1.IN33
scc_dataout[18] => ShiftRight2.IN33
scc_dataout[18] => ShiftRight3.IN33
scc_dataout[18] => ShiftRight4.IN33
scc_dataout[18] => ShiftRight5.IN33
scc_dataout[18] => ShiftRight6.IN33
scc_dataout[18] => ShiftRight7.IN33
scc_io_cfg[0] <= scc_io_cfg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[1] <= scc_io_cfg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[2] <= scc_io_cfg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[3] <= scc_io_cfg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[4] <= scc_io_cfg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[5] <= scc_io_cfg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[6] <= scc_io_cfg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[7] <= scc_io_cfg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[8] <= scc_io_cfg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[9] <= scc_io_cfg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[10] <= scc_io_cfg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[11] <= scc_io_cfg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[12] <= scc_io_cfg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[13] <= scc_io_cfg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[14] <= scc_io_cfg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[15] <= scc_io_cfg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[16] <= scc_io_cfg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[17] <= scc_io_cfg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[18] <= scc_io_cfg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[19] <= scc_io_cfg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[20] <= scc_io_cfg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[21] <= scc_io_cfg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[22] <= scc_io_cfg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[23] <= scc_io_cfg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[24] <= scc_io_cfg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[0] <= scc_dqs_cfg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[1] <= scc_dqs_cfg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[2] <= scc_dqs_cfg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[3] <= scc_dqs_cfg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[4] <= scc_dqs_cfg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[5] <= scc_dqs_cfg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[6] <= scc_dqs_cfg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[7] <= scc_dqs_cfg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[8] <= scc_dqs_cfg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[9] <= scc_dqs_cfg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[10] <= scc_dqs_cfg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[11] <= scc_dqs_cfg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[12] <= scc_dqs_cfg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[13] <= scc_dqs_cfg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[14] <= scc_dqs_cfg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[15] <= scc_dqs_cfg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[16] <= scc_dqs_cfg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[17] <= scc_dqs_cfg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[18] <= scc_dqs_cfg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[19] <= scc_dqs_cfg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[20] <= scc_dqs_cfg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[21] <= scc_dqs_cfg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[22] <= scc_dqs_cfg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[23] <= scc_dqs_cfg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[24] <= scc_dqs_cfg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[25] <= scc_dqs_cfg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[26] <= scc_dqs_cfg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[27] <= scc_dqs_cfg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[28] <= scc_dqs_cfg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[29] <= scc_dqs_cfg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst
avl_writedata[0] => Decoder0.IN2
avl_writedata[0] => dqse_phase[0].DATAIN
avl_writedata[1] => Decoder0.IN1
avl_writedata[1] => Decoder1.IN1
avl_writedata[1] => dqse_phase[1].DATAIN
avl_writedata[2] => Decoder0.IN0
avl_writedata[2] => Decoder1.IN0
avl_writedata[3] => ~NO_FANOUT~
avl_writedata[4] => ~NO_FANOUT~
avl_writedata[5] => ~NO_FANOUT~
avl_writedata[6] => ~NO_FANOUT~
avl_writedata[7] => ~NO_FANOUT~
avl_writedata[8] => ~NO_FANOUT~
avl_writedata[9] => ~NO_FANOUT~
avl_writedata[10] => ~NO_FANOUT~
avl_writedata[11] => ~NO_FANOUT~
avl_writedata[12] => ~NO_FANOUT~
avl_writedata[13] => ~NO_FANOUT~
avl_writedata[14] => ~NO_FANOUT~
avl_writedata[15] => ~NO_FANOUT~
avl_writedata[16] => ~NO_FANOUT~
avl_writedata[17] => ~NO_FANOUT~
avl_writedata[18] => ~NO_FANOUT~
dqse_phase[0] <= avl_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
dqse_phase[1] <= avl_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
dqse_phase[2] <= dqse_phase.DB_MAX_OUTPUT_PORT_TYPE
dqse_phase[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst
avl_clk => avl_clk.IN1
avl_reset_n => state~5.DATAIN
avl_reset_n => _.IN1
avl_address[0] => avl_address[0].IN2
avl_address[1] => avl_address[1].IN2
avl_address[2] => avl_address[2].IN2
avl_address[3] => avl_address[3].IN2
avl_write => avl_write.IN1
avl_writedata[0] => avl_writedata[0].IN1
avl_writedata[1] => avl_writedata[1].IN1
avl_writedata[2] => avl_writedata[2].IN1
avl_writedata[3] => avl_writedata[3].IN1
avl_writedata[4] => avl_writedata[4].IN1
avl_writedata[5] => avl_writedata[5].IN1
avl_writedata[6] => avl_writedata[6].IN1
avl_writedata[7] => avl_writedata[7].IN1
avl_writedata[8] => avl_writedata[8].IN1
avl_writedata[9] => avl_writedata[9].IN1
avl_writedata[10] => avl_writedata[10].IN1
avl_writedata[11] => avl_writedata[11].IN1
avl_writedata[12] => avl_writedata[12].IN1
avl_writedata[13] => avl_writedata[13].IN1
avl_writedata[14] => avl_writedata[14].IN1
avl_writedata[15] => avl_writedata[15].IN1
avl_writedata[16] => avl_writedata[16].IN1
avl_writedata[17] => avl_writedata[17].IN1
avl_writedata[18] => avl_writedata[18].IN1
avl_writedata[19] => avl_writedata[19].IN1
avl_writedata[20] => avl_writedata[20].IN1
avl_writedata[21] => avl_writedata[21].IN1
avl_writedata[22] => avl_writedata[22].IN1
avl_writedata[23] => avl_writedata[23].IN1
avl_writedata[24] => avl_writedata[24].IN1
avl_writedata[25] => avl_writedata[25].IN1
avl_writedata[26] => avl_writedata[26].IN1
avl_writedata[27] => avl_writedata[27].IN1
avl_writedata[28] => avl_writedata[28].IN1
avl_writedata[29] => avl_writedata[29].IN1
avl_writedata[30] => avl_writedata[30].IN1
avl_writedata[31] => avl_writedata[31].IN1
avl_read => state.OUTPUTSELECT
avl_read => state.OUTPUTSELECT
avl_read => avl_waitrequest.IN0
avl_read => state.DATAB
avl_readdata[0] <= altsyncram:altsyncram_component.q_b
avl_readdata[1] <= altsyncram:altsyncram_component.q_b
avl_readdata[2] <= altsyncram:altsyncram_component.q_b
avl_readdata[3] <= altsyncram:altsyncram_component.q_b
avl_readdata[4] <= altsyncram:altsyncram_component.q_b
avl_readdata[5] <= altsyncram:altsyncram_component.q_b
avl_readdata[6] <= altsyncram:altsyncram_component.q_b
avl_readdata[7] <= altsyncram:altsyncram_component.q_b
avl_readdata[8] <= altsyncram:altsyncram_component.q_b
avl_readdata[9] <= altsyncram:altsyncram_component.q_b
avl_readdata[10] <= altsyncram:altsyncram_component.q_b
avl_readdata[11] <= altsyncram:altsyncram_component.q_b
avl_readdata[12] <= altsyncram:altsyncram_component.q_b
avl_readdata[13] <= altsyncram:altsyncram_component.q_b
avl_readdata[14] <= altsyncram:altsyncram_component.q_b
avl_readdata[15] <= altsyncram:altsyncram_component.q_b
avl_readdata[16] <= altsyncram:altsyncram_component.q_b
avl_readdata[17] <= altsyncram:altsyncram_component.q_b
avl_readdata[18] <= altsyncram:altsyncram_component.q_b
avl_readdata[19] <= altsyncram:altsyncram_component.q_b
avl_readdata[20] <= altsyncram:altsyncram_component.q_b
avl_readdata[21] <= altsyncram:altsyncram_component.q_b
avl_readdata[22] <= altsyncram:altsyncram_component.q_b
avl_readdata[23] <= altsyncram:altsyncram_component.q_b
avl_readdata[24] <= altsyncram:altsyncram_component.q_b
avl_readdata[25] <= altsyncram:altsyncram_component.q_b
avl_readdata[26] <= altsyncram:altsyncram_component.q_b
avl_readdata[27] <= altsyncram:altsyncram_component.q_b
avl_readdata[28] <= altsyncram:altsyncram_component.q_b
avl_readdata[29] <= altsyncram:altsyncram_component.q_b
avl_readdata[30] <= altsyncram:altsyncram_component.q_b
avl_readdata[31] <= altsyncram:altsyncram_component.q_b
avl_waitrequest <= avl_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
avl_be[0] => avl_be[0].IN1
avl_be[1] => avl_be[1].IN1
avl_be[2] => avl_be[2].IN1
avl_be[3] => avl_be[3].IN1


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component
wren_a => altsyncram_39v1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_39v1:auto_generated.data_a[0]
data_a[1] => altsyncram_39v1:auto_generated.data_a[1]
data_a[2] => altsyncram_39v1:auto_generated.data_a[2]
data_a[3] => altsyncram_39v1:auto_generated.data_a[3]
data_a[4] => altsyncram_39v1:auto_generated.data_a[4]
data_a[5] => altsyncram_39v1:auto_generated.data_a[5]
data_a[6] => altsyncram_39v1:auto_generated.data_a[6]
data_a[7] => altsyncram_39v1:auto_generated.data_a[7]
data_a[8] => altsyncram_39v1:auto_generated.data_a[8]
data_a[9] => altsyncram_39v1:auto_generated.data_a[9]
data_a[10] => altsyncram_39v1:auto_generated.data_a[10]
data_a[11] => altsyncram_39v1:auto_generated.data_a[11]
data_a[12] => altsyncram_39v1:auto_generated.data_a[12]
data_a[13] => altsyncram_39v1:auto_generated.data_a[13]
data_a[14] => altsyncram_39v1:auto_generated.data_a[14]
data_a[15] => altsyncram_39v1:auto_generated.data_a[15]
data_a[16] => altsyncram_39v1:auto_generated.data_a[16]
data_a[17] => altsyncram_39v1:auto_generated.data_a[17]
data_a[18] => altsyncram_39v1:auto_generated.data_a[18]
data_a[19] => altsyncram_39v1:auto_generated.data_a[19]
data_a[20] => altsyncram_39v1:auto_generated.data_a[20]
data_a[21] => altsyncram_39v1:auto_generated.data_a[21]
data_a[22] => altsyncram_39v1:auto_generated.data_a[22]
data_a[23] => altsyncram_39v1:auto_generated.data_a[23]
data_a[24] => altsyncram_39v1:auto_generated.data_a[24]
data_a[25] => altsyncram_39v1:auto_generated.data_a[25]
data_a[26] => altsyncram_39v1:auto_generated.data_a[26]
data_a[27] => altsyncram_39v1:auto_generated.data_a[27]
data_a[28] => altsyncram_39v1:auto_generated.data_a[28]
data_a[29] => altsyncram_39v1:auto_generated.data_a[29]
data_a[30] => altsyncram_39v1:auto_generated.data_a[30]
data_a[31] => altsyncram_39v1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_39v1:auto_generated.address_a[0]
address_a[1] => altsyncram_39v1:auto_generated.address_a[1]
address_a[2] => altsyncram_39v1:auto_generated.address_a[2]
address_a[3] => altsyncram_39v1:auto_generated.address_a[3]
address_b[0] => altsyncram_39v1:auto_generated.address_b[0]
address_b[1] => altsyncram_39v1:auto_generated.address_b[1]
address_b[2] => altsyncram_39v1:auto_generated.address_b[2]
address_b[3] => altsyncram_39v1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_39v1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_39v1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_39v1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_39v1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_39v1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_39v1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
byteena_b[1] => ~NO_FANOUT~
byteena_b[2] => ~NO_FANOUT~
byteena_b[3] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_39v1:auto_generated.q_b[0]
q_b[1] <= altsyncram_39v1:auto_generated.q_b[1]
q_b[2] <= altsyncram_39v1:auto_generated.q_b[2]
q_b[3] <= altsyncram_39v1:auto_generated.q_b[3]
q_b[4] <= altsyncram_39v1:auto_generated.q_b[4]
q_b[5] <= altsyncram_39v1:auto_generated.q_b[5]
q_b[6] <= altsyncram_39v1:auto_generated.q_b[6]
q_b[7] <= altsyncram_39v1:auto_generated.q_b[7]
q_b[8] <= altsyncram_39v1:auto_generated.q_b[8]
q_b[9] <= altsyncram_39v1:auto_generated.q_b[9]
q_b[10] <= altsyncram_39v1:auto_generated.q_b[10]
q_b[11] <= altsyncram_39v1:auto_generated.q_b[11]
q_b[12] <= altsyncram_39v1:auto_generated.q_b[12]
q_b[13] <= altsyncram_39v1:auto_generated.q_b[13]
q_b[14] <= altsyncram_39v1:auto_generated.q_b[14]
q_b[15] <= altsyncram_39v1:auto_generated.q_b[15]
q_b[16] <= altsyncram_39v1:auto_generated.q_b[16]
q_b[17] <= altsyncram_39v1:auto_generated.q_b[17]
q_b[18] <= altsyncram_39v1:auto_generated.q_b[18]
q_b[19] <= altsyncram_39v1:auto_generated.q_b[19]
q_b[20] <= altsyncram_39v1:auto_generated.q_b[20]
q_b[21] <= altsyncram_39v1:auto_generated.q_b[21]
q_b[22] <= altsyncram_39v1:auto_generated.q_b[22]
q_b[23] <= altsyncram_39v1:auto_generated.q_b[23]
q_b[24] <= altsyncram_39v1:auto_generated.q_b[24]
q_b[25] <= altsyncram_39v1:auto_generated.q_b[25]
q_b[26] <= altsyncram_39v1:auto_generated.q_b[26]
q_b[27] <= altsyncram_39v1:auto_generated.q_b[27]
q_b[28] <= altsyncram_39v1:auto_generated.q_b[28]
q_b[29] <= altsyncram_39v1:auto_generated.q_b[29]
q_b[30] <= altsyncram_39v1:auto_generated.q_b[30]
q_b[31] <= altsyncram_39v1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_39v1:auto_generated
aclr0 => rdaddr_reg[3].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_a[0] => lutrama13.PORTAADDR
address_a[0] => lutrama14.PORTAADDR
address_a[0] => lutrama15.PORTAADDR
address_a[0] => lutrama16.PORTAADDR
address_a[0] => lutrama17.PORTAADDR
address_a[0] => lutrama18.PORTAADDR
address_a[0] => lutrama19.PORTAADDR
address_a[0] => lutrama20.PORTAADDR
address_a[0] => lutrama21.PORTAADDR
address_a[0] => lutrama22.PORTAADDR
address_a[0] => lutrama23.PORTAADDR
address_a[0] => lutrama24.PORTAADDR
address_a[0] => lutrama25.PORTAADDR
address_a[0] => lutrama26.PORTAADDR
address_a[0] => lutrama27.PORTAADDR
address_a[0] => lutrama28.PORTAADDR
address_a[0] => lutrama29.PORTAADDR
address_a[0] => lutrama30.PORTAADDR
address_a[0] => lutrama31.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_a[1] => lutrama8.PORTAADDR1
address_a[1] => lutrama9.PORTAADDR1
address_a[1] => lutrama10.PORTAADDR1
address_a[1] => lutrama11.PORTAADDR1
address_a[1] => lutrama12.PORTAADDR1
address_a[1] => lutrama13.PORTAADDR1
address_a[1] => lutrama14.PORTAADDR1
address_a[1] => lutrama15.PORTAADDR1
address_a[1] => lutrama16.PORTAADDR1
address_a[1] => lutrama17.PORTAADDR1
address_a[1] => lutrama18.PORTAADDR1
address_a[1] => lutrama19.PORTAADDR1
address_a[1] => lutrama20.PORTAADDR1
address_a[1] => lutrama21.PORTAADDR1
address_a[1] => lutrama22.PORTAADDR1
address_a[1] => lutrama23.PORTAADDR1
address_a[1] => lutrama24.PORTAADDR1
address_a[1] => lutrama25.PORTAADDR1
address_a[1] => lutrama26.PORTAADDR1
address_a[1] => lutrama27.PORTAADDR1
address_a[1] => lutrama28.PORTAADDR1
address_a[1] => lutrama29.PORTAADDR1
address_a[1] => lutrama30.PORTAADDR1
address_a[1] => lutrama31.PORTAADDR1
address_a[2] => lutrama0.PORTAADDR2
address_a[2] => lutrama1.PORTAADDR2
address_a[2] => lutrama2.PORTAADDR2
address_a[2] => lutrama3.PORTAADDR2
address_a[2] => lutrama4.PORTAADDR2
address_a[2] => lutrama5.PORTAADDR2
address_a[2] => lutrama6.PORTAADDR2
address_a[2] => lutrama7.PORTAADDR2
address_a[2] => lutrama8.PORTAADDR2
address_a[2] => lutrama9.PORTAADDR2
address_a[2] => lutrama10.PORTAADDR2
address_a[2] => lutrama11.PORTAADDR2
address_a[2] => lutrama12.PORTAADDR2
address_a[2] => lutrama13.PORTAADDR2
address_a[2] => lutrama14.PORTAADDR2
address_a[2] => lutrama15.PORTAADDR2
address_a[2] => lutrama16.PORTAADDR2
address_a[2] => lutrama17.PORTAADDR2
address_a[2] => lutrama18.PORTAADDR2
address_a[2] => lutrama19.PORTAADDR2
address_a[2] => lutrama20.PORTAADDR2
address_a[2] => lutrama21.PORTAADDR2
address_a[2] => lutrama22.PORTAADDR2
address_a[2] => lutrama23.PORTAADDR2
address_a[2] => lutrama24.PORTAADDR2
address_a[2] => lutrama25.PORTAADDR2
address_a[2] => lutrama26.PORTAADDR2
address_a[2] => lutrama27.PORTAADDR2
address_a[2] => lutrama28.PORTAADDR2
address_a[2] => lutrama29.PORTAADDR2
address_a[2] => lutrama30.PORTAADDR2
address_a[2] => lutrama31.PORTAADDR2
address_a[3] => lutrama0.PORTAADDR3
address_a[3] => lutrama1.PORTAADDR3
address_a[3] => lutrama2.PORTAADDR3
address_a[3] => lutrama3.PORTAADDR3
address_a[3] => lutrama4.PORTAADDR3
address_a[3] => lutrama5.PORTAADDR3
address_a[3] => lutrama6.PORTAADDR3
address_a[3] => lutrama7.PORTAADDR3
address_a[3] => lutrama8.PORTAADDR3
address_a[3] => lutrama9.PORTAADDR3
address_a[3] => lutrama10.PORTAADDR3
address_a[3] => lutrama11.PORTAADDR3
address_a[3] => lutrama12.PORTAADDR3
address_a[3] => lutrama13.PORTAADDR3
address_a[3] => lutrama14.PORTAADDR3
address_a[3] => lutrama15.PORTAADDR3
address_a[3] => lutrama16.PORTAADDR3
address_a[3] => lutrama17.PORTAADDR3
address_a[3] => lutrama18.PORTAADDR3
address_a[3] => lutrama19.PORTAADDR3
address_a[3] => lutrama20.PORTAADDR3
address_a[3] => lutrama21.PORTAADDR3
address_a[3] => lutrama22.PORTAADDR3
address_a[3] => lutrama23.PORTAADDR3
address_a[3] => lutrama24.PORTAADDR3
address_a[3] => lutrama25.PORTAADDR3
address_a[3] => lutrama26.PORTAADDR3
address_a[3] => lutrama27.PORTAADDR3
address_a[3] => lutrama28.PORTAADDR3
address_a[3] => lutrama29.PORTAADDR3
address_a[3] => lutrama30.PORTAADDR3
address_a[3] => lutrama31.PORTAADDR3
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
address_b[2] => rdaddr_reg[2].DATAIN
address_b[3] => rdaddr_reg[3].DATAIN
byteena_a[0] => lutrama0.PORTABYTEENAMASKS
byteena_a[0] => lutrama1.PORTABYTEENAMASKS
byteena_a[0] => lutrama2.PORTABYTEENAMASKS
byteena_a[0] => lutrama3.PORTABYTEENAMASKS
byteena_a[0] => lutrama4.PORTABYTEENAMASKS
byteena_a[0] => lutrama5.PORTABYTEENAMASKS
byteena_a[0] => lutrama6.PORTABYTEENAMASKS
byteena_a[0] => lutrama7.PORTABYTEENAMASKS
byteena_a[1] => lutrama8.PORTABYTEENAMASKS
byteena_a[1] => lutrama9.PORTABYTEENAMASKS
byteena_a[1] => lutrama10.PORTABYTEENAMASKS
byteena_a[1] => lutrama11.PORTABYTEENAMASKS
byteena_a[1] => lutrama12.PORTABYTEENAMASKS
byteena_a[1] => lutrama13.PORTABYTEENAMASKS
byteena_a[1] => lutrama14.PORTABYTEENAMASKS
byteena_a[1] => lutrama15.PORTABYTEENAMASKS
byteena_a[2] => lutrama16.PORTABYTEENAMASKS
byteena_a[2] => lutrama17.PORTABYTEENAMASKS
byteena_a[2] => lutrama18.PORTABYTEENAMASKS
byteena_a[2] => lutrama19.PORTABYTEENAMASKS
byteena_a[2] => lutrama20.PORTABYTEENAMASKS
byteena_a[2] => lutrama21.PORTABYTEENAMASKS
byteena_a[2] => lutrama22.PORTABYTEENAMASKS
byteena_a[2] => lutrama23.PORTABYTEENAMASKS
byteena_a[3] => lutrama24.PORTABYTEENAMASKS
byteena_a[3] => lutrama25.PORTABYTEENAMASKS
byteena_a[3] => lutrama26.PORTABYTEENAMASKS
byteena_a[3] => lutrama27.PORTABYTEENAMASKS
byteena_a[3] => lutrama28.PORTABYTEENAMASKS
byteena_a[3] => lutrama29.PORTABYTEENAMASKS
byteena_a[3] => lutrama30.PORTABYTEENAMASKS
byteena_a[3] => lutrama31.PORTABYTEENAMASKS
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => lutrama14.CLK0
clock0 => lutrama15.CLK0
clock0 => lutrama16.CLK0
clock0 => lutrama17.CLK0
clock0 => lutrama18.CLK0
clock0 => lutrama19.CLK0
clock0 => lutrama20.CLK0
clock0 => lutrama21.CLK0
clock0 => lutrama22.CLK0
clock0 => lutrama23.CLK0
clock0 => lutrama24.CLK0
clock0 => lutrama25.CLK0
clock0 => lutrama26.CLK0
clock0 => lutrama27.CLK0
clock0 => lutrama28.CLK0
clock0 => lutrama29.CLK0
clock0 => lutrama30.CLK0
clock0 => lutrama31.CLK0
clock0 => rdaddr_reg[3].CLK
clock0 => rdaddr_reg[2].CLK
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
data_a[13] => lutrama13.PORTADATAIN
data_a[14] => lutrama14.PORTADATAIN
data_a[15] => lutrama15.PORTADATAIN
data_a[16] => lutrama16.PORTADATAIN
data_a[17] => lutrama17.PORTADATAIN
data_a[18] => lutrama18.PORTADATAIN
data_a[19] => lutrama19.PORTADATAIN
data_a[20] => lutrama20.PORTADATAIN
data_a[21] => lutrama21.PORTADATAIN
data_a[22] => lutrama22.PORTADATAIN
data_a[23] => lutrama23.PORTADATAIN
data_a[24] => lutrama24.PORTADATAIN
data_a[25] => lutrama25.PORTADATAIN
data_a[26] => lutrama26.PORTADATAIN
data_a[27] => lutrama27.PORTADATAIN
data_a[28] => lutrama28.PORTADATAIN
data_a[29] => lutrama29.PORTADATAIN
data_a[30] => lutrama30.PORTADATAIN
data_a[31] => lutrama31.PORTADATAIN
q_b[0] <= lutrama0.PORTBDATAOUT
q_b[1] <= lutrama1.PORTBDATAOUT
q_b[2] <= lutrama2.PORTBDATAOUT
q_b[3] <= lutrama3.PORTBDATAOUT
q_b[4] <= lutrama4.PORTBDATAOUT
q_b[5] <= lutrama5.PORTBDATAOUT
q_b[6] <= lutrama6.PORTBDATAOUT
q_b[7] <= lutrama7.PORTBDATAOUT
q_b[8] <= lutrama8.PORTBDATAOUT
q_b[9] <= lutrama9.PORTBDATAOUT
q_b[10] <= lutrama10.PORTBDATAOUT
q_b[11] <= lutrama11.PORTBDATAOUT
q_b[12] <= lutrama12.PORTBDATAOUT
q_b[13] <= lutrama13.PORTBDATAOUT
q_b[14] <= lutrama14.PORTBDATAOUT
q_b[15] <= lutrama15.PORTBDATAOUT
q_b[16] <= lutrama16.PORTBDATAOUT
q_b[17] <= lutrama17.PORTBDATAOUT
q_b[18] <= lutrama18.PORTBDATAOUT
q_b[19] <= lutrama19.PORTBDATAOUT
q_b[20] <= lutrama20.PORTBDATAOUT
q_b[21] <= lutrama21.PORTBDATAOUT
q_b[22] <= lutrama22.PORTBDATAOUT
q_b[23] <= lutrama23.PORTBDATAOUT
q_b[24] <= lutrama24.PORTBDATAOUT
q_b[25] <= lutrama25.PORTBDATAOUT
q_b[26] <= lutrama26.PORTBDATAOUT
q_b[27] <= lutrama27.PORTBDATAOUT
q_b[28] <= lutrama28.PORTBDATAOUT
q_b[29] <= lutrama29.PORTBDATAOUT
q_b[30] <= lutrama30.PORTBDATAOUT
q_b[31] <= lutrama31.PORTBDATAOUT
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0
wren_a => lutrama12.ENA0
wren_a => lutrama13.ENA0
wren_a => lutrama14.ENA0
wren_a => lutrama15.ENA0
wren_a => lutrama16.ENA0
wren_a => lutrama17.ENA0
wren_a => lutrama18.ENA0
wren_a => lutrama19.ENA0
wren_a => lutrama20.ENA0
wren_a => lutrama21.ENA0
wren_a => lutrama22.ENA0
wren_a => lutrama23.ENA0
wren_a => lutrama24.ENA0
wren_a => lutrama25.ENA0
wren_a => lutrama26.ENA0
wren_a => lutrama27.ENA0
wren_a => lutrama28.ENA0
wren_a => lutrama29.ENA0
wren_a => lutrama30.ENA0
wren_a => lutrama31.ENA0


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_avalon_mm_bridge:trk_mm_bridge
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
s0_waitrequest <= m0_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
s0_readdatavalid <= m0_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
s0_burstcount[0] => m0_burstcount[0].DATAIN
s0_writedata[0] => m0_writedata[0].DATAIN
s0_writedata[1] => m0_writedata[1].DATAIN
s0_writedata[2] => m0_writedata[2].DATAIN
s0_writedata[3] => m0_writedata[3].DATAIN
s0_writedata[4] => m0_writedata[4].DATAIN
s0_writedata[5] => m0_writedata[5].DATAIN
s0_writedata[6] => m0_writedata[6].DATAIN
s0_writedata[7] => m0_writedata[7].DATAIN
s0_writedata[8] => m0_writedata[8].DATAIN
s0_writedata[9] => m0_writedata[9].DATAIN
s0_writedata[10] => m0_writedata[10].DATAIN
s0_writedata[11] => m0_writedata[11].DATAIN
s0_writedata[12] => m0_writedata[12].DATAIN
s0_writedata[13] => m0_writedata[13].DATAIN
s0_writedata[14] => m0_writedata[14].DATAIN
s0_writedata[15] => m0_writedata[15].DATAIN
s0_writedata[16] => m0_writedata[16].DATAIN
s0_writedata[17] => m0_writedata[17].DATAIN
s0_writedata[18] => m0_writedata[18].DATAIN
s0_writedata[19] => m0_writedata[19].DATAIN
s0_writedata[20] => m0_writedata[20].DATAIN
s0_writedata[21] => m0_writedata[21].DATAIN
s0_writedata[22] => m0_writedata[22].DATAIN
s0_writedata[23] => m0_writedata[23].DATAIN
s0_writedata[24] => m0_writedata[24].DATAIN
s0_writedata[25] => m0_writedata[25].DATAIN
s0_writedata[26] => m0_writedata[26].DATAIN
s0_writedata[27] => m0_writedata[27].DATAIN
s0_writedata[28] => m0_writedata[28].DATAIN
s0_writedata[29] => m0_writedata[29].DATAIN
s0_writedata[30] => m0_writedata[30].DATAIN
s0_writedata[31] => m0_writedata[31].DATAIN
s0_address[0] => m0_address[0].DATAIN
s0_address[1] => m0_address[1].DATAIN
s0_address[2] => m0_address[2].DATAIN
s0_address[3] => m0_address[3].DATAIN
s0_address[4] => m0_address[4].DATAIN
s0_address[5] => m0_address[5].DATAIN
s0_address[6] => m0_address[6].DATAIN
s0_address[7] => m0_address[7].DATAIN
s0_address[8] => m0_address[8].DATAIN
s0_address[9] => m0_address[9].DATAIN
s0_address[10] => m0_address[10].DATAIN
s0_address[11] => m0_address[11].DATAIN
s0_address[12] => m0_address[12].DATAIN
s0_address[13] => m0_address[13].DATAIN
s0_address[14] => m0_address[14].DATAIN
s0_address[15] => m0_address[15].DATAIN
s0_write => m0_write.DATAIN
s0_read => m0_read.DATAIN
s0_byteenable[0] => m0_byteenable[0].DATAIN
s0_byteenable[1] => m0_byteenable[1].DATAIN
s0_byteenable[2] => m0_byteenable[2].DATAIN
s0_byteenable[3] => m0_byteenable[3].DATAIN
s0_debugaccess => m0_debugaccess.DATAIN
m0_waitrequest => s0_waitrequest.DATAIN
m0_readdata[0] => s0_readdata[0].DATAIN
m0_readdata[1] => s0_readdata[1].DATAIN
m0_readdata[2] => s0_readdata[2].DATAIN
m0_readdata[3] => s0_readdata[3].DATAIN
m0_readdata[4] => s0_readdata[4].DATAIN
m0_readdata[5] => s0_readdata[5].DATAIN
m0_readdata[6] => s0_readdata[6].DATAIN
m0_readdata[7] => s0_readdata[7].DATAIN
m0_readdata[8] => s0_readdata[8].DATAIN
m0_readdata[9] => s0_readdata[9].DATAIN
m0_readdata[10] => s0_readdata[10].DATAIN
m0_readdata[11] => s0_readdata[11].DATAIN
m0_readdata[12] => s0_readdata[12].DATAIN
m0_readdata[13] => s0_readdata[13].DATAIN
m0_readdata[14] => s0_readdata[14].DATAIN
m0_readdata[15] => s0_readdata[15].DATAIN
m0_readdata[16] => s0_readdata[16].DATAIN
m0_readdata[17] => s0_readdata[17].DATAIN
m0_readdata[18] => s0_readdata[18].DATAIN
m0_readdata[19] => s0_readdata[19].DATAIN
m0_readdata[20] => s0_readdata[20].DATAIN
m0_readdata[21] => s0_readdata[21].DATAIN
m0_readdata[22] => s0_readdata[22].DATAIN
m0_readdata[23] => s0_readdata[23].DATAIN
m0_readdata[24] => s0_readdata[24].DATAIN
m0_readdata[25] => s0_readdata[25].DATAIN
m0_readdata[26] => s0_readdata[26].DATAIN
m0_readdata[27] => s0_readdata[27].DATAIN
m0_readdata[28] => s0_readdata[28].DATAIN
m0_readdata[29] => s0_readdata[29].DATAIN
m0_readdata[30] => s0_readdata[30].DATAIN
m0_readdata[31] => s0_readdata[31].DATAIN
m0_readdatavalid => s0_readdatavalid.DATAIN
m0_burstcount[0] <= s0_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= s0_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= s0_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= s0_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= s0_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= s0_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= s0_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= s0_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= s0_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= s0_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= s0_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= s0_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= s0_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= s0_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= s0_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= s0_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= s0_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= s0_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= s0_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= s0_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= s0_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= s0_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= s0_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= s0_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= s0_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= s0_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= s0_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= s0_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= s0_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= s0_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= s0_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= s0_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= s0_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
m0_address[0] <= s0_address[0].DB_MAX_OUTPUT_PORT_TYPE
m0_address[1] <= s0_address[1].DB_MAX_OUTPUT_PORT_TYPE
m0_address[2] <= s0_address[2].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= s0_address[3].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= s0_address[4].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= s0_address[5].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= s0_address[6].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= s0_address[7].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= s0_address[8].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= s0_address[9].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= s0_address[10].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= s0_address[11].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= s0_address[12].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= s0_address[13].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= s0_address[14].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= s0_address[15].DB_MAX_OUTPUT_PORT_TYPE
m0_write <= s0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_read <= s0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= s0_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= s0_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= s0_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= s0_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
m0_debugaccess <= s0_debugaccess.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge
clk => read_r.CLK
clk => waitrequest_r.CLK
reset_n => ~NO_FANOUT~
s0_address[0] => m0_address[0].DATAIN
s0_address[1] => m0_address[1].DATAIN
s0_address[2] => m0_address[2].DATAIN
s0_address[3] => m0_address[3].DATAIN
s0_address[4] => m0_address[4].DATAIN
s0_address[5] => m0_address[5].DATAIN
s0_address[6] => m0_address[6].DATAIN
s0_address[7] => m0_address[7].DATAIN
s0_address[8] => m0_address[8].DATAIN
s0_address[9] => m0_address[9].DATAIN
s0_address[10] => m0_address[10].DATAIN
s0_address[11] => m0_address[11].DATAIN
s0_address[12] => m0_address[12].DATAIN
s0_address[13] => m0_address[13].DATAIN
s0_address[14] => m0_address[14].DATAIN
s0_address[15] => m0_address[15].DATAIN
s0_read => m0_read.IN1
s0_read => s0_waitrequest.IN1
s0_read => read_r.DATAIN
s0_readdata[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
s0_write => m0_write.DATAIN
s0_writedata[0] => m0_writedata[0].DATAIN
s0_writedata[1] => m0_writedata[1].DATAIN
s0_writedata[2] => m0_writedata[2].DATAIN
s0_writedata[3] => m0_writedata[3].DATAIN
s0_writedata[4] => m0_writedata[4].DATAIN
s0_writedata[5] => m0_writedata[5].DATAIN
s0_writedata[6] => m0_writedata[6].DATAIN
s0_writedata[7] => m0_writedata[7].DATAIN
s0_writedata[8] => m0_writedata[8].DATAIN
s0_writedata[9] => m0_writedata[9].DATAIN
s0_writedata[10] => m0_writedata[10].DATAIN
s0_writedata[11] => m0_writedata[11].DATAIN
s0_writedata[12] => m0_writedata[12].DATAIN
s0_writedata[13] => m0_writedata[13].DATAIN
s0_writedata[14] => m0_writedata[14].DATAIN
s0_writedata[15] => m0_writedata[15].DATAIN
s0_writedata[16] => m0_writedata[16].DATAIN
s0_writedata[17] => m0_writedata[17].DATAIN
s0_writedata[18] => m0_writedata[18].DATAIN
s0_writedata[19] => m0_writedata[19].DATAIN
s0_writedata[20] => m0_writedata[20].DATAIN
s0_writedata[21] => m0_writedata[21].DATAIN
s0_writedata[22] => m0_writedata[22].DATAIN
s0_writedata[23] => m0_writedata[23].DATAIN
s0_writedata[24] => m0_writedata[24].DATAIN
s0_writedata[25] => m0_writedata[25].DATAIN
s0_writedata[26] => m0_writedata[26].DATAIN
s0_writedata[27] => m0_writedata[27].DATAIN
s0_writedata[28] => m0_writedata[28].DATAIN
s0_writedata[29] => m0_writedata[29].DATAIN
s0_writedata[30] => m0_writedata[30].DATAIN
s0_writedata[31] => m0_writedata[31].DATAIN
s0_waitrequest <= s0_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
s0_waitrequest_n <= s0_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
s0_byteenable[0] => m0_byteenable[0].DATAIN
s0_byteenable[1] => m0_byteenable[1].DATAIN
s0_byteenable[2] => m0_byteenable[2].DATAIN
s0_byteenable[3] => m0_byteenable[3].DATAIN
s0_beginbursttransfer => m0_beginbursttransfer.DATAIN
s0_burstcount[0] => m0_burstcount[0].DATAIN
s0_burstcount[1] => m0_burstcount[1].DATAIN
s0_burstcount[2] => m0_burstcount[2].DATAIN
s0_readdatavalid <= m0_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
m0_address[0] <= s0_address[0].DB_MAX_OUTPUT_PORT_TYPE
m0_address[1] <= s0_address[1].DB_MAX_OUTPUT_PORT_TYPE
m0_address[2] <= s0_address[2].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= s0_address[3].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= s0_address[4].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= s0_address[5].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= s0_address[6].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= s0_address[7].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= s0_address[8].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= s0_address[9].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= s0_address[10].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= s0_address[11].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= s0_address[12].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= s0_address[13].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= s0_address[14].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= s0_address[15].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => s0_readdata[0].DATAIN
m0_readdata[1] => s0_readdata[1].DATAIN
m0_readdata[2] => s0_readdata[2].DATAIN
m0_readdata[3] => s0_readdata[3].DATAIN
m0_readdata[4] => s0_readdata[4].DATAIN
m0_readdata[5] => s0_readdata[5].DATAIN
m0_readdata[6] => s0_readdata[6].DATAIN
m0_readdata[7] => s0_readdata[7].DATAIN
m0_readdata[8] => s0_readdata[8].DATAIN
m0_readdata[9] => s0_readdata[9].DATAIN
m0_readdata[10] => s0_readdata[10].DATAIN
m0_readdata[11] => s0_readdata[11].DATAIN
m0_readdata[12] => s0_readdata[12].DATAIN
m0_readdata[13] => s0_readdata[13].DATAIN
m0_readdata[14] => s0_readdata[14].DATAIN
m0_readdata[15] => s0_readdata[15].DATAIN
m0_readdata[16] => s0_readdata[16].DATAIN
m0_readdata[17] => s0_readdata[17].DATAIN
m0_readdata[18] => s0_readdata[18].DATAIN
m0_readdata[19] => s0_readdata[19].DATAIN
m0_readdata[20] => s0_readdata[20].DATAIN
m0_readdata[21] => s0_readdata[21].DATAIN
m0_readdata[22] => s0_readdata[22].DATAIN
m0_readdata[23] => s0_readdata[23].DATAIN
m0_readdata[24] => s0_readdata[24].DATAIN
m0_readdata[25] => s0_readdata[25].DATAIN
m0_readdata[26] => s0_readdata[26].DATAIN
m0_readdata[27] => s0_readdata[27].DATAIN
m0_readdata[28] => s0_readdata[28].DATAIN
m0_readdata[29] => s0_readdata[29].DATAIN
m0_readdata[30] => s0_readdata[30].DATAIN
m0_readdata[31] => s0_readdata[31].DATAIN
m0_write <= s0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= s0_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= s0_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= s0_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= s0_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= s0_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= s0_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= s0_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= s0_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= s0_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= s0_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= s0_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= s0_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= s0_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= s0_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= s0_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= s0_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= s0_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= s0_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= s0_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= s0_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= s0_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= s0_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= s0_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= s0_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= s0_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= s0_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= s0_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= s0_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= s0_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= s0_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= s0_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= s0_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
m0_waitrequest => s0_waitrequest.IN1
m0_byteenable[0] <= s0_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= s0_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= s0_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= s0_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
m0_beginbursttransfer <= s0_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= s0_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= s0_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= s0_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => s0_readdatavalid.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst
afi_ctl_refresh_done[0] => afi_ctl_trk_req_r.IN0
afi_seq_busy[0] <= afi_seq_busy.DB_MAX_OUTPUT_PORT_TYPE
afi_ctl_long_idle[0] => afi_ctl_trk_req_r.IN1
avl_clk => stall_ack.CLK
avl_clk => refresh_while_scan.CLK
avl_clk => longidle_outer_loop[0].CLK
avl_clk => longidle_outer_loop[1].CLK
avl_clk => longidle_outer_loop[2].CLK
avl_clk => longidle_outer_loop[3].CLK
avl_clk => longidle_outer_loop[4].CLK
avl_clk => longidle_outer_loop[5].CLK
avl_clk => longidle_outer_loop[6].CLK
avl_clk => longidle_outer_loop[7].CLK
avl_clk => longidle_outer_loop[8].CLK
avl_clk => longidle_outer_loop[9].CLK
avl_clk => longidle_outer_loop[10].CLK
avl_clk => longidle_outer_loop[11].CLK
avl_clk => longidle_outer_loop[12].CLK
avl_clk => longidle_outer_loop[13].CLK
avl_clk => longidle_outer_loop[14].CLK
avl_clk => longidle_outer_loop[15].CLK
avl_clk => longidle_outer_loop[16].CLK
avl_clk => longidle_outer_loop[17].CLK
avl_clk => longidle_outer_loop[18].CLK
avl_clk => longidle_outer_loop[19].CLK
avl_clk => longidle_outer_loop[20].CLK
avl_clk => longidle_outer_loop[21].CLK
avl_clk => longidle_outer_loop[22].CLK
avl_clk => longidle_outer_loop[23].CLK
avl_clk => longidle_outer_loop[24].CLK
avl_clk => longidle_outer_loop[25].CLK
avl_clk => longidle_outer_loop[26].CLK
avl_clk => longidle_outer_loop[27].CLK
avl_clk => longidle_outer_loop[28].CLK
avl_clk => longidle_outer_loop[29].CLK
avl_clk => longidle_outer_loop[30].CLK
avl_clk => longidle_outer_loop[31].CLK
avl_clk => trfc[0].CLK
avl_clk => trfc[1].CLK
avl_clk => trfc[2].CLK
avl_clk => trfc[3].CLK
avl_clk => trfc[4].CLK
avl_clk => trfc[5].CLK
avl_clk => trfc[6].CLK
avl_clk => trfc[7].CLK
avl_clk => trcd[0].CLK
avl_clk => trcd[1].CLK
avl_clk => trcd[2].CLK
avl_clk => trcd[3].CLK
avl_clk => trcd[4].CLK
avl_clk => trcd[5].CLK
avl_clk => vfifo_decr_loop[0].CLK
avl_clk => vfifo_decr_loop[1].CLK
avl_clk => vfifo_decr_loop[2].CLK
avl_clk => vfifo_decr_loop[3].CLK
avl_clk => vfifo_decr_loop[4].CLK
avl_clk => vfifo_wait[0].CLK
avl_clk => vfifo_wait[1].CLK
avl_clk => vfifo_wait[2].CLK
avl_clk => vfifo_wait[3].CLK
avl_clk => vfifo_wait[4].CLK
avl_clk => vfifo_wait[5].CLK
avl_clk => afi_mux_delay[0].CLK
avl_clk => afi_mux_delay[1].CLK
avl_clk => afi_mux_delay[2].CLK
avl_clk => afi_mux_delay[3].CLK
avl_clk => afi_mux_delay[4].CLK
avl_clk => afi_mux_delay[5].CLK
avl_clk => phase[0].CLK
avl_clk => phase[1].CLK
avl_clk => phase[2].CLK
avl_clk => phase[3].CLK
avl_clk => phase[4].CLK
avl_clk => phase[5].CLK
avl_clk => phase[6].CLK
avl_clk => phase[7].CLK
avl_clk => phase[8].CLK
avl_clk => phase[9].CLK
avl_clk => phase[10].CLK
avl_clk => phase[11].CLK
avl_clk => phase[12].CLK
avl_clk => phase[13].CLK
avl_clk => phase[14].CLK
avl_clk => phase[15].CLK
avl_clk => phase[16].CLK
avl_clk => phase[17].CLK
avl_clk => phase[18].CLK
avl_clk => phase[19].CLK
avl_clk => phase[20].CLK
avl_clk => phase[21].CLK
avl_clk => phase[22].CLK
avl_clk => phase[23].CLK
avl_clk => phase[24].CLK
avl_clk => phase[25].CLK
avl_clk => phase[26].CLK
avl_clk => phase[27].CLK
avl_clk => phase[28].CLK
avl_clk => phase[29].CLK
avl_clk => phase[30].CLK
avl_clk => phase[31].CLK
avl_clk => delay[0].CLK
avl_clk => delay[1].CLK
avl_clk => delay[2].CLK
avl_clk => delay[3].CLK
avl_clk => delay[4].CLK
avl_clk => delay[5].CLK
avl_clk => delay[6].CLK
avl_clk => delay[7].CLK
avl_clk => delay[8].CLK
avl_clk => delay[9].CLK
avl_clk => delay[10].CLK
avl_clk => delay[11].CLK
avl_clk => delay[12].CLK
avl_clk => delay[13].CLK
avl_clk => delay[14].CLK
avl_clk => delay[15].CLK
avl_clk => delay[16].CLK
avl_clk => delay[17].CLK
avl_clk => delay[18].CLK
avl_clk => delay[19].CLK
avl_clk => delay[20].CLK
avl_clk => delay[21].CLK
avl_clk => delay[22].CLK
avl_clk => delay[23].CLK
avl_clk => delay[24].CLK
avl_clk => delay[25].CLK
avl_clk => delay[26].CLK
avl_clk => delay[27].CLK
avl_clk => delay[28].CLK
avl_clk => delay[29].CLK
avl_clk => delay[30].CLK
avl_clk => delay[31].CLK
avl_clk => sample[0].CLK
avl_clk => sample[1].CLK
avl_clk => sample[2].CLK
avl_clk => sample[3].CLK
avl_clk => sample[4].CLK
avl_clk => sample[5].CLK
avl_clk => sample[6].CLK
avl_clk => sample[7].CLK
avl_clk => sample[8].CLK
avl_clk => sample[9].CLK
avl_clk => sample[10].CLK
avl_clk => sample[11].CLK
avl_clk => sample[12].CLK
avl_clk => sample[13].CLK
avl_clk => sample[14].CLK
avl_clk => sample[15].CLK
avl_clk => sample[16].CLK
avl_clk => sample[17].CLK
avl_clk => sample[18].CLK
avl_clk => sample[19].CLK
avl_clk => sample[20].CLK
avl_clk => sample[21].CLK
avl_clk => sample[22].CLK
avl_clk => sample[23].CLK
avl_clk => sample[24].CLK
avl_clk => sample[25].CLK
avl_clk => sample[26].CLK
avl_clk => sample[27].CLK
avl_clk => sample[28].CLK
avl_clk => sample[29].CLK
avl_clk => sample[30].CLK
avl_clk => sample[31].CLK
avl_clk => trkm_read~reg0.CLK
avl_clk => trkm_writedata[0]~reg0.CLK
avl_clk => trkm_writedata[1]~reg0.CLK
avl_clk => trkm_writedata[2]~reg0.CLK
avl_clk => trkm_writedata[3]~reg0.CLK
avl_clk => trkm_writedata[4]~reg0.CLK
avl_clk => trkm_writedata[5]~reg0.CLK
avl_clk => trkm_writedata[6]~reg0.CLK
avl_clk => trkm_writedata[7]~reg0.CLK
avl_clk => trkm_writedata[8]~reg0.CLK
avl_clk => trkm_writedata[9]~reg0.CLK
avl_clk => trkm_writedata[10]~reg0.CLK
avl_clk => trkm_writedata[11]~reg0.CLK
avl_clk => trkm_writedata[12]~reg0.CLK
avl_clk => trkm_writedata[13]~reg0.CLK
avl_clk => trkm_writedata[14]~reg0.CLK
avl_clk => trkm_writedata[15]~reg0.CLK
avl_clk => trkm_writedata[16]~reg0.CLK
avl_clk => trkm_writedata[17]~reg0.CLK
avl_clk => trkm_writedata[18]~reg0.CLK
avl_clk => trkm_writedata[19]~reg0.CLK
avl_clk => trkm_writedata[20]~reg0.CLK
avl_clk => trkm_writedata[21]~reg0.CLK
avl_clk => trkm_writedata[22]~reg0.CLK
avl_clk => trkm_writedata[23]~reg0.CLK
avl_clk => trkm_writedata[24]~reg0.CLK
avl_clk => trkm_writedata[25]~reg0.CLK
avl_clk => trkm_writedata[26]~reg0.CLK
avl_clk => trkm_writedata[27]~reg0.CLK
avl_clk => trkm_writedata[28]~reg0.CLK
avl_clk => trkm_writedata[29]~reg0.CLK
avl_clk => trkm_writedata[30]~reg0.CLK
avl_clk => trkm_writedata[31]~reg0.CLK
avl_clk => trkm_write~reg0.CLK
avl_clk => trkm_address[0]~reg0.CLK
avl_clk => trkm_address[1]~reg0.CLK
avl_clk => trkm_address[2]~reg0.CLK
avl_clk => trkm_address[3]~reg0.CLK
avl_clk => trkm_address[4]~reg0.CLK
avl_clk => trkm_address[5]~reg0.CLK
avl_clk => trkm_address[6]~reg0.CLK
avl_clk => trkm_address[7]~reg0.CLK
avl_clk => trkm_address[8]~reg0.CLK
avl_clk => trkm_address[9]~reg0.CLK
avl_clk => trkm_address[10]~reg0.CLK
avl_clk => trkm_address[11]~reg0.CLK
avl_clk => trkm_address[12]~reg0.CLK
avl_clk => trkm_address[13]~reg0.CLK
avl_clk => trkm_address[14]~reg0.CLK
avl_clk => trkm_address[15]~reg0.CLK
avl_clk => trkm_address[16]~reg0.CLK
avl_clk => trkm_address[17]~reg0.CLK
avl_clk => trkm_address[18]~reg0.CLK
avl_clk => trkm_address[19]~reg0.CLK
avl_clk => count[0].CLK
avl_clk => count[1].CLK
avl_clk => count[2].CLK
avl_clk => count[3].CLK
avl_clk => count[4].CLK
avl_clk => count[5].CLK
avl_clk => count[6].CLK
avl_clk => count[7].CLK
avl_clk => count[8].CLK
avl_clk => count[9].CLK
avl_clk => count[10].CLK
avl_clk => count[11].CLK
avl_clk => count[12].CLK
avl_clk => count[13].CLK
avl_clk => count[14].CLK
avl_clk => count[15].CLK
avl_clk => count[16].CLK
avl_clk => count[17].CLK
avl_clk => count[18].CLK
avl_clk => count[19].CLK
avl_clk => count[20].CLK
avl_clk => count[21].CLK
avl_clk => count[22].CLK
avl_clk => count[23].CLK
avl_clk => count[24].CLK
avl_clk => count[25].CLK
avl_clk => count[26].CLK
avl_clk => count[27].CLK
avl_clk => count[28].CLK
avl_clk => count[29].CLK
avl_clk => count[30].CLK
avl_clk => count[31].CLK
avl_clk => avl_long_ack.CLK
avl_clk => avl_prdc_ack.CLK
avl_clk => substate[0].CLK
avl_clk => substate[1].CLK
avl_clk => substate[2].CLK
avl_clk => substate[3].CLK
avl_clk => substate[4].CLK
avl_clk => substate[5].CLK
avl_clk => reset_jumplogic_done.CLK
avl_clk => reg_file[11][0].CLK
avl_clk => reg_file[11][1].CLK
avl_clk => reg_file[11][2].CLK
avl_clk => reg_file[11][3].CLK
avl_clk => reg_file[11][4].CLK
avl_clk => reg_file[11][5].CLK
avl_clk => reg_file[11][6].CLK
avl_clk => reg_file[11][7].CLK
avl_clk => reg_file[11][8].CLK
avl_clk => reg_file[11][9].CLK
avl_clk => reg_file[11][10].CLK
avl_clk => reg_file[11][11].CLK
avl_clk => reg_file[11][12].CLK
avl_clk => reg_file[11][13].CLK
avl_clk => reg_file[11][14].CLK
avl_clk => reg_file[11][15].CLK
avl_clk => reg_file[11][16].CLK
avl_clk => reg_file[11][17].CLK
avl_clk => reg_file[11][18].CLK
avl_clk => reg_file[11][19].CLK
avl_clk => reg_file[11][20].CLK
avl_clk => reg_file[11][21].CLK
avl_clk => reg_file[11][22].CLK
avl_clk => reg_file[11][23].CLK
avl_clk => reg_file[11][24].CLK
avl_clk => reg_file[11][25].CLK
avl_clk => reg_file[11][26].CLK
avl_clk => reg_file[11][27].CLK
avl_clk => reg_file[11][28].CLK
avl_clk => reg_file[11][29].CLK
avl_clk => reg_file[11][30].CLK
avl_clk => reg_file[11][31].CLK
avl_clk => reg_file[10][0].CLK
avl_clk => reg_file[10][1].CLK
avl_clk => reg_file[10][2].CLK
avl_clk => reg_file[10][3].CLK
avl_clk => reg_file[10][4].CLK
avl_clk => reg_file[10][5].CLK
avl_clk => reg_file[10][6].CLK
avl_clk => reg_file[10][7].CLK
avl_clk => reg_file[10][8].CLK
avl_clk => reg_file[10][9].CLK
avl_clk => reg_file[10][10].CLK
avl_clk => reg_file[10][11].CLK
avl_clk => reg_file[10][12].CLK
avl_clk => reg_file[10][13].CLK
avl_clk => reg_file[10][14].CLK
avl_clk => reg_file[10][15].CLK
avl_clk => reg_file[10][16].CLK
avl_clk => reg_file[10][17].CLK
avl_clk => reg_file[10][18].CLK
avl_clk => reg_file[10][19].CLK
avl_clk => reg_file[10][20].CLK
avl_clk => reg_file[10][21].CLK
avl_clk => reg_file[10][22].CLK
avl_clk => reg_file[10][23].CLK
avl_clk => reg_file[10][24].CLK
avl_clk => reg_file[10][25].CLK
avl_clk => reg_file[10][26].CLK
avl_clk => reg_file[10][27].CLK
avl_clk => reg_file[10][28].CLK
avl_clk => reg_file[10][29].CLK
avl_clk => reg_file[10][30].CLK
avl_clk => reg_file[10][31].CLK
avl_clk => reg_file[9][0].CLK
avl_clk => reg_file[9][1].CLK
avl_clk => reg_file[9][2].CLK
avl_clk => reg_file[9][3].CLK
avl_clk => reg_file[9][4].CLK
avl_clk => reg_file[9][5].CLK
avl_clk => reg_file[9][6].CLK
avl_clk => reg_file[9][7].CLK
avl_clk => reg_file[9][8].CLK
avl_clk => reg_file[9][9].CLK
avl_clk => reg_file[9][10].CLK
avl_clk => reg_file[9][11].CLK
avl_clk => reg_file[9][12].CLK
avl_clk => reg_file[9][13].CLK
avl_clk => reg_file[9][14].CLK
avl_clk => reg_file[9][15].CLK
avl_clk => reg_file[9][16].CLK
avl_clk => reg_file[9][17].CLK
avl_clk => reg_file[9][18].CLK
avl_clk => reg_file[9][19].CLK
avl_clk => reg_file[9][20].CLK
avl_clk => reg_file[9][21].CLK
avl_clk => reg_file[9][22].CLK
avl_clk => reg_file[9][23].CLK
avl_clk => reg_file[9][24].CLK
avl_clk => reg_file[9][25].CLK
avl_clk => reg_file[9][26].CLK
avl_clk => reg_file[9][27].CLK
avl_clk => reg_file[9][28].CLK
avl_clk => reg_file[9][29].CLK
avl_clk => reg_file[9][30].CLK
avl_clk => reg_file[9][31].CLK
avl_clk => reg_file[8][0].CLK
avl_clk => reg_file[8][1].CLK
avl_clk => reg_file[8][2].CLK
avl_clk => reg_file[8][3].CLK
avl_clk => reg_file[8][4].CLK
avl_clk => reg_file[8][5].CLK
avl_clk => reg_file[8][6].CLK
avl_clk => reg_file[8][7].CLK
avl_clk => reg_file[8][8].CLK
avl_clk => reg_file[8][9].CLK
avl_clk => reg_file[8][10].CLK
avl_clk => reg_file[8][11].CLK
avl_clk => reg_file[8][12].CLK
avl_clk => reg_file[8][13].CLK
avl_clk => reg_file[8][14].CLK
avl_clk => reg_file[8][15].CLK
avl_clk => reg_file[8][16].CLK
avl_clk => reg_file[8][17].CLK
avl_clk => reg_file[8][18].CLK
avl_clk => reg_file[8][19].CLK
avl_clk => reg_file[8][20].CLK
avl_clk => reg_file[8][21].CLK
avl_clk => reg_file[8][22].CLK
avl_clk => reg_file[8][23].CLK
avl_clk => reg_file[8][24].CLK
avl_clk => reg_file[8][25].CLK
avl_clk => reg_file[8][26].CLK
avl_clk => reg_file[8][27].CLK
avl_clk => reg_file[8][28].CLK
avl_clk => reg_file[8][29].CLK
avl_clk => reg_file[8][30].CLK
avl_clk => reg_file[8][31].CLK
avl_clk => reg_file[7][0].CLK
avl_clk => reg_file[7][1].CLK
avl_clk => reg_file[7][2].CLK
avl_clk => reg_file[7][3].CLK
avl_clk => reg_file[7][4].CLK
avl_clk => reg_file[7][5].CLK
avl_clk => reg_file[7][6].CLK
avl_clk => reg_file[7][7].CLK
avl_clk => reg_file[7][8].CLK
avl_clk => reg_file[7][9].CLK
avl_clk => reg_file[7][10].CLK
avl_clk => reg_file[7][11].CLK
avl_clk => reg_file[7][12].CLK
avl_clk => reg_file[7][13].CLK
avl_clk => reg_file[7][14].CLK
avl_clk => reg_file[7][15].CLK
avl_clk => reg_file[7][16].CLK
avl_clk => reg_file[7][17].CLK
avl_clk => reg_file[7][18].CLK
avl_clk => reg_file[7][19].CLK
avl_clk => reg_file[7][20].CLK
avl_clk => reg_file[7][21].CLK
avl_clk => reg_file[7][22].CLK
avl_clk => reg_file[7][23].CLK
avl_clk => reg_file[7][24].CLK
avl_clk => reg_file[7][25].CLK
avl_clk => reg_file[7][26].CLK
avl_clk => reg_file[7][27].CLK
avl_clk => reg_file[7][28].CLK
avl_clk => reg_file[7][29].CLK
avl_clk => reg_file[7][30].CLK
avl_clk => reg_file[7][31].CLK
avl_clk => reg_file[6][0].CLK
avl_clk => reg_file[6][1].CLK
avl_clk => reg_file[6][2].CLK
avl_clk => reg_file[6][3].CLK
avl_clk => reg_file[6][4].CLK
avl_clk => reg_file[6][5].CLK
avl_clk => reg_file[6][6].CLK
avl_clk => reg_file[6][7].CLK
avl_clk => reg_file[6][8].CLK
avl_clk => reg_file[6][9].CLK
avl_clk => reg_file[6][10].CLK
avl_clk => reg_file[6][11].CLK
avl_clk => reg_file[6][12].CLK
avl_clk => reg_file[6][13].CLK
avl_clk => reg_file[6][14].CLK
avl_clk => reg_file[6][15].CLK
avl_clk => reg_file[6][16].CLK
avl_clk => reg_file[6][17].CLK
avl_clk => reg_file[6][18].CLK
avl_clk => reg_file[6][19].CLK
avl_clk => reg_file[6][20].CLK
avl_clk => reg_file[6][21].CLK
avl_clk => reg_file[6][22].CLK
avl_clk => reg_file[6][23].CLK
avl_clk => reg_file[6][24].CLK
avl_clk => reg_file[6][25].CLK
avl_clk => reg_file[6][26].CLK
avl_clk => reg_file[6][27].CLK
avl_clk => reg_file[6][28].CLK
avl_clk => reg_file[6][29].CLK
avl_clk => reg_file[6][30].CLK
avl_clk => reg_file[6][31].CLK
avl_clk => reg_file[5][0].CLK
avl_clk => reg_file[5][1].CLK
avl_clk => reg_file[5][2].CLK
avl_clk => reg_file[5][3].CLK
avl_clk => reg_file[5][4].CLK
avl_clk => reg_file[5][5].CLK
avl_clk => reg_file[5][6].CLK
avl_clk => reg_file[5][7].CLK
avl_clk => reg_file[5][8].CLK
avl_clk => reg_file[5][9].CLK
avl_clk => reg_file[5][10].CLK
avl_clk => reg_file[5][11].CLK
avl_clk => reg_file[5][12].CLK
avl_clk => reg_file[5][13].CLK
avl_clk => reg_file[5][14].CLK
avl_clk => reg_file[5][15].CLK
avl_clk => reg_file[5][16].CLK
avl_clk => reg_file[5][17].CLK
avl_clk => reg_file[5][18].CLK
avl_clk => reg_file[5][19].CLK
avl_clk => reg_file[5][20].CLK
avl_clk => reg_file[5][21].CLK
avl_clk => reg_file[5][22].CLK
avl_clk => reg_file[5][23].CLK
avl_clk => reg_file[5][24].CLK
avl_clk => reg_file[5][25].CLK
avl_clk => reg_file[5][26].CLK
avl_clk => reg_file[5][27].CLK
avl_clk => reg_file[5][28].CLK
avl_clk => reg_file[5][29].CLK
avl_clk => reg_file[5][30].CLK
avl_clk => reg_file[5][31].CLK
avl_clk => reg_file[4][0].CLK
avl_clk => reg_file[4][1].CLK
avl_clk => reg_file[4][2].CLK
avl_clk => reg_file[4][3].CLK
avl_clk => reg_file[4][4].CLK
avl_clk => reg_file[4][5].CLK
avl_clk => reg_file[4][6].CLK
avl_clk => reg_file[4][7].CLK
avl_clk => reg_file[4][8].CLK
avl_clk => reg_file[4][9].CLK
avl_clk => reg_file[4][10].CLK
avl_clk => reg_file[4][11].CLK
avl_clk => reg_file[4][12].CLK
avl_clk => reg_file[4][13].CLK
avl_clk => reg_file[4][14].CLK
avl_clk => reg_file[4][15].CLK
avl_clk => reg_file[4][16].CLK
avl_clk => reg_file[4][17].CLK
avl_clk => reg_file[4][18].CLK
avl_clk => reg_file[4][19].CLK
avl_clk => reg_file[4][20].CLK
avl_clk => reg_file[4][21].CLK
avl_clk => reg_file[4][22].CLK
avl_clk => reg_file[4][23].CLK
avl_clk => reg_file[4][24].CLK
avl_clk => reg_file[4][25].CLK
avl_clk => reg_file[4][26].CLK
avl_clk => reg_file[4][27].CLK
avl_clk => reg_file[4][28].CLK
avl_clk => reg_file[4][29].CLK
avl_clk => reg_file[4][30].CLK
avl_clk => reg_file[4][31].CLK
avl_clk => reg_file[3][0].CLK
avl_clk => reg_file[3][1].CLK
avl_clk => reg_file[3][2].CLK
avl_clk => reg_file[3][3].CLK
avl_clk => reg_file[3][4].CLK
avl_clk => reg_file[3][5].CLK
avl_clk => reg_file[3][6].CLK
avl_clk => reg_file[3][7].CLK
avl_clk => reg_file[3][8].CLK
avl_clk => reg_file[3][9].CLK
avl_clk => reg_file[3][10].CLK
avl_clk => reg_file[3][11].CLK
avl_clk => reg_file[3][12].CLK
avl_clk => reg_file[3][13].CLK
avl_clk => reg_file[3][14].CLK
avl_clk => reg_file[3][15].CLK
avl_clk => reg_file[3][16].CLK
avl_clk => reg_file[3][17].CLK
avl_clk => reg_file[3][18].CLK
avl_clk => reg_file[3][19].CLK
avl_clk => reg_file[3][20].CLK
avl_clk => reg_file[3][21].CLK
avl_clk => reg_file[3][22].CLK
avl_clk => reg_file[3][23].CLK
avl_clk => reg_file[3][24].CLK
avl_clk => reg_file[3][25].CLK
avl_clk => reg_file[3][26].CLK
avl_clk => reg_file[3][27].CLK
avl_clk => reg_file[3][28].CLK
avl_clk => reg_file[3][29].CLK
avl_clk => reg_file[3][30].CLK
avl_clk => reg_file[3][31].CLK
avl_clk => reg_file[2][0].CLK
avl_clk => reg_file[2][1].CLK
avl_clk => reg_file[2][2].CLK
avl_clk => reg_file[2][3].CLK
avl_clk => reg_file[2][4].CLK
avl_clk => reg_file[2][5].CLK
avl_clk => reg_file[2][6].CLK
avl_clk => reg_file[2][7].CLK
avl_clk => reg_file[2][8].CLK
avl_clk => reg_file[2][9].CLK
avl_clk => reg_file[2][10].CLK
avl_clk => reg_file[2][11].CLK
avl_clk => reg_file[2][12].CLK
avl_clk => reg_file[2][13].CLK
avl_clk => reg_file[2][14].CLK
avl_clk => reg_file[2][15].CLK
avl_clk => reg_file[2][16].CLK
avl_clk => reg_file[2][17].CLK
avl_clk => reg_file[2][18].CLK
avl_clk => reg_file[2][19].CLK
avl_clk => reg_file[2][20].CLK
avl_clk => reg_file[2][21].CLK
avl_clk => reg_file[2][22].CLK
avl_clk => reg_file[2][23].CLK
avl_clk => reg_file[2][24].CLK
avl_clk => reg_file[2][25].CLK
avl_clk => reg_file[2][26].CLK
avl_clk => reg_file[2][27].CLK
avl_clk => reg_file[2][28].CLK
avl_clk => reg_file[2][29].CLK
avl_clk => reg_file[2][30].CLK
avl_clk => reg_file[2][31].CLK
avl_clk => reg_file[1][0].CLK
avl_clk => reg_file[1][1].CLK
avl_clk => reg_file[1][2].CLK
avl_clk => reg_file[1][3].CLK
avl_clk => reg_file[1][4].CLK
avl_clk => reg_file[1][5].CLK
avl_clk => reg_file[1][6].CLK
avl_clk => reg_file[1][7].CLK
avl_clk => reg_file[1][8].CLK
avl_clk => reg_file[1][9].CLK
avl_clk => reg_file[1][10].CLK
avl_clk => reg_file[1][11].CLK
avl_clk => reg_file[1][12].CLK
avl_clk => reg_file[1][13].CLK
avl_clk => reg_file[1][14].CLK
avl_clk => reg_file[1][15].CLK
avl_clk => reg_file[1][16].CLK
avl_clk => reg_file[1][17].CLK
avl_clk => reg_file[1][18].CLK
avl_clk => reg_file[1][19].CLK
avl_clk => reg_file[1][20].CLK
avl_clk => reg_file[1][21].CLK
avl_clk => reg_file[1][22].CLK
avl_clk => reg_file[1][23].CLK
avl_clk => reg_file[1][24].CLK
avl_clk => reg_file[1][25].CLK
avl_clk => reg_file[1][26].CLK
avl_clk => reg_file[1][27].CLK
avl_clk => reg_file[1][28].CLK
avl_clk => reg_file[1][29].CLK
avl_clk => reg_file[1][30].CLK
avl_clk => reg_file[1][31].CLK
avl_clk => reg_file[0][0].CLK
avl_clk => reg_file[0][1].CLK
avl_clk => reg_file[0][2].CLK
avl_clk => reg_file[0][3].CLK
avl_clk => reg_file[0][4].CLK
avl_clk => reg_file[0][5].CLK
avl_clk => reg_file[0][6].CLK
avl_clk => reg_file[0][7].CLK
avl_clk => reg_file[0][8].CLK
avl_clk => reg_file[0][9].CLK
avl_clk => reg_file[0][10].CLK
avl_clk => reg_file[0][11].CLK
avl_clk => reg_file[0][12].CLK
avl_clk => reg_file[0][13].CLK
avl_clk => reg_file[0][14].CLK
avl_clk => reg_file[0][15].CLK
avl_clk => reg_file[0][16].CLK
avl_clk => reg_file[0][17].CLK
avl_clk => reg_file[0][18].CLK
avl_clk => reg_file[0][19].CLK
avl_clk => reg_file[0][20].CLK
avl_clk => reg_file[0][21].CLK
avl_clk => reg_file[0][22].CLK
avl_clk => reg_file[0][23].CLK
avl_clk => reg_file[0][24].CLK
avl_clk => reg_file[0][25].CLK
avl_clk => reg_file[0][26].CLK
avl_clk => reg_file[0][27].CLK
avl_clk => reg_file[0][28].CLK
avl_clk => reg_file[0][29].CLK
avl_clk => reg_file[0][30].CLK
avl_clk => reg_file[0][31].CLK
avl_clk => refresh_req.CLK
avl_clk => refresh_cnt[0].CLK
avl_clk => refresh_cnt[1].CLK
avl_clk => refresh_cnt[2].CLK
avl_clk => refresh_cnt[3].CLK
avl_clk => refresh_cnt[4].CLK
avl_clk => refresh_cnt[5].CLK
avl_clk => refresh_cnt[6].CLK
avl_clk => refresh_cnt[7].CLK
avl_clk => refresh_cnt[8].CLK
avl_clk => refresh_cnt[9].CLK
avl_clk => refresh_cnt[10].CLK
avl_clk => refresh_cnt[11].CLK
avl_clk => refresh_cnt[12].CLK
avl_clk => refresh_cnt[13].CLK
avl_clk => refresh_cnt[14].CLK
avl_clk => refresh_cnt[15].CLK
avl_clk => refresh_cnt[16].CLK
avl_clk => refresh_cnt[17].CLK
avl_clk => refresh_cnt[18].CLK
avl_clk => refresh_cnt[19].CLK
avl_clk => refresh_cnt[20].CLK
avl_clk => refresh_cnt[21].CLK
avl_clk => refresh_cnt[22].CLK
avl_clk => refresh_cnt[23].CLK
avl_clk => decrement_vfifo.CLK
avl_clk => increment_vfifo.CLK
avl_clk => phase_result[0].CLK
avl_clk => phase_result[1].CLK
avl_clk => phase_result[2].CLK
avl_clk => phase_result[3].CLK
avl_clk => phase_result[4].CLK
avl_clk => phase_result[5].CLK
avl_clk => phase_result[6].CLK
avl_clk => phase_result[7].CLK
avl_clk => phase_result[8].CLK
avl_clk => phase_result[9].CLK
avl_clk => phase_result[10].CLK
avl_clk => phase_result[11].CLK
avl_clk => phase_result[12].CLK
avl_clk => phase_result[13].CLK
avl_clk => phase_result[14].CLK
avl_clk => phase_result[15].CLK
avl_clk => phase_result[16].CLK
avl_clk => phase_result[17].CLK
avl_clk => phase_result[18].CLK
avl_clk => phase_result[19].CLK
avl_clk => phase_result[20].CLK
avl_clk => phase_result[21].CLK
avl_clk => phase_result[22].CLK
avl_clk => phase_result[23].CLK
avl_clk => phase_result[24].CLK
avl_clk => phase_result[25].CLK
avl_clk => phase_result[26].CLK
avl_clk => phase_result[27].CLK
avl_clk => phase_result[28].CLK
avl_clk => phase_result[29].CLK
avl_clk => phase_result[30].CLK
avl_clk => phase_result[31].CLK
avl_clk => delay_result[0].CLK
avl_clk => delay_result[1].CLK
avl_clk => delay_result[2].CLK
avl_clk => delay_result[3].CLK
avl_clk => delay_result[4].CLK
avl_clk => delay_result[5].CLK
avl_clk => delay_result[6].CLK
avl_clk => delay_result[7].CLK
avl_clk => delay_result[8].CLK
avl_clk => delay_result[9].CLK
avl_clk => delay_result[10].CLK
avl_clk => delay_result[11].CLK
avl_clk => delay_result[12].CLK
avl_clk => delay_result[13].CLK
avl_clk => delay_result[14].CLK
avl_clk => delay_result[15].CLK
avl_clk => delay_result[16].CLK
avl_clk => delay_result[17].CLK
avl_clk => delay_result[18].CLK
avl_clk => delay_result[19].CLK
avl_clk => delay_result[20].CLK
avl_clk => delay_result[21].CLK
avl_clk => delay_result[22].CLK
avl_clk => delay_result[23].CLK
avl_clk => delay_result[24].CLK
avl_clk => delay_result[25].CLK
avl_clk => delay_result[26].CLK
avl_clk => delay_result[27].CLK
avl_clk => delay_result[28].CLK
avl_clk => delay_result[29].CLK
avl_clk => delay_result[30].CLK
avl_clk => delay_result[31].CLK
avl_clk => longidle_counter[0].CLK
avl_clk => longidle_counter[1].CLK
avl_clk => longidle_counter[2].CLK
avl_clk => longidle_counter[3].CLK
avl_clk => longidle_counter[4].CLK
avl_clk => longidle_counter[5].CLK
avl_clk => longidle_counter[6].CLK
avl_clk => longidle_counter[7].CLK
avl_clk => longidle_counter[8].CLK
avl_clk => longidle_counter[9].CLK
avl_clk => longidle_counter[10].CLK
avl_clk => longidle_counter[11].CLK
avl_clk => longidle_counter[12].CLK
avl_clk => longidle_counter[13].CLK
avl_clk => longidle_counter[14].CLK
avl_clk => longidle_counter[15].CLK
avl_clk => longidle_counter[16].CLK
avl_clk => longidle_counter[17].CLK
avl_clk => longidle_counter[18].CLK
avl_clk => longidle_counter[19].CLK
avl_clk => longidle_counter[20].CLK
avl_clk => longidle_counter[21].CLK
avl_clk => longidle_counter[22].CLK
avl_clk => longidle_counter[23].CLK
avl_clk => afi_ctl_trk_req_r3.CLK
avl_clk => afi_ctl_trk_req_r2.CLK
avl_clk => afi_ctl_trk_req_r.CLK
avl_clk => avl_state~19.DATAIN
avl_reset_n => stall_ack.ACLR
avl_reset_n => refresh_while_scan.ACLR
avl_reset_n => longidle_outer_loop[0].ACLR
avl_reset_n => longidle_outer_loop[1].ACLR
avl_reset_n => longidle_outer_loop[2].ACLR
avl_reset_n => longidle_outer_loop[3].ACLR
avl_reset_n => longidle_outer_loop[4].ACLR
avl_reset_n => longidle_outer_loop[5].ACLR
avl_reset_n => longidle_outer_loop[6].ACLR
avl_reset_n => longidle_outer_loop[7].ACLR
avl_reset_n => longidle_outer_loop[8].ACLR
avl_reset_n => longidle_outer_loop[9].ACLR
avl_reset_n => longidle_outer_loop[10].ACLR
avl_reset_n => longidle_outer_loop[11].ACLR
avl_reset_n => longidle_outer_loop[12].ACLR
avl_reset_n => longidle_outer_loop[13].ACLR
avl_reset_n => longidle_outer_loop[14].ACLR
avl_reset_n => longidle_outer_loop[15].ACLR
avl_reset_n => longidle_outer_loop[16].ACLR
avl_reset_n => longidle_outer_loop[17].ACLR
avl_reset_n => longidle_outer_loop[18].ACLR
avl_reset_n => longidle_outer_loop[19].ACLR
avl_reset_n => longidle_outer_loop[20].ACLR
avl_reset_n => longidle_outer_loop[21].ACLR
avl_reset_n => longidle_outer_loop[22].ACLR
avl_reset_n => longidle_outer_loop[23].ACLR
avl_reset_n => longidle_outer_loop[24].ACLR
avl_reset_n => longidle_outer_loop[25].ACLR
avl_reset_n => longidle_outer_loop[26].ACLR
avl_reset_n => longidle_outer_loop[27].ACLR
avl_reset_n => longidle_outer_loop[28].ACLR
avl_reset_n => longidle_outer_loop[29].ACLR
avl_reset_n => longidle_outer_loop[30].ACLR
avl_reset_n => longidle_outer_loop[31].ACLR
avl_reset_n => trfc[0].ACLR
avl_reset_n => trfc[1].ACLR
avl_reset_n => trfc[2].ACLR
avl_reset_n => trfc[3].ACLR
avl_reset_n => trfc[4].ACLR
avl_reset_n => trfc[5].ACLR
avl_reset_n => trfc[6].ACLR
avl_reset_n => trfc[7].ACLR
avl_reset_n => trcd[0].ACLR
avl_reset_n => trcd[1].ACLR
avl_reset_n => trcd[2].ACLR
avl_reset_n => trcd[3].ACLR
avl_reset_n => trcd[4].ACLR
avl_reset_n => trcd[5].ACLR
avl_reset_n => vfifo_decr_loop[0].ACLR
avl_reset_n => vfifo_decr_loop[1].ACLR
avl_reset_n => vfifo_decr_loop[2].ACLR
avl_reset_n => vfifo_decr_loop[3].ACLR
avl_reset_n => vfifo_decr_loop[4].ACLR
avl_reset_n => vfifo_wait[0].ACLR
avl_reset_n => vfifo_wait[1].ACLR
avl_reset_n => vfifo_wait[2].ACLR
avl_reset_n => vfifo_wait[3].ACLR
avl_reset_n => vfifo_wait[4].ACLR
avl_reset_n => vfifo_wait[5].ACLR
avl_reset_n => afi_mux_delay[0].ACLR
avl_reset_n => afi_mux_delay[1].ACLR
avl_reset_n => afi_mux_delay[2].ACLR
avl_reset_n => afi_mux_delay[3].ACLR
avl_reset_n => afi_mux_delay[4].ACLR
avl_reset_n => afi_mux_delay[5].ACLR
avl_reset_n => phase[0].ACLR
avl_reset_n => phase[1].ACLR
avl_reset_n => phase[2].ACLR
avl_reset_n => phase[3].ACLR
avl_reset_n => phase[4].ACLR
avl_reset_n => phase[5].ACLR
avl_reset_n => phase[6].ACLR
avl_reset_n => phase[7].ACLR
avl_reset_n => phase[8].ACLR
avl_reset_n => phase[9].ACLR
avl_reset_n => phase[10].ACLR
avl_reset_n => phase[11].ACLR
avl_reset_n => phase[12].ACLR
avl_reset_n => phase[13].ACLR
avl_reset_n => phase[14].ACLR
avl_reset_n => phase[15].ACLR
avl_reset_n => phase[16].ACLR
avl_reset_n => phase[17].ACLR
avl_reset_n => phase[18].ACLR
avl_reset_n => phase[19].ACLR
avl_reset_n => phase[20].ACLR
avl_reset_n => phase[21].ACLR
avl_reset_n => phase[22].ACLR
avl_reset_n => phase[23].ACLR
avl_reset_n => phase[24].ACLR
avl_reset_n => phase[25].ACLR
avl_reset_n => phase[26].ACLR
avl_reset_n => phase[27].ACLR
avl_reset_n => phase[28].ACLR
avl_reset_n => phase[29].ACLR
avl_reset_n => phase[30].ACLR
avl_reset_n => phase[31].ACLR
avl_reset_n => delay[0].ACLR
avl_reset_n => delay[1].ACLR
avl_reset_n => delay[2].ACLR
avl_reset_n => delay[3].ACLR
avl_reset_n => delay[4].ACLR
avl_reset_n => delay[5].ACLR
avl_reset_n => delay[6].ACLR
avl_reset_n => delay[7].ACLR
avl_reset_n => delay[8].ACLR
avl_reset_n => delay[9].ACLR
avl_reset_n => delay[10].ACLR
avl_reset_n => delay[11].ACLR
avl_reset_n => delay[12].ACLR
avl_reset_n => delay[13].ACLR
avl_reset_n => delay[14].ACLR
avl_reset_n => delay[15].ACLR
avl_reset_n => delay[16].ACLR
avl_reset_n => delay[17].ACLR
avl_reset_n => delay[18].ACLR
avl_reset_n => delay[19].ACLR
avl_reset_n => delay[20].ACLR
avl_reset_n => delay[21].ACLR
avl_reset_n => delay[22].ACLR
avl_reset_n => delay[23].ACLR
avl_reset_n => delay[24].ACLR
avl_reset_n => delay[25].ACLR
avl_reset_n => delay[26].ACLR
avl_reset_n => delay[27].ACLR
avl_reset_n => delay[28].ACLR
avl_reset_n => delay[29].ACLR
avl_reset_n => delay[30].ACLR
avl_reset_n => delay[31].ACLR
avl_reset_n => sample[0].ACLR
avl_reset_n => sample[1].ACLR
avl_reset_n => sample[2].ACLR
avl_reset_n => sample[3].ACLR
avl_reset_n => sample[4].ACLR
avl_reset_n => sample[5].ACLR
avl_reset_n => sample[6].ACLR
avl_reset_n => sample[7].ACLR
avl_reset_n => sample[8].ACLR
avl_reset_n => sample[9].ACLR
avl_reset_n => sample[10].ACLR
avl_reset_n => sample[11].ACLR
avl_reset_n => sample[12].ACLR
avl_reset_n => sample[13].ACLR
avl_reset_n => sample[14].ACLR
avl_reset_n => sample[15].ACLR
avl_reset_n => sample[16].ACLR
avl_reset_n => sample[17].ACLR
avl_reset_n => sample[18].ACLR
avl_reset_n => sample[19].ACLR
avl_reset_n => sample[20].ACLR
avl_reset_n => sample[21].ACLR
avl_reset_n => sample[22].ACLR
avl_reset_n => sample[23].ACLR
avl_reset_n => sample[24].ACLR
avl_reset_n => sample[25].ACLR
avl_reset_n => sample[26].ACLR
avl_reset_n => sample[27].ACLR
avl_reset_n => sample[28].ACLR
avl_reset_n => sample[29].ACLR
avl_reset_n => sample[30].ACLR
avl_reset_n => sample[31].ACLR
avl_reset_n => trkm_read~reg0.ACLR
avl_reset_n => trkm_writedata[0]~reg0.ACLR
avl_reset_n => trkm_writedata[1]~reg0.ACLR
avl_reset_n => trkm_writedata[2]~reg0.ACLR
avl_reset_n => trkm_writedata[3]~reg0.ACLR
avl_reset_n => trkm_writedata[4]~reg0.ACLR
avl_reset_n => trkm_writedata[5]~reg0.ACLR
avl_reset_n => trkm_writedata[6]~reg0.ACLR
avl_reset_n => trkm_writedata[7]~reg0.ACLR
avl_reset_n => trkm_writedata[8]~reg0.ACLR
avl_reset_n => trkm_writedata[9]~reg0.ACLR
avl_reset_n => trkm_writedata[10]~reg0.ACLR
avl_reset_n => trkm_writedata[11]~reg0.ACLR
avl_reset_n => trkm_writedata[12]~reg0.ACLR
avl_reset_n => trkm_writedata[13]~reg0.ACLR
avl_reset_n => trkm_writedata[14]~reg0.ACLR
avl_reset_n => trkm_writedata[15]~reg0.ACLR
avl_reset_n => trkm_writedata[16]~reg0.ACLR
avl_reset_n => trkm_writedata[17]~reg0.ACLR
avl_reset_n => trkm_writedata[18]~reg0.ACLR
avl_reset_n => trkm_writedata[19]~reg0.ACLR
avl_reset_n => trkm_writedata[20]~reg0.ACLR
avl_reset_n => trkm_writedata[21]~reg0.ACLR
avl_reset_n => trkm_writedata[22]~reg0.ACLR
avl_reset_n => trkm_writedata[23]~reg0.ACLR
avl_reset_n => trkm_writedata[24]~reg0.ACLR
avl_reset_n => trkm_writedata[25]~reg0.ACLR
avl_reset_n => trkm_writedata[26]~reg0.ACLR
avl_reset_n => trkm_writedata[27]~reg0.ACLR
avl_reset_n => trkm_writedata[28]~reg0.ACLR
avl_reset_n => trkm_writedata[29]~reg0.ACLR
avl_reset_n => trkm_writedata[30]~reg0.ACLR
avl_reset_n => trkm_writedata[31]~reg0.ACLR
avl_reset_n => trkm_write~reg0.ACLR
avl_reset_n => trkm_address[0]~reg0.ACLR
avl_reset_n => trkm_address[1]~reg0.ACLR
avl_reset_n => trkm_address[2]~reg0.ACLR
avl_reset_n => trkm_address[3]~reg0.ACLR
avl_reset_n => trkm_address[4]~reg0.ACLR
avl_reset_n => trkm_address[5]~reg0.ACLR
avl_reset_n => trkm_address[6]~reg0.ACLR
avl_reset_n => trkm_address[7]~reg0.ACLR
avl_reset_n => trkm_address[8]~reg0.ACLR
avl_reset_n => trkm_address[9]~reg0.ACLR
avl_reset_n => trkm_address[10]~reg0.ACLR
avl_reset_n => trkm_address[11]~reg0.ACLR
avl_reset_n => trkm_address[12]~reg0.ACLR
avl_reset_n => trkm_address[13]~reg0.ACLR
avl_reset_n => trkm_address[14]~reg0.ACLR
avl_reset_n => trkm_address[15]~reg0.ACLR
avl_reset_n => trkm_address[16]~reg0.ACLR
avl_reset_n => trkm_address[17]~reg0.ACLR
avl_reset_n => trkm_address[18]~reg0.ACLR
avl_reset_n => trkm_address[19]~reg0.ACLR
avl_reset_n => count[0].ACLR
avl_reset_n => count[1].ACLR
avl_reset_n => count[2].ACLR
avl_reset_n => count[3].ACLR
avl_reset_n => count[4].ACLR
avl_reset_n => count[5].ACLR
avl_reset_n => count[6].ACLR
avl_reset_n => count[7].ACLR
avl_reset_n => count[8].ACLR
avl_reset_n => count[9].ACLR
avl_reset_n => count[10].ACLR
avl_reset_n => count[11].ACLR
avl_reset_n => count[12].ACLR
avl_reset_n => count[13].ACLR
avl_reset_n => count[14].ACLR
avl_reset_n => count[15].ACLR
avl_reset_n => count[16].ACLR
avl_reset_n => count[17].ACLR
avl_reset_n => count[18].ACLR
avl_reset_n => count[19].ACLR
avl_reset_n => count[20].ACLR
avl_reset_n => count[21].ACLR
avl_reset_n => count[22].ACLR
avl_reset_n => count[23].ACLR
avl_reset_n => count[24].ACLR
avl_reset_n => count[25].ACLR
avl_reset_n => count[26].ACLR
avl_reset_n => count[27].ACLR
avl_reset_n => count[28].ACLR
avl_reset_n => count[29].ACLR
avl_reset_n => count[30].ACLR
avl_reset_n => count[31].ACLR
avl_reset_n => avl_long_ack.ACLR
avl_reset_n => avl_prdc_ack.ACLR
avl_reset_n => substate[0].ACLR
avl_reset_n => substate[1].ACLR
avl_reset_n => substate[2].ACLR
avl_reset_n => substate[3].ACLR
avl_reset_n => substate[4].ACLR
avl_reset_n => substate[5].ACLR
avl_reset_n => reset_jumplogic_done.ACLR
avl_reset_n => afi_ctl_trk_req_r3.ACLR
avl_reset_n => afi_ctl_trk_req_r2.ACLR
avl_reset_n => afi_ctl_trk_req_r.ACLR
avl_reset_n => longidle_counter[0].ACLR
avl_reset_n => longidle_counter[1].ACLR
avl_reset_n => longidle_counter[2].ACLR
avl_reset_n => longidle_counter[3].ACLR
avl_reset_n => longidle_counter[4].ACLR
avl_reset_n => longidle_counter[5].ACLR
avl_reset_n => longidle_counter[6].ACLR
avl_reset_n => longidle_counter[7].ACLR
avl_reset_n => longidle_counter[8].ACLR
avl_reset_n => longidle_counter[9].ACLR
avl_reset_n => longidle_counter[10].ACLR
avl_reset_n => longidle_counter[11].ACLR
avl_reset_n => longidle_counter[12].ACLR
avl_reset_n => longidle_counter[13].ACLR
avl_reset_n => longidle_counter[14].ACLR
avl_reset_n => longidle_counter[15].ACLR
avl_reset_n => longidle_counter[16].ACLR
avl_reset_n => longidle_counter[17].ACLR
avl_reset_n => longidle_counter[18].ACLR
avl_reset_n => longidle_counter[19].ACLR
avl_reset_n => longidle_counter[20].ACLR
avl_reset_n => longidle_counter[21].ACLR
avl_reset_n => longidle_counter[22].ACLR
avl_reset_n => longidle_counter[23].ACLR
avl_reset_n => decrement_vfifo.ACLR
avl_reset_n => increment_vfifo.ACLR
avl_reset_n => phase_result[0].ACLR
avl_reset_n => phase_result[1].ACLR
avl_reset_n => phase_result[2].ACLR
avl_reset_n => phase_result[3].ACLR
avl_reset_n => phase_result[4].ACLR
avl_reset_n => phase_result[5].ACLR
avl_reset_n => phase_result[6].ACLR
avl_reset_n => phase_result[7].ACLR
avl_reset_n => phase_result[8].ACLR
avl_reset_n => phase_result[9].ACLR
avl_reset_n => phase_result[10].ACLR
avl_reset_n => phase_result[11].ACLR
avl_reset_n => phase_result[12].ACLR
avl_reset_n => phase_result[13].ACLR
avl_reset_n => phase_result[14].ACLR
avl_reset_n => phase_result[15].ACLR
avl_reset_n => phase_result[16].ACLR
avl_reset_n => phase_result[17].ACLR
avl_reset_n => phase_result[18].ACLR
avl_reset_n => phase_result[19].ACLR
avl_reset_n => phase_result[20].ACLR
avl_reset_n => phase_result[21].ACLR
avl_reset_n => phase_result[22].ACLR
avl_reset_n => phase_result[23].ACLR
avl_reset_n => phase_result[24].ACLR
avl_reset_n => phase_result[25].ACLR
avl_reset_n => phase_result[26].ACLR
avl_reset_n => phase_result[27].ACLR
avl_reset_n => phase_result[28].ACLR
avl_reset_n => phase_result[29].ACLR
avl_reset_n => phase_result[30].ACLR
avl_reset_n => phase_result[31].ACLR
avl_reset_n => delay_result[0].ACLR
avl_reset_n => delay_result[1].ACLR
avl_reset_n => delay_result[2].ACLR
avl_reset_n => delay_result[3].ACLR
avl_reset_n => delay_result[4].ACLR
avl_reset_n => delay_result[5].ACLR
avl_reset_n => delay_result[6].ACLR
avl_reset_n => delay_result[7].ACLR
avl_reset_n => delay_result[8].ACLR
avl_reset_n => delay_result[9].ACLR
avl_reset_n => delay_result[10].ACLR
avl_reset_n => delay_result[11].ACLR
avl_reset_n => delay_result[12].ACLR
avl_reset_n => delay_result[13].ACLR
avl_reset_n => delay_result[14].ACLR
avl_reset_n => delay_result[15].ACLR
avl_reset_n => delay_result[16].ACLR
avl_reset_n => delay_result[17].ACLR
avl_reset_n => delay_result[18].ACLR
avl_reset_n => delay_result[19].ACLR
avl_reset_n => delay_result[20].ACLR
avl_reset_n => delay_result[21].ACLR
avl_reset_n => delay_result[22].ACLR
avl_reset_n => delay_result[23].ACLR
avl_reset_n => delay_result[24].ACLR
avl_reset_n => delay_result[25].ACLR
avl_reset_n => delay_result[26].ACLR
avl_reset_n => delay_result[27].ACLR
avl_reset_n => delay_result[28].ACLR
avl_reset_n => delay_result[29].ACLR
avl_reset_n => delay_result[30].ACLR
avl_reset_n => delay_result[31].ACLR
avl_reset_n => refresh_cnt[0].ACLR
avl_reset_n => refresh_cnt[1].ACLR
avl_reset_n => refresh_cnt[2].ACLR
avl_reset_n => refresh_cnt[3].ACLR
avl_reset_n => refresh_cnt[4].ACLR
avl_reset_n => refresh_cnt[5].ACLR
avl_reset_n => refresh_cnt[6].ACLR
avl_reset_n => refresh_cnt[7].ACLR
avl_reset_n => refresh_cnt[8].ACLR
avl_reset_n => refresh_cnt[9].ACLR
avl_reset_n => refresh_cnt[10].ACLR
avl_reset_n => refresh_cnt[11].ACLR
avl_reset_n => refresh_cnt[12].ACLR
avl_reset_n => refresh_cnt[13].ACLR
avl_reset_n => refresh_cnt[14].ACLR
avl_reset_n => refresh_cnt[15].ACLR
avl_reset_n => refresh_cnt[16].ACLR
avl_reset_n => refresh_cnt[17].ACLR
avl_reset_n => refresh_cnt[18].ACLR
avl_reset_n => refresh_cnt[19].ACLR
avl_reset_n => refresh_cnt[20].ACLR
avl_reset_n => refresh_cnt[21].ACLR
avl_reset_n => refresh_cnt[22].ACLR
avl_reset_n => refresh_cnt[23].ACLR
avl_reset_n => refresh_req.ACLR
avl_reset_n => reg_file[11][0].ACLR
avl_reset_n => reg_file[11][1].ACLR
avl_reset_n => reg_file[11][2].ACLR
avl_reset_n => reg_file[11][3].ACLR
avl_reset_n => reg_file[11][4].ACLR
avl_reset_n => reg_file[11][5].ACLR
avl_reset_n => reg_file[11][6].ACLR
avl_reset_n => reg_file[11][7].ACLR
avl_reset_n => reg_file[11][8].ACLR
avl_reset_n => reg_file[11][9].ACLR
avl_reset_n => reg_file[11][10].ACLR
avl_reset_n => reg_file[11][11].ACLR
avl_reset_n => reg_file[11][12].ACLR
avl_reset_n => reg_file[11][13].ACLR
avl_reset_n => reg_file[11][14].ACLR
avl_reset_n => reg_file[11][15].ACLR
avl_reset_n => reg_file[11][16].ACLR
avl_reset_n => reg_file[11][17].ACLR
avl_reset_n => reg_file[11][18].ACLR
avl_reset_n => reg_file[11][19].ACLR
avl_reset_n => reg_file[11][20].ACLR
avl_reset_n => reg_file[11][21].ACLR
avl_reset_n => reg_file[11][22].ACLR
avl_reset_n => reg_file[11][23].ACLR
avl_reset_n => reg_file[11][24].ACLR
avl_reset_n => reg_file[11][25].ACLR
avl_reset_n => reg_file[11][26].ACLR
avl_reset_n => reg_file[11][27].ACLR
avl_reset_n => reg_file[11][28].ACLR
avl_reset_n => reg_file[11][29].ACLR
avl_reset_n => reg_file[11][30].ACLR
avl_reset_n => reg_file[11][31].ACLR
avl_reset_n => reg_file[10][0].ACLR
avl_reset_n => reg_file[10][1].ACLR
avl_reset_n => reg_file[10][2].ACLR
avl_reset_n => reg_file[10][3].ACLR
avl_reset_n => reg_file[10][4].ACLR
avl_reset_n => reg_file[10][5].ACLR
avl_reset_n => reg_file[10][6].ACLR
avl_reset_n => reg_file[10][7].ACLR
avl_reset_n => reg_file[10][8].ACLR
avl_reset_n => reg_file[10][9].ACLR
avl_reset_n => reg_file[10][10].ACLR
avl_reset_n => reg_file[10][11].ACLR
avl_reset_n => reg_file[10][12].ACLR
avl_reset_n => reg_file[10][13].ACLR
avl_reset_n => reg_file[10][14].ACLR
avl_reset_n => reg_file[10][15].ACLR
avl_reset_n => reg_file[10][16].ACLR
avl_reset_n => reg_file[10][17].ACLR
avl_reset_n => reg_file[10][18].ACLR
avl_reset_n => reg_file[10][19].ACLR
avl_reset_n => reg_file[10][20].ACLR
avl_reset_n => reg_file[10][21].ACLR
avl_reset_n => reg_file[10][22].ACLR
avl_reset_n => reg_file[10][23].ACLR
avl_reset_n => reg_file[10][24].ACLR
avl_reset_n => reg_file[10][25].ACLR
avl_reset_n => reg_file[10][26].ACLR
avl_reset_n => reg_file[10][27].ACLR
avl_reset_n => reg_file[10][28].ACLR
avl_reset_n => reg_file[10][29].ACLR
avl_reset_n => reg_file[10][30].ACLR
avl_reset_n => reg_file[10][31].ACLR
avl_reset_n => reg_file[9][0].ACLR
avl_reset_n => reg_file[9][1].ACLR
avl_reset_n => reg_file[9][2].ACLR
avl_reset_n => reg_file[9][3].ACLR
avl_reset_n => reg_file[9][4].ACLR
avl_reset_n => reg_file[9][5].ACLR
avl_reset_n => reg_file[9][6].ACLR
avl_reset_n => reg_file[9][7].ACLR
avl_reset_n => reg_file[9][8].ACLR
avl_reset_n => reg_file[9][9].ACLR
avl_reset_n => reg_file[9][10].ACLR
avl_reset_n => reg_file[9][11].ACLR
avl_reset_n => reg_file[9][12].ACLR
avl_reset_n => reg_file[9][13].ACLR
avl_reset_n => reg_file[9][14].ACLR
avl_reset_n => reg_file[9][15].ACLR
avl_reset_n => reg_file[9][16].ACLR
avl_reset_n => reg_file[9][17].ACLR
avl_reset_n => reg_file[9][18].ACLR
avl_reset_n => reg_file[9][19].ACLR
avl_reset_n => reg_file[9][20].ACLR
avl_reset_n => reg_file[9][21].ACLR
avl_reset_n => reg_file[9][22].ACLR
avl_reset_n => reg_file[9][23].ACLR
avl_reset_n => reg_file[9][24].ACLR
avl_reset_n => reg_file[9][25].ACLR
avl_reset_n => reg_file[9][26].ACLR
avl_reset_n => reg_file[9][27].ACLR
avl_reset_n => reg_file[9][28].ACLR
avl_reset_n => reg_file[9][29].ACLR
avl_reset_n => reg_file[9][30].ACLR
avl_reset_n => reg_file[9][31].ACLR
avl_reset_n => reg_file[8][0].ACLR
avl_reset_n => reg_file[8][1].ACLR
avl_reset_n => reg_file[8][2].ACLR
avl_reset_n => reg_file[8][3].ACLR
avl_reset_n => reg_file[8][4].ACLR
avl_reset_n => reg_file[8][5].ACLR
avl_reset_n => reg_file[8][6].ACLR
avl_reset_n => reg_file[8][7].ACLR
avl_reset_n => reg_file[8][8].ACLR
avl_reset_n => reg_file[8][9].ACLR
avl_reset_n => reg_file[8][10].ACLR
avl_reset_n => reg_file[8][11].ACLR
avl_reset_n => reg_file[8][12].ACLR
avl_reset_n => reg_file[8][13].ACLR
avl_reset_n => reg_file[8][14].ACLR
avl_reset_n => reg_file[8][15].ACLR
avl_reset_n => reg_file[8][16].ACLR
avl_reset_n => reg_file[8][17].ACLR
avl_reset_n => reg_file[8][18].ACLR
avl_reset_n => reg_file[8][19].ACLR
avl_reset_n => reg_file[8][20].ACLR
avl_reset_n => reg_file[8][21].ACLR
avl_reset_n => reg_file[8][22].ACLR
avl_reset_n => reg_file[8][23].ACLR
avl_reset_n => reg_file[8][24].ACLR
avl_reset_n => reg_file[8][25].ACLR
avl_reset_n => reg_file[8][26].ACLR
avl_reset_n => reg_file[8][27].ACLR
avl_reset_n => reg_file[8][28].ACLR
avl_reset_n => reg_file[8][29].ACLR
avl_reset_n => reg_file[8][30].ACLR
avl_reset_n => reg_file[8][31].ACLR
avl_reset_n => reg_file[7][0].ACLR
avl_reset_n => reg_file[7][1].ACLR
avl_reset_n => reg_file[7][2].ACLR
avl_reset_n => reg_file[7][3].ACLR
avl_reset_n => reg_file[7][4].ACLR
avl_reset_n => reg_file[7][5].ACLR
avl_reset_n => reg_file[7][6].ACLR
avl_reset_n => reg_file[7][7].ACLR
avl_reset_n => reg_file[7][8].ACLR
avl_reset_n => reg_file[7][9].ACLR
avl_reset_n => reg_file[7][10].ACLR
avl_reset_n => reg_file[7][11].ACLR
avl_reset_n => reg_file[7][12].ACLR
avl_reset_n => reg_file[7][13].ACLR
avl_reset_n => reg_file[7][14].ACLR
avl_reset_n => reg_file[7][15].ACLR
avl_reset_n => reg_file[7][16].ACLR
avl_reset_n => reg_file[7][17].ACLR
avl_reset_n => reg_file[7][18].ACLR
avl_reset_n => reg_file[7][19].ACLR
avl_reset_n => reg_file[7][20].ACLR
avl_reset_n => reg_file[7][21].ACLR
avl_reset_n => reg_file[7][22].ACLR
avl_reset_n => reg_file[7][23].ACLR
avl_reset_n => reg_file[7][24].ACLR
avl_reset_n => reg_file[7][25].ACLR
avl_reset_n => reg_file[7][26].ACLR
avl_reset_n => reg_file[7][27].ACLR
avl_reset_n => reg_file[7][28].ACLR
avl_reset_n => reg_file[7][29].ACLR
avl_reset_n => reg_file[7][30].ACLR
avl_reset_n => reg_file[7][31].ACLR
avl_reset_n => reg_file[6][0].ACLR
avl_reset_n => reg_file[6][1].ACLR
avl_reset_n => reg_file[6][2].ACLR
avl_reset_n => reg_file[6][3].ACLR
avl_reset_n => reg_file[6][4].ACLR
avl_reset_n => reg_file[6][5].ACLR
avl_reset_n => reg_file[6][6].ACLR
avl_reset_n => reg_file[6][7].ACLR
avl_reset_n => reg_file[6][8].ACLR
avl_reset_n => reg_file[6][9].ACLR
avl_reset_n => reg_file[6][10].ACLR
avl_reset_n => reg_file[6][11].ACLR
avl_reset_n => reg_file[6][12].ACLR
avl_reset_n => reg_file[6][13].ACLR
avl_reset_n => reg_file[6][14].ACLR
avl_reset_n => reg_file[6][15].ACLR
avl_reset_n => reg_file[6][16].ACLR
avl_reset_n => reg_file[6][17].ACLR
avl_reset_n => reg_file[6][18].ACLR
avl_reset_n => reg_file[6][19].ACLR
avl_reset_n => reg_file[6][20].ACLR
avl_reset_n => reg_file[6][21].ACLR
avl_reset_n => reg_file[6][22].ACLR
avl_reset_n => reg_file[6][23].ACLR
avl_reset_n => reg_file[6][24].ACLR
avl_reset_n => reg_file[6][25].ACLR
avl_reset_n => reg_file[6][26].ACLR
avl_reset_n => reg_file[6][27].ACLR
avl_reset_n => reg_file[6][28].ACLR
avl_reset_n => reg_file[6][29].ACLR
avl_reset_n => reg_file[6][30].ACLR
avl_reset_n => reg_file[6][31].ACLR
avl_reset_n => reg_file[5][0].ACLR
avl_reset_n => reg_file[5][1].ACLR
avl_reset_n => reg_file[5][2].ACLR
avl_reset_n => reg_file[5][3].ACLR
avl_reset_n => reg_file[5][4].ACLR
avl_reset_n => reg_file[5][5].ACLR
avl_reset_n => reg_file[5][6].ACLR
avl_reset_n => reg_file[5][7].ACLR
avl_reset_n => reg_file[5][8].ACLR
avl_reset_n => reg_file[5][9].ACLR
avl_reset_n => reg_file[5][10].ACLR
avl_reset_n => reg_file[5][11].ACLR
avl_reset_n => reg_file[5][12].ACLR
avl_reset_n => reg_file[5][13].ACLR
avl_reset_n => reg_file[5][14].ACLR
avl_reset_n => reg_file[5][15].ACLR
avl_reset_n => reg_file[5][16].ACLR
avl_reset_n => reg_file[5][17].ACLR
avl_reset_n => reg_file[5][18].ACLR
avl_reset_n => reg_file[5][19].ACLR
avl_reset_n => reg_file[5][20].ACLR
avl_reset_n => reg_file[5][21].ACLR
avl_reset_n => reg_file[5][22].ACLR
avl_reset_n => reg_file[5][23].ACLR
avl_reset_n => reg_file[5][24].ACLR
avl_reset_n => reg_file[5][25].ACLR
avl_reset_n => reg_file[5][26].ACLR
avl_reset_n => reg_file[5][27].ACLR
avl_reset_n => reg_file[5][28].ACLR
avl_reset_n => reg_file[5][29].ACLR
avl_reset_n => reg_file[5][30].ACLR
avl_reset_n => reg_file[5][31].ACLR
avl_reset_n => reg_file[4][0].ACLR
avl_reset_n => reg_file[4][1].ACLR
avl_reset_n => reg_file[4][2].ACLR
avl_reset_n => reg_file[4][3].ACLR
avl_reset_n => reg_file[4][4].ACLR
avl_reset_n => reg_file[4][5].ACLR
avl_reset_n => reg_file[4][6].ACLR
avl_reset_n => reg_file[4][7].ACLR
avl_reset_n => reg_file[4][8].ACLR
avl_reset_n => reg_file[4][9].ACLR
avl_reset_n => reg_file[4][10].ACLR
avl_reset_n => reg_file[4][11].ACLR
avl_reset_n => reg_file[4][12].ACLR
avl_reset_n => reg_file[4][13].ACLR
avl_reset_n => reg_file[4][14].ACLR
avl_reset_n => reg_file[4][15].ACLR
avl_reset_n => reg_file[4][16].ACLR
avl_reset_n => reg_file[4][17].ACLR
avl_reset_n => reg_file[4][18].ACLR
avl_reset_n => reg_file[4][19].ACLR
avl_reset_n => reg_file[4][20].ACLR
avl_reset_n => reg_file[4][21].ACLR
avl_reset_n => reg_file[4][22].ACLR
avl_reset_n => reg_file[4][23].ACLR
avl_reset_n => reg_file[4][24].ACLR
avl_reset_n => reg_file[4][25].ACLR
avl_reset_n => reg_file[4][26].ACLR
avl_reset_n => reg_file[4][27].ACLR
avl_reset_n => reg_file[4][28].ACLR
avl_reset_n => reg_file[4][29].ACLR
avl_reset_n => reg_file[4][30].ACLR
avl_reset_n => reg_file[4][31].ACLR
avl_reset_n => reg_file[3][0].ACLR
avl_reset_n => reg_file[3][1].ACLR
avl_reset_n => reg_file[3][2].ACLR
avl_reset_n => reg_file[3][3].ACLR
avl_reset_n => reg_file[3][4].ACLR
avl_reset_n => reg_file[3][5].ACLR
avl_reset_n => reg_file[3][6].ACLR
avl_reset_n => reg_file[3][7].ACLR
avl_reset_n => reg_file[3][8].ACLR
avl_reset_n => reg_file[3][9].ACLR
avl_reset_n => reg_file[3][10].ACLR
avl_reset_n => reg_file[3][11].ACLR
avl_reset_n => reg_file[3][12].ACLR
avl_reset_n => reg_file[3][13].ACLR
avl_reset_n => reg_file[3][14].ACLR
avl_reset_n => reg_file[3][15].ACLR
avl_reset_n => reg_file[3][16].ACLR
avl_reset_n => reg_file[3][17].ACLR
avl_reset_n => reg_file[3][18].ACLR
avl_reset_n => reg_file[3][19].ACLR
avl_reset_n => reg_file[3][20].ACLR
avl_reset_n => reg_file[3][21].ACLR
avl_reset_n => reg_file[3][22].ACLR
avl_reset_n => reg_file[3][23].ACLR
avl_reset_n => reg_file[3][24].ACLR
avl_reset_n => reg_file[3][25].ACLR
avl_reset_n => reg_file[3][26].ACLR
avl_reset_n => reg_file[3][27].ACLR
avl_reset_n => reg_file[3][28].ACLR
avl_reset_n => reg_file[3][29].ACLR
avl_reset_n => reg_file[3][30].ACLR
avl_reset_n => reg_file[3][31].ACLR
avl_reset_n => reg_file[2][0].ACLR
avl_reset_n => reg_file[2][1].ACLR
avl_reset_n => reg_file[2][2].ACLR
avl_reset_n => reg_file[2][3].ACLR
avl_reset_n => reg_file[2][4].ACLR
avl_reset_n => reg_file[2][5].ACLR
avl_reset_n => reg_file[2][6].ACLR
avl_reset_n => reg_file[2][7].ACLR
avl_reset_n => reg_file[2][8].ACLR
avl_reset_n => reg_file[2][9].ACLR
avl_reset_n => reg_file[2][10].ACLR
avl_reset_n => reg_file[2][11].ACLR
avl_reset_n => reg_file[2][12].ACLR
avl_reset_n => reg_file[2][13].ACLR
avl_reset_n => reg_file[2][14].ACLR
avl_reset_n => reg_file[2][15].ACLR
avl_reset_n => reg_file[2][16].ACLR
avl_reset_n => reg_file[2][17].ACLR
avl_reset_n => reg_file[2][18].ACLR
avl_reset_n => reg_file[2][19].ACLR
avl_reset_n => reg_file[2][20].ACLR
avl_reset_n => reg_file[2][21].ACLR
avl_reset_n => reg_file[2][22].ACLR
avl_reset_n => reg_file[2][23].ACLR
avl_reset_n => reg_file[2][24].ACLR
avl_reset_n => reg_file[2][25].ACLR
avl_reset_n => reg_file[2][26].ACLR
avl_reset_n => reg_file[2][27].ACLR
avl_reset_n => reg_file[2][28].ACLR
avl_reset_n => reg_file[2][29].ACLR
avl_reset_n => reg_file[2][30].ACLR
avl_reset_n => reg_file[2][31].ACLR
avl_reset_n => reg_file[1][0].ACLR
avl_reset_n => reg_file[1][1].ACLR
avl_reset_n => reg_file[1][2].ACLR
avl_reset_n => reg_file[1][3].ACLR
avl_reset_n => reg_file[1][4].ACLR
avl_reset_n => reg_file[1][5].ACLR
avl_reset_n => reg_file[1][6].ACLR
avl_reset_n => reg_file[1][7].ACLR
avl_reset_n => reg_file[1][8].ACLR
avl_reset_n => reg_file[1][9].ACLR
avl_reset_n => reg_file[1][10].ACLR
avl_reset_n => reg_file[1][11].ACLR
avl_reset_n => reg_file[1][12].ACLR
avl_reset_n => reg_file[1][13].ACLR
avl_reset_n => reg_file[1][14].ACLR
avl_reset_n => reg_file[1][15].ACLR
avl_reset_n => reg_file[1][16].ACLR
avl_reset_n => reg_file[1][17].ACLR
avl_reset_n => reg_file[1][18].ACLR
avl_reset_n => reg_file[1][19].ACLR
avl_reset_n => reg_file[1][20].ACLR
avl_reset_n => reg_file[1][21].ACLR
avl_reset_n => reg_file[1][22].ACLR
avl_reset_n => reg_file[1][23].ACLR
avl_reset_n => reg_file[1][24].ACLR
avl_reset_n => reg_file[1][25].ACLR
avl_reset_n => reg_file[1][26].ACLR
avl_reset_n => reg_file[1][27].ACLR
avl_reset_n => reg_file[1][28].ACLR
avl_reset_n => reg_file[1][29].ACLR
avl_reset_n => reg_file[1][30].ACLR
avl_reset_n => reg_file[1][31].ACLR
avl_reset_n => reg_file[0][0].ACLR
avl_reset_n => reg_file[0][1].ACLR
avl_reset_n => reg_file[0][2].ACLR
avl_reset_n => reg_file[0][3].ACLR
avl_reset_n => reg_file[0][4].ACLR
avl_reset_n => reg_file[0][5].ACLR
avl_reset_n => reg_file[0][6].ACLR
avl_reset_n => reg_file[0][7].ACLR
avl_reset_n => reg_file[0][8].ACLR
avl_reset_n => reg_file[0][9].ACLR
avl_reset_n => reg_file[0][10].ACLR
avl_reset_n => reg_file[0][11].ACLR
avl_reset_n => reg_file[0][12].ACLR
avl_reset_n => reg_file[0][13].ACLR
avl_reset_n => reg_file[0][14].ACLR
avl_reset_n => reg_file[0][15].ACLR
avl_reset_n => reg_file[0][16].ACLR
avl_reset_n => reg_file[0][17].ACLR
avl_reset_n => reg_file[0][18].ACLR
avl_reset_n => reg_file[0][19].ACLR
avl_reset_n => reg_file[0][20].ACLR
avl_reset_n => reg_file[0][21].ACLR
avl_reset_n => reg_file[0][22].ACLR
avl_reset_n => reg_file[0][23].ACLR
avl_reset_n => reg_file[0][24].ACLR
avl_reset_n => reg_file[0][25].ACLR
avl_reset_n => reg_file[0][26].ACLR
avl_reset_n => reg_file[0][27].ACLR
avl_reset_n => reg_file[0][28].ACLR
avl_reset_n => reg_file[0][29].ACLR
avl_reset_n => reg_file[0][30].ACLR
avl_reset_n => reg_file[0][31].ACLR
avl_reset_n => avl_state~21.DATAIN
trkm_address[0] <= trkm_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[1] <= trkm_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[2] <= trkm_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[3] <= trkm_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[4] <= trkm_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[5] <= trkm_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[6] <= trkm_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[7] <= trkm_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[8] <= trkm_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[9] <= trkm_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[10] <= trkm_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[11] <= trkm_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[12] <= trkm_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[13] <= trkm_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[14] <= trkm_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[15] <= trkm_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[16] <= trkm_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[17] <= trkm_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[18] <= trkm_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_address[19] <= trkm_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_write <= trkm_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[0] <= trkm_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[1] <= trkm_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[2] <= trkm_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[3] <= trkm_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[4] <= trkm_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[5] <= trkm_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[6] <= trkm_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[7] <= trkm_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[8] <= trkm_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[9] <= trkm_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[10] <= trkm_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[11] <= trkm_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[12] <= trkm_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[13] <= trkm_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[14] <= trkm_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[15] <= trkm_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[16] <= trkm_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[17] <= trkm_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[18] <= trkm_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[19] <= trkm_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[20] <= trkm_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[21] <= trkm_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[22] <= trkm_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[23] <= trkm_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[24] <= trkm_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[25] <= trkm_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[26] <= trkm_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[27] <= trkm_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[28] <= trkm_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[29] <= trkm_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[30] <= trkm_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_writedata[31] <= trkm_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_read <= trkm_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
trkm_readdata[0] => sample.DATAB
trkm_readdata[0] => delay.DATAB
trkm_readdata[0] => phase.DATAB
trkm_readdata[1] => sample.DATAB
trkm_readdata[1] => delay.DATAB
trkm_readdata[1] => phase.DATAB
trkm_readdata[2] => sample.DATAB
trkm_readdata[2] => delay.DATAB
trkm_readdata[2] => phase.DATAB
trkm_readdata[3] => sample.DATAB
trkm_readdata[3] => delay.DATAB
trkm_readdata[3] => phase.DATAB
trkm_readdata[4] => sample.DATAB
trkm_readdata[4] => delay.DATAB
trkm_readdata[4] => phase.DATAB
trkm_readdata[5] => sample.DATAB
trkm_readdata[5] => delay.DATAB
trkm_readdata[5] => phase.DATAB
trkm_readdata[6] => sample.DATAB
trkm_readdata[6] => delay.DATAB
trkm_readdata[6] => phase.DATAB
trkm_readdata[7] => sample.DATAB
trkm_readdata[7] => delay.DATAB
trkm_readdata[7] => phase.DATAB
trkm_readdata[8] => sample.DATAB
trkm_readdata[8] => delay.DATAB
trkm_readdata[8] => phase.DATAB
trkm_readdata[9] => sample.DATAB
trkm_readdata[9] => delay.DATAB
trkm_readdata[9] => phase.DATAB
trkm_readdata[10] => sample.DATAB
trkm_readdata[10] => delay.DATAB
trkm_readdata[10] => phase.DATAB
trkm_readdata[11] => sample.DATAB
trkm_readdata[11] => delay.DATAB
trkm_readdata[11] => phase.DATAB
trkm_readdata[12] => sample.DATAB
trkm_readdata[12] => delay.DATAB
trkm_readdata[12] => phase.DATAB
trkm_readdata[13] => sample.DATAB
trkm_readdata[13] => delay.DATAB
trkm_readdata[13] => phase.DATAB
trkm_readdata[14] => sample.DATAB
trkm_readdata[14] => delay.DATAB
trkm_readdata[14] => phase.DATAB
trkm_readdata[15] => sample.DATAB
trkm_readdata[15] => delay.DATAB
trkm_readdata[15] => phase.DATAB
trkm_readdata[16] => sample.DATAB
trkm_readdata[16] => delay.DATAB
trkm_readdata[16] => phase.DATAB
trkm_readdata[17] => sample.DATAB
trkm_readdata[17] => delay.DATAB
trkm_readdata[17] => phase.DATAB
trkm_readdata[18] => sample.DATAB
trkm_readdata[18] => delay.DATAB
trkm_readdata[18] => phase.DATAB
trkm_readdata[19] => sample.DATAB
trkm_readdata[19] => delay.DATAB
trkm_readdata[19] => phase.DATAB
trkm_readdata[20] => sample.DATAB
trkm_readdata[20] => delay.DATAB
trkm_readdata[20] => phase.DATAB
trkm_readdata[21] => sample.DATAB
trkm_readdata[21] => delay.DATAB
trkm_readdata[21] => phase.DATAB
trkm_readdata[22] => sample.DATAB
trkm_readdata[22] => delay.DATAB
trkm_readdata[22] => phase.DATAB
trkm_readdata[23] => sample.DATAB
trkm_readdata[23] => delay.DATAB
trkm_readdata[23] => phase.DATAB
trkm_readdata[24] => sample.DATAB
trkm_readdata[24] => delay.DATAB
trkm_readdata[24] => phase.DATAB
trkm_readdata[25] => sample.DATAB
trkm_readdata[25] => delay.DATAB
trkm_readdata[25] => phase.DATAB
trkm_readdata[26] => sample.DATAB
trkm_readdata[26] => delay.DATAB
trkm_readdata[26] => phase.DATAB
trkm_readdata[27] => sample.DATAB
trkm_readdata[27] => delay.DATAB
trkm_readdata[27] => phase.DATAB
trkm_readdata[28] => sample.DATAB
trkm_readdata[28] => delay.DATAB
trkm_readdata[28] => phase.DATAB
trkm_readdata[29] => sample.DATAB
trkm_readdata[29] => delay.DATAB
trkm_readdata[29] => phase.DATAB
trkm_readdata[30] => sample.DATAB
trkm_readdata[30] => delay.DATAB
trkm_readdata[30] => phase.DATAB
trkm_readdata[31] => sample.DATAB
trkm_readdata[31] => delay.DATAB
trkm_readdata[31] => phase.DATAB
trkm_waitrequest => always7.IN1
trkm_waitrequest => always7.IN1
trkm_waitrequest => always7.IN1
trkm_waitrequest => always7.IN1
trkm_waitrequest => always7.IN1
trkm_waitrequest => always7.IN1
trkm_waitrequest => always7.IN1
trkm_waitrequest => always7.IN1
trkm_waitrequest => always7.IN1
trkm_waitrequest => always5.IN1
trks_address[0] => Mux0.IN7
trks_address[0] => Mux1.IN7
trks_address[0] => Mux2.IN7
trks_address[0] => Mux3.IN7
trks_address[0] => Mux4.IN7
trks_address[0] => Mux5.IN7
trks_address[0] => Mux6.IN7
trks_address[0] => Mux7.IN7
trks_address[0] => Mux8.IN7
trks_address[0] => Mux9.IN7
trks_address[0] => Mux10.IN7
trks_address[0] => Mux11.IN7
trks_address[0] => Mux12.IN7
trks_address[0] => Mux13.IN7
trks_address[0] => Mux14.IN7
trks_address[0] => Mux15.IN7
trks_address[0] => Mux16.IN7
trks_address[0] => Mux17.IN7
trks_address[0] => Mux18.IN7
trks_address[0] => Mux19.IN7
trks_address[0] => Mux20.IN7
trks_address[0] => Mux21.IN7
trks_address[0] => Mux22.IN7
trks_address[0] => Mux23.IN7
trks_address[0] => Mux24.IN7
trks_address[0] => Mux25.IN7
trks_address[0] => Mux26.IN7
trks_address[0] => Mux27.IN7
trks_address[0] => Mux28.IN7
trks_address[0] => Mux29.IN7
trks_address[0] => Mux30.IN7
trks_address[0] => Mux31.IN7
trks_address[0] => Decoder1.IN3
trks_address[1] => Mux0.IN6
trks_address[1] => Mux1.IN6
trks_address[1] => Mux2.IN6
trks_address[1] => Mux3.IN6
trks_address[1] => Mux4.IN6
trks_address[1] => Mux5.IN6
trks_address[1] => Mux6.IN6
trks_address[1] => Mux7.IN6
trks_address[1] => Mux8.IN6
trks_address[1] => Mux9.IN6
trks_address[1] => Mux10.IN6
trks_address[1] => Mux11.IN6
trks_address[1] => Mux12.IN6
trks_address[1] => Mux13.IN6
trks_address[1] => Mux14.IN6
trks_address[1] => Mux15.IN6
trks_address[1] => Mux16.IN6
trks_address[1] => Mux17.IN6
trks_address[1] => Mux18.IN6
trks_address[1] => Mux19.IN6
trks_address[1] => Mux20.IN6
trks_address[1] => Mux21.IN6
trks_address[1] => Mux22.IN6
trks_address[1] => Mux23.IN6
trks_address[1] => Mux24.IN6
trks_address[1] => Mux25.IN6
trks_address[1] => Mux26.IN6
trks_address[1] => Mux27.IN6
trks_address[1] => Mux28.IN6
trks_address[1] => Mux29.IN6
trks_address[1] => Mux30.IN6
trks_address[1] => Mux31.IN6
trks_address[1] => Decoder1.IN2
trks_address[2] => Mux0.IN5
trks_address[2] => Mux1.IN5
trks_address[2] => Mux2.IN5
trks_address[2] => Mux3.IN5
trks_address[2] => Mux4.IN5
trks_address[2] => Mux5.IN5
trks_address[2] => Mux6.IN5
trks_address[2] => Mux7.IN5
trks_address[2] => Mux8.IN5
trks_address[2] => Mux9.IN5
trks_address[2] => Mux10.IN5
trks_address[2] => Mux11.IN5
trks_address[2] => Mux12.IN5
trks_address[2] => Mux13.IN5
trks_address[2] => Mux14.IN5
trks_address[2] => Mux15.IN5
trks_address[2] => Mux16.IN5
trks_address[2] => Mux17.IN5
trks_address[2] => Mux18.IN5
trks_address[2] => Mux19.IN5
trks_address[2] => Mux20.IN5
trks_address[2] => Mux21.IN5
trks_address[2] => Mux22.IN5
trks_address[2] => Mux23.IN5
trks_address[2] => Mux24.IN5
trks_address[2] => Mux25.IN5
trks_address[2] => Mux26.IN5
trks_address[2] => Mux27.IN5
trks_address[2] => Mux28.IN5
trks_address[2] => Mux29.IN5
trks_address[2] => Mux30.IN5
trks_address[2] => Mux31.IN5
trks_address[2] => Decoder1.IN1
trks_address[3] => Mux0.IN4
trks_address[3] => Mux1.IN4
trks_address[3] => Mux2.IN4
trks_address[3] => Mux3.IN4
trks_address[3] => Mux4.IN4
trks_address[3] => Mux5.IN4
trks_address[3] => Mux6.IN4
trks_address[3] => Mux7.IN4
trks_address[3] => Mux8.IN4
trks_address[3] => Mux9.IN4
trks_address[3] => Mux10.IN4
trks_address[3] => Mux11.IN4
trks_address[3] => Mux12.IN4
trks_address[3] => Mux13.IN4
trks_address[3] => Mux14.IN4
trks_address[3] => Mux15.IN4
trks_address[3] => Mux16.IN4
trks_address[3] => Mux17.IN4
trks_address[3] => Mux18.IN4
trks_address[3] => Mux19.IN4
trks_address[3] => Mux20.IN4
trks_address[3] => Mux21.IN4
trks_address[3] => Mux22.IN4
trks_address[3] => Mux23.IN4
trks_address[3] => Mux24.IN4
trks_address[3] => Mux25.IN4
trks_address[3] => Mux26.IN4
trks_address[3] => Mux27.IN4
trks_address[3] => Mux28.IN4
trks_address[3] => Mux29.IN4
trks_address[3] => Mux30.IN4
trks_address[3] => Mux31.IN4
trks_address[3] => Decoder1.IN0
trks_address[4] => LessThan2.IN4
trks_address[5] => LessThan2.IN3
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_write => reg_file.OUTPUTSELECT
trks_writedata[0] => reg_file.DATAB
trks_writedata[0] => reg_file.DATAB
trks_writedata[0] => reg_file.DATAB
trks_writedata[0] => reg_file.DATAB
trks_writedata[0] => reg_file.DATAB
trks_writedata[0] => reg_file.DATAB
trks_writedata[0] => reg_file.DATAB
trks_writedata[0] => reg_file.DATAB
trks_writedata[0] => reg_file.DATAB
trks_writedata[0] => reg_file.DATAB
trks_writedata[0] => reg_file.DATAB
trks_writedata[0] => reg_file.DATAB
trks_writedata[1] => reg_file.DATAB
trks_writedata[1] => reg_file.DATAB
trks_writedata[1] => reg_file.DATAB
trks_writedata[1] => reg_file.DATAB
trks_writedata[1] => reg_file.DATAB
trks_writedata[1] => reg_file.DATAB
trks_writedata[1] => reg_file.DATAB
trks_writedata[1] => reg_file.DATAB
trks_writedata[1] => reg_file.DATAB
trks_writedata[1] => reg_file.DATAB
trks_writedata[1] => reg_file.DATAB
trks_writedata[1] => reg_file.DATAB
trks_writedata[2] => reg_file.DATAB
trks_writedata[2] => reg_file.DATAB
trks_writedata[2] => reg_file.DATAB
trks_writedata[2] => reg_file.DATAB
trks_writedata[2] => reg_file.DATAB
trks_writedata[2] => reg_file.DATAB
trks_writedata[2] => reg_file.DATAB
trks_writedata[2] => reg_file.DATAB
trks_writedata[2] => reg_file.DATAB
trks_writedata[2] => reg_file.DATAB
trks_writedata[2] => reg_file.DATAB
trks_writedata[2] => reg_file.DATAB
trks_writedata[3] => reg_file.DATAB
trks_writedata[3] => reg_file.DATAB
trks_writedata[3] => reg_file.DATAB
trks_writedata[3] => reg_file.DATAB
trks_writedata[3] => reg_file.DATAB
trks_writedata[3] => reg_file.DATAB
trks_writedata[3] => reg_file.DATAB
trks_writedata[3] => reg_file.DATAB
trks_writedata[3] => reg_file.DATAB
trks_writedata[3] => reg_file.DATAB
trks_writedata[3] => reg_file.DATAB
trks_writedata[3] => reg_file.DATAB
trks_writedata[4] => reg_file.DATAB
trks_writedata[4] => reg_file.DATAB
trks_writedata[4] => reg_file.DATAB
trks_writedata[4] => reg_file.DATAB
trks_writedata[4] => reg_file.DATAB
trks_writedata[4] => reg_file.DATAB
trks_writedata[4] => reg_file.DATAB
trks_writedata[4] => reg_file.DATAB
trks_writedata[4] => reg_file.DATAB
trks_writedata[4] => reg_file.DATAB
trks_writedata[4] => reg_file.DATAB
trks_writedata[4] => reg_file.DATAB
trks_writedata[5] => reg_file.DATAB
trks_writedata[5] => reg_file.DATAB
trks_writedata[5] => reg_file.DATAB
trks_writedata[5] => reg_file.DATAB
trks_writedata[5] => reg_file.DATAB
trks_writedata[5] => reg_file.DATAB
trks_writedata[5] => reg_file.DATAB
trks_writedata[5] => reg_file.DATAB
trks_writedata[5] => reg_file.DATAB
trks_writedata[5] => reg_file.DATAB
trks_writedata[5] => reg_file.DATAB
trks_writedata[5] => reg_file.DATAB
trks_writedata[6] => reg_file.DATAB
trks_writedata[6] => reg_file.DATAB
trks_writedata[6] => reg_file.DATAB
trks_writedata[6] => reg_file.DATAB
trks_writedata[6] => reg_file.DATAB
trks_writedata[6] => reg_file.DATAB
trks_writedata[6] => reg_file.DATAB
trks_writedata[6] => reg_file.DATAB
trks_writedata[6] => reg_file.DATAB
trks_writedata[6] => reg_file.DATAB
trks_writedata[6] => reg_file.DATAB
trks_writedata[6] => reg_file.DATAB
trks_writedata[7] => reg_file.DATAB
trks_writedata[7] => reg_file.DATAB
trks_writedata[7] => reg_file.DATAB
trks_writedata[7] => reg_file.DATAB
trks_writedata[7] => reg_file.DATAB
trks_writedata[7] => reg_file.DATAB
trks_writedata[7] => reg_file.DATAB
trks_writedata[7] => reg_file.DATAB
trks_writedata[7] => reg_file.DATAB
trks_writedata[7] => reg_file.DATAB
trks_writedata[7] => reg_file.DATAB
trks_writedata[7] => reg_file.DATAB
trks_writedata[8] => reg_file.DATAB
trks_writedata[8] => reg_file.DATAB
trks_writedata[8] => reg_file.DATAB
trks_writedata[8] => reg_file.DATAB
trks_writedata[8] => reg_file.DATAB
trks_writedata[8] => reg_file.DATAB
trks_writedata[8] => reg_file.DATAB
trks_writedata[8] => reg_file.DATAB
trks_writedata[8] => reg_file.DATAB
trks_writedata[8] => reg_file.DATAB
trks_writedata[8] => reg_file.DATAB
trks_writedata[8] => reg_file.DATAB
trks_writedata[9] => reg_file.DATAB
trks_writedata[9] => reg_file.DATAB
trks_writedata[9] => reg_file.DATAB
trks_writedata[9] => reg_file.DATAB
trks_writedata[9] => reg_file.DATAB
trks_writedata[9] => reg_file.DATAB
trks_writedata[9] => reg_file.DATAB
trks_writedata[9] => reg_file.DATAB
trks_writedata[9] => reg_file.DATAB
trks_writedata[9] => reg_file.DATAB
trks_writedata[9] => reg_file.DATAB
trks_writedata[9] => reg_file.DATAB
trks_writedata[10] => reg_file.DATAB
trks_writedata[10] => reg_file.DATAB
trks_writedata[10] => reg_file.DATAB
trks_writedata[10] => reg_file.DATAB
trks_writedata[10] => reg_file.DATAB
trks_writedata[10] => reg_file.DATAB
trks_writedata[10] => reg_file.DATAB
trks_writedata[10] => reg_file.DATAB
trks_writedata[10] => reg_file.DATAB
trks_writedata[10] => reg_file.DATAB
trks_writedata[10] => reg_file.DATAB
trks_writedata[10] => reg_file.DATAB
trks_writedata[11] => reg_file.DATAB
trks_writedata[11] => reg_file.DATAB
trks_writedata[11] => reg_file.DATAB
trks_writedata[11] => reg_file.DATAB
trks_writedata[11] => reg_file.DATAB
trks_writedata[11] => reg_file.DATAB
trks_writedata[11] => reg_file.DATAB
trks_writedata[11] => reg_file.DATAB
trks_writedata[11] => reg_file.DATAB
trks_writedata[11] => reg_file.DATAB
trks_writedata[11] => reg_file.DATAB
trks_writedata[11] => reg_file.DATAB
trks_writedata[12] => reg_file.DATAB
trks_writedata[12] => reg_file.DATAB
trks_writedata[12] => reg_file.DATAB
trks_writedata[12] => reg_file.DATAB
trks_writedata[12] => reg_file.DATAB
trks_writedata[12] => reg_file.DATAB
trks_writedata[12] => reg_file.DATAB
trks_writedata[12] => reg_file.DATAB
trks_writedata[12] => reg_file.DATAB
trks_writedata[12] => reg_file.DATAB
trks_writedata[12] => reg_file.DATAB
trks_writedata[12] => reg_file.DATAB
trks_writedata[13] => reg_file.DATAB
trks_writedata[13] => reg_file.DATAB
trks_writedata[13] => reg_file.DATAB
trks_writedata[13] => reg_file.DATAB
trks_writedata[13] => reg_file.DATAB
trks_writedata[13] => reg_file.DATAB
trks_writedata[13] => reg_file.DATAB
trks_writedata[13] => reg_file.DATAB
trks_writedata[13] => reg_file.DATAB
trks_writedata[13] => reg_file.DATAB
trks_writedata[13] => reg_file.DATAB
trks_writedata[13] => reg_file.DATAB
trks_writedata[14] => reg_file.DATAB
trks_writedata[14] => reg_file.DATAB
trks_writedata[14] => reg_file.DATAB
trks_writedata[14] => reg_file.DATAB
trks_writedata[14] => reg_file.DATAB
trks_writedata[14] => reg_file.DATAB
trks_writedata[14] => reg_file.DATAB
trks_writedata[14] => reg_file.DATAB
trks_writedata[14] => reg_file.DATAB
trks_writedata[14] => reg_file.DATAB
trks_writedata[14] => reg_file.DATAB
trks_writedata[14] => reg_file.DATAB
trks_writedata[15] => reg_file.DATAB
trks_writedata[15] => reg_file.DATAB
trks_writedata[15] => reg_file.DATAB
trks_writedata[15] => reg_file.DATAB
trks_writedata[15] => reg_file.DATAB
trks_writedata[15] => reg_file.DATAB
trks_writedata[15] => reg_file.DATAB
trks_writedata[15] => reg_file.DATAB
trks_writedata[15] => reg_file.DATAB
trks_writedata[15] => reg_file.DATAB
trks_writedata[15] => reg_file.DATAB
trks_writedata[15] => reg_file.DATAB
trks_writedata[16] => reg_file.DATAB
trks_writedata[16] => reg_file.DATAB
trks_writedata[16] => reg_file.DATAB
trks_writedata[16] => reg_file.DATAB
trks_writedata[16] => reg_file.DATAB
trks_writedata[16] => reg_file.DATAB
trks_writedata[16] => reg_file.DATAB
trks_writedata[16] => reg_file.DATAB
trks_writedata[16] => reg_file.DATAB
trks_writedata[16] => reg_file.DATAB
trks_writedata[16] => reg_file.DATAB
trks_writedata[16] => reg_file.DATAB
trks_writedata[17] => reg_file.DATAB
trks_writedata[17] => reg_file.DATAB
trks_writedata[17] => reg_file.DATAB
trks_writedata[17] => reg_file.DATAB
trks_writedata[17] => reg_file.DATAB
trks_writedata[17] => reg_file.DATAB
trks_writedata[17] => reg_file.DATAB
trks_writedata[17] => reg_file.DATAB
trks_writedata[17] => reg_file.DATAB
trks_writedata[17] => reg_file.DATAB
trks_writedata[17] => reg_file.DATAB
trks_writedata[17] => reg_file.DATAB
trks_writedata[18] => reg_file.DATAB
trks_writedata[18] => reg_file.DATAB
trks_writedata[18] => reg_file.DATAB
trks_writedata[18] => reg_file.DATAB
trks_writedata[18] => reg_file.DATAB
trks_writedata[18] => reg_file.DATAB
trks_writedata[18] => reg_file.DATAB
trks_writedata[18] => reg_file.DATAB
trks_writedata[18] => reg_file.DATAB
trks_writedata[18] => reg_file.DATAB
trks_writedata[18] => reg_file.DATAB
trks_writedata[18] => reg_file.DATAB
trks_writedata[19] => reg_file.DATAB
trks_writedata[19] => reg_file.DATAB
trks_writedata[19] => reg_file.DATAB
trks_writedata[19] => reg_file.DATAB
trks_writedata[19] => reg_file.DATAB
trks_writedata[19] => reg_file.DATAB
trks_writedata[19] => reg_file.DATAB
trks_writedata[19] => reg_file.DATAB
trks_writedata[19] => reg_file.DATAB
trks_writedata[19] => reg_file.DATAB
trks_writedata[19] => reg_file.DATAB
trks_writedata[19] => reg_file.DATAB
trks_writedata[20] => reg_file.DATAB
trks_writedata[20] => reg_file.DATAB
trks_writedata[20] => reg_file.DATAB
trks_writedata[20] => reg_file.DATAB
trks_writedata[20] => reg_file.DATAB
trks_writedata[20] => reg_file.DATAB
trks_writedata[20] => reg_file.DATAB
trks_writedata[20] => reg_file.DATAB
trks_writedata[20] => reg_file.DATAB
trks_writedata[20] => reg_file.DATAB
trks_writedata[20] => reg_file.DATAB
trks_writedata[20] => reg_file.DATAB
trks_writedata[21] => reg_file.DATAB
trks_writedata[21] => reg_file.DATAB
trks_writedata[21] => reg_file.DATAB
trks_writedata[21] => reg_file.DATAB
trks_writedata[21] => reg_file.DATAB
trks_writedata[21] => reg_file.DATAB
trks_writedata[21] => reg_file.DATAB
trks_writedata[21] => reg_file.DATAB
trks_writedata[21] => reg_file.DATAB
trks_writedata[21] => reg_file.DATAB
trks_writedata[21] => reg_file.DATAB
trks_writedata[21] => reg_file.DATAB
trks_writedata[22] => reg_file.DATAB
trks_writedata[22] => reg_file.DATAB
trks_writedata[22] => reg_file.DATAB
trks_writedata[22] => reg_file.DATAB
trks_writedata[22] => reg_file.DATAB
trks_writedata[22] => reg_file.DATAB
trks_writedata[22] => reg_file.DATAB
trks_writedata[22] => reg_file.DATAB
trks_writedata[22] => reg_file.DATAB
trks_writedata[22] => reg_file.DATAB
trks_writedata[22] => reg_file.DATAB
trks_writedata[22] => reg_file.DATAB
trks_writedata[23] => reg_file.DATAB
trks_writedata[23] => reg_file.DATAB
trks_writedata[23] => reg_file.DATAB
trks_writedata[23] => reg_file.DATAB
trks_writedata[23] => reg_file.DATAB
trks_writedata[23] => reg_file.DATAB
trks_writedata[23] => reg_file.DATAB
trks_writedata[23] => reg_file.DATAB
trks_writedata[23] => reg_file.DATAB
trks_writedata[23] => reg_file.DATAB
trks_writedata[23] => reg_file.DATAB
trks_writedata[23] => reg_file.DATAB
trks_writedata[24] => reg_file.DATAB
trks_writedata[24] => reg_file.DATAB
trks_writedata[24] => reg_file.DATAB
trks_writedata[24] => reg_file.DATAB
trks_writedata[24] => reg_file.DATAB
trks_writedata[24] => reg_file.DATAB
trks_writedata[24] => reg_file.DATAB
trks_writedata[24] => reg_file.DATAB
trks_writedata[24] => reg_file.DATAB
trks_writedata[24] => reg_file.DATAB
trks_writedata[24] => reg_file.DATAB
trks_writedata[24] => reg_file.DATAB
trks_writedata[25] => reg_file.DATAB
trks_writedata[25] => reg_file.DATAB
trks_writedata[25] => reg_file.DATAB
trks_writedata[25] => reg_file.DATAB
trks_writedata[25] => reg_file.DATAB
trks_writedata[25] => reg_file.DATAB
trks_writedata[25] => reg_file.DATAB
trks_writedata[25] => reg_file.DATAB
trks_writedata[25] => reg_file.DATAB
trks_writedata[25] => reg_file.DATAB
trks_writedata[25] => reg_file.DATAB
trks_writedata[25] => reg_file.DATAB
trks_writedata[26] => reg_file.DATAB
trks_writedata[26] => reg_file.DATAB
trks_writedata[26] => reg_file.DATAB
trks_writedata[26] => reg_file.DATAB
trks_writedata[26] => reg_file.DATAB
trks_writedata[26] => reg_file.DATAB
trks_writedata[26] => reg_file.DATAB
trks_writedata[26] => reg_file.DATAB
trks_writedata[26] => reg_file.DATAB
trks_writedata[26] => reg_file.DATAB
trks_writedata[26] => reg_file.DATAB
trks_writedata[26] => reg_file.DATAB
trks_writedata[27] => reg_file.DATAB
trks_writedata[27] => reg_file.DATAB
trks_writedata[27] => reg_file.DATAB
trks_writedata[27] => reg_file.DATAB
trks_writedata[27] => reg_file.DATAB
trks_writedata[27] => reg_file.DATAB
trks_writedata[27] => reg_file.DATAB
trks_writedata[27] => reg_file.DATAB
trks_writedata[27] => reg_file.DATAB
trks_writedata[27] => reg_file.DATAB
trks_writedata[27] => reg_file.DATAB
trks_writedata[27] => reg_file.DATAB
trks_writedata[28] => reg_file.DATAB
trks_writedata[28] => reg_file.DATAB
trks_writedata[28] => reg_file.DATAB
trks_writedata[28] => reg_file.DATAB
trks_writedata[28] => reg_file.DATAB
trks_writedata[28] => reg_file.DATAB
trks_writedata[28] => reg_file.DATAB
trks_writedata[28] => reg_file.DATAB
trks_writedata[28] => reg_file.DATAB
trks_writedata[28] => reg_file.DATAB
trks_writedata[28] => reg_file.DATAB
trks_writedata[28] => reg_file.DATAB
trks_writedata[29] => reg_file.DATAB
trks_writedata[29] => reg_file.DATAB
trks_writedata[29] => reg_file.DATAB
trks_writedata[29] => reg_file.DATAB
trks_writedata[29] => reg_file.DATAB
trks_writedata[29] => reg_file.DATAB
trks_writedata[29] => reg_file.DATAB
trks_writedata[29] => reg_file.DATAB
trks_writedata[29] => reg_file.DATAB
trks_writedata[29] => reg_file.DATAB
trks_writedata[29] => reg_file.DATAB
trks_writedata[29] => reg_file.DATAB
trks_writedata[30] => reg_file.DATAB
trks_writedata[30] => reg_file.DATAB
trks_writedata[30] => reg_file.DATAB
trks_writedata[30] => reg_file.DATAB
trks_writedata[30] => reg_file.DATAB
trks_writedata[30] => reg_file.DATAB
trks_writedata[30] => reg_file.DATAB
trks_writedata[30] => reg_file.DATAB
trks_writedata[30] => reg_file.DATAB
trks_writedata[30] => reg_file.DATAB
trks_writedata[30] => reg_file.DATAB
trks_writedata[30] => reg_file.DATAB
trks_writedata[31] => reg_file.DATAB
trks_writedata[31] => reg_file.DATAB
trks_writedata[31] => reg_file.DATAB
trks_writedata[31] => reg_file.DATAB
trks_writedata[31] => reg_file.DATAB
trks_writedata[31] => reg_file.DATAB
trks_writedata[31] => reg_file.DATAB
trks_writedata[31] => reg_file.DATAB
trks_writedata[31] => reg_file.DATAB
trks_writedata[31] => reg_file.DATAB
trks_writedata[31] => reg_file.DATAB
trks_writedata[31] => reg_file.DATAB
trks_read => ~NO_FANOUT~
trks_readdata[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
trks_readdata[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
trks_waitrequest <= always5.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem
clk1 => clk1.IN1
reset1 => ~NO_FANOUT~
clken1 => clken1.IN1
s1_address[0] => s1_address[0].IN1
s1_address[1] => s1_address[1].IN1
s1_address[2] => s1_address[2].IN1
s1_address[3] => s1_address[3].IN1
s1_address[4] => s1_address[4].IN1
s1_address[5] => s1_address[5].IN1
s1_address[6] => s1_address[6].IN1
s1_address[7] => s1_address[7].IN1
s1_address[8] => s1_address[8].IN1
s1_address[9] => s1_address[9].IN1
s1_address[10] => s1_address[10].IN1
s1_address[11] => s1_address[11].IN1
s1_be[0] => s1_be[0].IN1
s1_be[1] => s1_be[1].IN1
s1_be[2] => s1_be[2].IN1
s1_be[3] => s1_be[3].IN1
s1_chipselect => wren.IN0
s1_write => wren.IN1
s1_writedata[0] => s1_writedata[0].IN1
s1_writedata[1] => s1_writedata[1].IN1
s1_writedata[2] => s1_writedata[2].IN1
s1_writedata[3] => s1_writedata[3].IN1
s1_writedata[4] => s1_writedata[4].IN1
s1_writedata[5] => s1_writedata[5].IN1
s1_writedata[6] => s1_writedata[6].IN1
s1_writedata[7] => s1_writedata[7].IN1
s1_writedata[8] => s1_writedata[8].IN1
s1_writedata[9] => s1_writedata[9].IN1
s1_writedata[10] => s1_writedata[10].IN1
s1_writedata[11] => s1_writedata[11].IN1
s1_writedata[12] => s1_writedata[12].IN1
s1_writedata[13] => s1_writedata[13].IN1
s1_writedata[14] => s1_writedata[14].IN1
s1_writedata[15] => s1_writedata[15].IN1
s1_writedata[16] => s1_writedata[16].IN1
s1_writedata[17] => s1_writedata[17].IN1
s1_writedata[18] => s1_writedata[18].IN1
s1_writedata[19] => s1_writedata[19].IN1
s1_writedata[20] => s1_writedata[20].IN1
s1_writedata[21] => s1_writedata[21].IN1
s1_writedata[22] => s1_writedata[22].IN1
s1_writedata[23] => s1_writedata[23].IN1
s1_writedata[24] => s1_writedata[24].IN1
s1_writedata[25] => s1_writedata[25].IN1
s1_writedata[26] => s1_writedata[26].IN1
s1_writedata[27] => s1_writedata[27].IN1
s1_writedata[28] => s1_writedata[28].IN1
s1_writedata[29] => s1_writedata[29].IN1
s1_writedata[30] => s1_writedata[30].IN1
s1_writedata[31] => s1_writedata[31].IN1
s1_readdata[0] <= altsyncram:the_altsyncram.q_a
s1_readdata[1] <= altsyncram:the_altsyncram.q_a
s1_readdata[2] <= altsyncram:the_altsyncram.q_a
s1_readdata[3] <= altsyncram:the_altsyncram.q_a
s1_readdata[4] <= altsyncram:the_altsyncram.q_a
s1_readdata[5] <= altsyncram:the_altsyncram.q_a
s1_readdata[6] <= altsyncram:the_altsyncram.q_a
s1_readdata[7] <= altsyncram:the_altsyncram.q_a
s1_readdata[8] <= altsyncram:the_altsyncram.q_a
s1_readdata[9] <= altsyncram:the_altsyncram.q_a
s1_readdata[10] <= altsyncram:the_altsyncram.q_a
s1_readdata[11] <= altsyncram:the_altsyncram.q_a
s1_readdata[12] <= altsyncram:the_altsyncram.q_a
s1_readdata[13] <= altsyncram:the_altsyncram.q_a
s1_readdata[14] <= altsyncram:the_altsyncram.q_a
s1_readdata[15] <= altsyncram:the_altsyncram.q_a
s1_readdata[16] <= altsyncram:the_altsyncram.q_a
s1_readdata[17] <= altsyncram:the_altsyncram.q_a
s1_readdata[18] <= altsyncram:the_altsyncram.q_a
s1_readdata[19] <= altsyncram:the_altsyncram.q_a
s1_readdata[20] <= altsyncram:the_altsyncram.q_a
s1_readdata[21] <= altsyncram:the_altsyncram.q_a
s1_readdata[22] <= altsyncram:the_altsyncram.q_a
s1_readdata[23] <= altsyncram:the_altsyncram.q_a
s1_readdata[24] <= altsyncram:the_altsyncram.q_a
s1_readdata[25] <= altsyncram:the_altsyncram.q_a
s1_readdata[26] <= altsyncram:the_altsyncram.q_a
s1_readdata[27] <= altsyncram:the_altsyncram.q_a
s1_readdata[28] <= altsyncram:the_altsyncram.q_a
s1_readdata[29] <= altsyncram:the_altsyncram.q_a
s1_readdata[30] <= altsyncram:the_altsyncram.q_a
s1_readdata[31] <= altsyncram:the_altsyncram.q_a


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram
wren_a => altsyncram_hlj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hlj1:auto_generated.data_a[0]
data_a[1] => altsyncram_hlj1:auto_generated.data_a[1]
data_a[2] => altsyncram_hlj1:auto_generated.data_a[2]
data_a[3] => altsyncram_hlj1:auto_generated.data_a[3]
data_a[4] => altsyncram_hlj1:auto_generated.data_a[4]
data_a[5] => altsyncram_hlj1:auto_generated.data_a[5]
data_a[6] => altsyncram_hlj1:auto_generated.data_a[6]
data_a[7] => altsyncram_hlj1:auto_generated.data_a[7]
data_a[8] => altsyncram_hlj1:auto_generated.data_a[8]
data_a[9] => altsyncram_hlj1:auto_generated.data_a[9]
data_a[10] => altsyncram_hlj1:auto_generated.data_a[10]
data_a[11] => altsyncram_hlj1:auto_generated.data_a[11]
data_a[12] => altsyncram_hlj1:auto_generated.data_a[12]
data_a[13] => altsyncram_hlj1:auto_generated.data_a[13]
data_a[14] => altsyncram_hlj1:auto_generated.data_a[14]
data_a[15] => altsyncram_hlj1:auto_generated.data_a[15]
data_a[16] => altsyncram_hlj1:auto_generated.data_a[16]
data_a[17] => altsyncram_hlj1:auto_generated.data_a[17]
data_a[18] => altsyncram_hlj1:auto_generated.data_a[18]
data_a[19] => altsyncram_hlj1:auto_generated.data_a[19]
data_a[20] => altsyncram_hlj1:auto_generated.data_a[20]
data_a[21] => altsyncram_hlj1:auto_generated.data_a[21]
data_a[22] => altsyncram_hlj1:auto_generated.data_a[22]
data_a[23] => altsyncram_hlj1:auto_generated.data_a[23]
data_a[24] => altsyncram_hlj1:auto_generated.data_a[24]
data_a[25] => altsyncram_hlj1:auto_generated.data_a[25]
data_a[26] => altsyncram_hlj1:auto_generated.data_a[26]
data_a[27] => altsyncram_hlj1:auto_generated.data_a[27]
data_a[28] => altsyncram_hlj1:auto_generated.data_a[28]
data_a[29] => altsyncram_hlj1:auto_generated.data_a[29]
data_a[30] => altsyncram_hlj1:auto_generated.data_a[30]
data_a[31] => altsyncram_hlj1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hlj1:auto_generated.address_a[0]
address_a[1] => altsyncram_hlj1:auto_generated.address_a[1]
address_a[2] => altsyncram_hlj1:auto_generated.address_a[2]
address_a[3] => altsyncram_hlj1:auto_generated.address_a[3]
address_a[4] => altsyncram_hlj1:auto_generated.address_a[4]
address_a[5] => altsyncram_hlj1:auto_generated.address_a[5]
address_a[6] => altsyncram_hlj1:auto_generated.address_a[6]
address_a[7] => altsyncram_hlj1:auto_generated.address_a[7]
address_a[8] => altsyncram_hlj1:auto_generated.address_a[8]
address_a[9] => altsyncram_hlj1:auto_generated.address_a[9]
address_a[10] => altsyncram_hlj1:auto_generated.address_a[10]
address_a[11] => altsyncram_hlj1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hlj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_hlj1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_hlj1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_hlj1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_hlj1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_hlj1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hlj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hlj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hlj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hlj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hlj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hlj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hlj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hlj1:auto_generated.q_a[7]
q_a[8] <= altsyncram_hlj1:auto_generated.q_a[8]
q_a[9] <= altsyncram_hlj1:auto_generated.q_a[9]
q_a[10] <= altsyncram_hlj1:auto_generated.q_a[10]
q_a[11] <= altsyncram_hlj1:auto_generated.q_a[11]
q_a[12] <= altsyncram_hlj1:auto_generated.q_a[12]
q_a[13] <= altsyncram_hlj1:auto_generated.q_a[13]
q_a[14] <= altsyncram_hlj1:auto_generated.q_a[14]
q_a[15] <= altsyncram_hlj1:auto_generated.q_a[15]
q_a[16] <= altsyncram_hlj1:auto_generated.q_a[16]
q_a[17] <= altsyncram_hlj1:auto_generated.q_a[17]
q_a[18] <= altsyncram_hlj1:auto_generated.q_a[18]
q_a[19] <= altsyncram_hlj1:auto_generated.q_a[19]
q_a[20] <= altsyncram_hlj1:auto_generated.q_a[20]
q_a[21] <= altsyncram_hlj1:auto_generated.q_a[21]
q_a[22] <= altsyncram_hlj1:auto_generated.q_a[22]
q_a[23] <= altsyncram_hlj1:auto_generated.q_a[23]
q_a[24] <= altsyncram_hlj1:auto_generated.q_a[24]
q_a[25] <= altsyncram_hlj1:auto_generated.q_a[25]
q_a[26] <= altsyncram_hlj1:auto_generated.q_a[26]
q_a[27] <= altsyncram_hlj1:auto_generated.q_a[27]
q_a[28] <= altsyncram_hlj1:auto_generated.q_a[28]
q_a[29] <= altsyncram_hlj1:auto_generated.q_a[29]
q_a[30] <= altsyncram_hlj1:auto_generated.q_a[30]
q_a[31] <= altsyncram_hlj1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_hlj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0
avl_clk_out_clk_clk => avl_clk_out_clk_clk.IN39
cpu_inst_reset_n_reset_bridge_in_reset_reset => cpu_inst_reset_n_reset_bridge_in_reset_reset.IN39
sequencer_trk_mgr_inst_avl_reset_reset_bridge_in_reset_reset => ~NO_FANOUT~
cpu_inst_data_master_address[0] => cpu_inst_data_master_address[0].IN1
cpu_inst_data_master_address[1] => cpu_inst_data_master_address[1].IN1
cpu_inst_data_master_address[2] => cpu_inst_data_master_address[2].IN1
cpu_inst_data_master_address[3] => cpu_inst_data_master_address[3].IN1
cpu_inst_data_master_address[4] => cpu_inst_data_master_address[4].IN1
cpu_inst_data_master_address[5] => cpu_inst_data_master_address[5].IN1
cpu_inst_data_master_address[6] => cpu_inst_data_master_address[6].IN1
cpu_inst_data_master_address[7] => cpu_inst_data_master_address[7].IN1
cpu_inst_data_master_address[8] => cpu_inst_data_master_address[8].IN1
cpu_inst_data_master_address[9] => cpu_inst_data_master_address[9].IN1
cpu_inst_data_master_address[10] => cpu_inst_data_master_address[10].IN1
cpu_inst_data_master_address[11] => cpu_inst_data_master_address[11].IN1
cpu_inst_data_master_address[12] => cpu_inst_data_master_address[12].IN1
cpu_inst_data_master_address[13] => cpu_inst_data_master_address[13].IN1
cpu_inst_data_master_address[14] => cpu_inst_data_master_address[14].IN1
cpu_inst_data_master_address[15] => cpu_inst_data_master_address[15].IN1
cpu_inst_data_master_address[16] => cpu_inst_data_master_address[16].IN1
cpu_inst_data_master_address[17] => cpu_inst_data_master_address[17].IN1
cpu_inst_data_master_address[18] => cpu_inst_data_master_address[18].IN1
cpu_inst_data_master_address[19] => cpu_inst_data_master_address[19].IN1
cpu_inst_data_master_waitrequest <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_waitrequest
cpu_inst_data_master_byteenable[0] => cpu_inst_data_master_byteenable[0].IN1
cpu_inst_data_master_byteenable[1] => cpu_inst_data_master_byteenable[1].IN1
cpu_inst_data_master_byteenable[2] => cpu_inst_data_master_byteenable[2].IN1
cpu_inst_data_master_byteenable[3] => cpu_inst_data_master_byteenable[3].IN1
cpu_inst_data_master_read => cpu_inst_data_master_read.IN1
cpu_inst_data_master_readdata[0] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[1] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[2] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[3] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[4] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[5] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[6] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[7] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[8] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[9] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[10] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[11] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[12] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[13] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[14] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[15] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[16] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[17] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[18] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[19] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[20] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[21] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[22] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[23] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[24] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[25] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[26] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[27] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[28] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[29] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[30] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[31] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_write => cpu_inst_data_master_write.IN1
cpu_inst_data_master_writedata[0] => cpu_inst_data_master_writedata[0].IN1
cpu_inst_data_master_writedata[1] => cpu_inst_data_master_writedata[1].IN1
cpu_inst_data_master_writedata[2] => cpu_inst_data_master_writedata[2].IN1
cpu_inst_data_master_writedata[3] => cpu_inst_data_master_writedata[3].IN1
cpu_inst_data_master_writedata[4] => cpu_inst_data_master_writedata[4].IN1
cpu_inst_data_master_writedata[5] => cpu_inst_data_master_writedata[5].IN1
cpu_inst_data_master_writedata[6] => cpu_inst_data_master_writedata[6].IN1
cpu_inst_data_master_writedata[7] => cpu_inst_data_master_writedata[7].IN1
cpu_inst_data_master_writedata[8] => cpu_inst_data_master_writedata[8].IN1
cpu_inst_data_master_writedata[9] => cpu_inst_data_master_writedata[9].IN1
cpu_inst_data_master_writedata[10] => cpu_inst_data_master_writedata[10].IN1
cpu_inst_data_master_writedata[11] => cpu_inst_data_master_writedata[11].IN1
cpu_inst_data_master_writedata[12] => cpu_inst_data_master_writedata[12].IN1
cpu_inst_data_master_writedata[13] => cpu_inst_data_master_writedata[13].IN1
cpu_inst_data_master_writedata[14] => cpu_inst_data_master_writedata[14].IN1
cpu_inst_data_master_writedata[15] => cpu_inst_data_master_writedata[15].IN1
cpu_inst_data_master_writedata[16] => cpu_inst_data_master_writedata[16].IN1
cpu_inst_data_master_writedata[17] => cpu_inst_data_master_writedata[17].IN1
cpu_inst_data_master_writedata[18] => cpu_inst_data_master_writedata[18].IN1
cpu_inst_data_master_writedata[19] => cpu_inst_data_master_writedata[19].IN1
cpu_inst_data_master_writedata[20] => cpu_inst_data_master_writedata[20].IN1
cpu_inst_data_master_writedata[21] => cpu_inst_data_master_writedata[21].IN1
cpu_inst_data_master_writedata[22] => cpu_inst_data_master_writedata[22].IN1
cpu_inst_data_master_writedata[23] => cpu_inst_data_master_writedata[23].IN1
cpu_inst_data_master_writedata[24] => cpu_inst_data_master_writedata[24].IN1
cpu_inst_data_master_writedata[25] => cpu_inst_data_master_writedata[25].IN1
cpu_inst_data_master_writedata[26] => cpu_inst_data_master_writedata[26].IN1
cpu_inst_data_master_writedata[27] => cpu_inst_data_master_writedata[27].IN1
cpu_inst_data_master_writedata[28] => cpu_inst_data_master_writedata[28].IN1
cpu_inst_data_master_writedata[29] => cpu_inst_data_master_writedata[29].IN1
cpu_inst_data_master_writedata[30] => cpu_inst_data_master_writedata[30].IN1
cpu_inst_data_master_writedata[31] => cpu_inst_data_master_writedata[31].IN1
cpu_inst_instruction_master_address[0] => cpu_inst_instruction_master_address[0].IN1
cpu_inst_instruction_master_address[1] => cpu_inst_instruction_master_address[1].IN1
cpu_inst_instruction_master_address[2] => cpu_inst_instruction_master_address[2].IN1
cpu_inst_instruction_master_address[3] => cpu_inst_instruction_master_address[3].IN1
cpu_inst_instruction_master_address[4] => cpu_inst_instruction_master_address[4].IN1
cpu_inst_instruction_master_address[5] => cpu_inst_instruction_master_address[5].IN1
cpu_inst_instruction_master_address[6] => cpu_inst_instruction_master_address[6].IN1
cpu_inst_instruction_master_address[7] => cpu_inst_instruction_master_address[7].IN1
cpu_inst_instruction_master_address[8] => cpu_inst_instruction_master_address[8].IN1
cpu_inst_instruction_master_address[9] => cpu_inst_instruction_master_address[9].IN1
cpu_inst_instruction_master_address[10] => cpu_inst_instruction_master_address[10].IN1
cpu_inst_instruction_master_address[11] => cpu_inst_instruction_master_address[11].IN1
cpu_inst_instruction_master_address[12] => cpu_inst_instruction_master_address[12].IN1
cpu_inst_instruction_master_address[13] => cpu_inst_instruction_master_address[13].IN1
cpu_inst_instruction_master_address[14] => cpu_inst_instruction_master_address[14].IN1
cpu_inst_instruction_master_address[15] => cpu_inst_instruction_master_address[15].IN1
cpu_inst_instruction_master_address[16] => cpu_inst_instruction_master_address[16].IN1
cpu_inst_instruction_master_waitrequest <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_waitrequest
cpu_inst_instruction_master_read => cpu_inst_instruction_master_read.IN1
cpu_inst_instruction_master_readdata[0] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[1] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[2] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[3] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[4] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[5] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[6] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[7] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[8] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[9] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[10] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[11] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[12] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[13] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[14] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[15] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[16] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[17] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[18] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[19] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[20] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[21] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[22] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[23] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[24] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[25] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[26] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[27] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[28] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[29] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[30] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[31] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
sequencer_trk_mgr_inst_trkm_address[0] => sequencer_trk_mgr_inst_trkm_address[0].IN1
sequencer_trk_mgr_inst_trkm_address[1] => sequencer_trk_mgr_inst_trkm_address[1].IN1
sequencer_trk_mgr_inst_trkm_address[2] => sequencer_trk_mgr_inst_trkm_address[2].IN1
sequencer_trk_mgr_inst_trkm_address[3] => sequencer_trk_mgr_inst_trkm_address[3].IN1
sequencer_trk_mgr_inst_trkm_address[4] => sequencer_trk_mgr_inst_trkm_address[4].IN1
sequencer_trk_mgr_inst_trkm_address[5] => sequencer_trk_mgr_inst_trkm_address[5].IN1
sequencer_trk_mgr_inst_trkm_address[6] => sequencer_trk_mgr_inst_trkm_address[6].IN1
sequencer_trk_mgr_inst_trkm_address[7] => sequencer_trk_mgr_inst_trkm_address[7].IN1
sequencer_trk_mgr_inst_trkm_address[8] => sequencer_trk_mgr_inst_trkm_address[8].IN1
sequencer_trk_mgr_inst_trkm_address[9] => sequencer_trk_mgr_inst_trkm_address[9].IN1
sequencer_trk_mgr_inst_trkm_address[10] => sequencer_trk_mgr_inst_trkm_address[10].IN1
sequencer_trk_mgr_inst_trkm_address[11] => sequencer_trk_mgr_inst_trkm_address[11].IN1
sequencer_trk_mgr_inst_trkm_address[12] => sequencer_trk_mgr_inst_trkm_address[12].IN1
sequencer_trk_mgr_inst_trkm_address[13] => sequencer_trk_mgr_inst_trkm_address[13].IN1
sequencer_trk_mgr_inst_trkm_address[14] => sequencer_trk_mgr_inst_trkm_address[14].IN1
sequencer_trk_mgr_inst_trkm_address[15] => sequencer_trk_mgr_inst_trkm_address[15].IN1
sequencer_trk_mgr_inst_trkm_address[16] => sequencer_trk_mgr_inst_trkm_address[16].IN1
sequencer_trk_mgr_inst_trkm_address[17] => sequencer_trk_mgr_inst_trkm_address[17].IN1
sequencer_trk_mgr_inst_trkm_address[18] => sequencer_trk_mgr_inst_trkm_address[18].IN1
sequencer_trk_mgr_inst_trkm_address[19] => sequencer_trk_mgr_inst_trkm_address[19].IN1
sequencer_trk_mgr_inst_trkm_waitrequest <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_waitrequest
sequencer_trk_mgr_inst_trkm_read => sequencer_trk_mgr_inst_trkm_read.IN1
sequencer_trk_mgr_inst_trkm_readdata[0] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[1] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[2] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[3] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[4] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[5] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[6] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[7] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[8] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[9] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[10] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[11] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[12] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[13] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[14] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[15] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[16] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[17] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[18] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[19] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[20] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[21] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[22] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[23] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[24] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[25] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[26] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[27] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[28] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[29] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[30] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_readdata[31] <= altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator.av_readdata
sequencer_trk_mgr_inst_trkm_write => sequencer_trk_mgr_inst_trkm_write.IN1
sequencer_trk_mgr_inst_trkm_writedata[0] => sequencer_trk_mgr_inst_trkm_writedata[0].IN1
sequencer_trk_mgr_inst_trkm_writedata[1] => sequencer_trk_mgr_inst_trkm_writedata[1].IN1
sequencer_trk_mgr_inst_trkm_writedata[2] => sequencer_trk_mgr_inst_trkm_writedata[2].IN1
sequencer_trk_mgr_inst_trkm_writedata[3] => sequencer_trk_mgr_inst_trkm_writedata[3].IN1
sequencer_trk_mgr_inst_trkm_writedata[4] => sequencer_trk_mgr_inst_trkm_writedata[4].IN1
sequencer_trk_mgr_inst_trkm_writedata[5] => sequencer_trk_mgr_inst_trkm_writedata[5].IN1
sequencer_trk_mgr_inst_trkm_writedata[6] => sequencer_trk_mgr_inst_trkm_writedata[6].IN1
sequencer_trk_mgr_inst_trkm_writedata[7] => sequencer_trk_mgr_inst_trkm_writedata[7].IN1
sequencer_trk_mgr_inst_trkm_writedata[8] => sequencer_trk_mgr_inst_trkm_writedata[8].IN1
sequencer_trk_mgr_inst_trkm_writedata[9] => sequencer_trk_mgr_inst_trkm_writedata[9].IN1
sequencer_trk_mgr_inst_trkm_writedata[10] => sequencer_trk_mgr_inst_trkm_writedata[10].IN1
sequencer_trk_mgr_inst_trkm_writedata[11] => sequencer_trk_mgr_inst_trkm_writedata[11].IN1
sequencer_trk_mgr_inst_trkm_writedata[12] => sequencer_trk_mgr_inst_trkm_writedata[12].IN1
sequencer_trk_mgr_inst_trkm_writedata[13] => sequencer_trk_mgr_inst_trkm_writedata[13].IN1
sequencer_trk_mgr_inst_trkm_writedata[14] => sequencer_trk_mgr_inst_trkm_writedata[14].IN1
sequencer_trk_mgr_inst_trkm_writedata[15] => sequencer_trk_mgr_inst_trkm_writedata[15].IN1
sequencer_trk_mgr_inst_trkm_writedata[16] => sequencer_trk_mgr_inst_trkm_writedata[16].IN1
sequencer_trk_mgr_inst_trkm_writedata[17] => sequencer_trk_mgr_inst_trkm_writedata[17].IN1
sequencer_trk_mgr_inst_trkm_writedata[18] => sequencer_trk_mgr_inst_trkm_writedata[18].IN1
sequencer_trk_mgr_inst_trkm_writedata[19] => sequencer_trk_mgr_inst_trkm_writedata[19].IN1
sequencer_trk_mgr_inst_trkm_writedata[20] => sequencer_trk_mgr_inst_trkm_writedata[20].IN1
sequencer_trk_mgr_inst_trkm_writedata[21] => sequencer_trk_mgr_inst_trkm_writedata[21].IN1
sequencer_trk_mgr_inst_trkm_writedata[22] => sequencer_trk_mgr_inst_trkm_writedata[22].IN1
sequencer_trk_mgr_inst_trkm_writedata[23] => sequencer_trk_mgr_inst_trkm_writedata[23].IN1
sequencer_trk_mgr_inst_trkm_writedata[24] => sequencer_trk_mgr_inst_trkm_writedata[24].IN1
sequencer_trk_mgr_inst_trkm_writedata[25] => sequencer_trk_mgr_inst_trkm_writedata[25].IN1
sequencer_trk_mgr_inst_trkm_writedata[26] => sequencer_trk_mgr_inst_trkm_writedata[26].IN1
sequencer_trk_mgr_inst_trkm_writedata[27] => sequencer_trk_mgr_inst_trkm_writedata[27].IN1
sequencer_trk_mgr_inst_trkm_writedata[28] => sequencer_trk_mgr_inst_trkm_writedata[28].IN1
sequencer_trk_mgr_inst_trkm_writedata[29] => sequencer_trk_mgr_inst_trkm_writedata[29].IN1
sequencer_trk_mgr_inst_trkm_writedata[30] => sequencer_trk_mgr_inst_trkm_writedata[30].IN1
sequencer_trk_mgr_inst_trkm_writedata[31] => sequencer_trk_mgr_inst_trkm_writedata[31].IN1
hphy_bridge_s0_address[0] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_address
hphy_bridge_s0_address[1] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_address
hphy_bridge_s0_address[2] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_address
hphy_bridge_s0_address[3] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_address
hphy_bridge_s0_address[4] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_address
hphy_bridge_s0_address[5] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_address
hphy_bridge_s0_address[6] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_address
hphy_bridge_s0_address[7] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_address
hphy_bridge_s0_address[8] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_address
hphy_bridge_s0_address[9] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_address
hphy_bridge_s0_address[10] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_address
hphy_bridge_s0_address[11] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_address
hphy_bridge_s0_address[12] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_address
hphy_bridge_s0_address[13] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_address
hphy_bridge_s0_address[14] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_address
hphy_bridge_s0_address[15] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_address
hphy_bridge_s0_write <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_write
hphy_bridge_s0_read <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_read
hphy_bridge_s0_readdata[0] => hphy_bridge_s0_readdata[0].IN1
hphy_bridge_s0_readdata[1] => hphy_bridge_s0_readdata[1].IN1
hphy_bridge_s0_readdata[2] => hphy_bridge_s0_readdata[2].IN1
hphy_bridge_s0_readdata[3] => hphy_bridge_s0_readdata[3].IN1
hphy_bridge_s0_readdata[4] => hphy_bridge_s0_readdata[4].IN1
hphy_bridge_s0_readdata[5] => hphy_bridge_s0_readdata[5].IN1
hphy_bridge_s0_readdata[6] => hphy_bridge_s0_readdata[6].IN1
hphy_bridge_s0_readdata[7] => hphy_bridge_s0_readdata[7].IN1
hphy_bridge_s0_readdata[8] => hphy_bridge_s0_readdata[8].IN1
hphy_bridge_s0_readdata[9] => hphy_bridge_s0_readdata[9].IN1
hphy_bridge_s0_readdata[10] => hphy_bridge_s0_readdata[10].IN1
hphy_bridge_s0_readdata[11] => hphy_bridge_s0_readdata[11].IN1
hphy_bridge_s0_readdata[12] => hphy_bridge_s0_readdata[12].IN1
hphy_bridge_s0_readdata[13] => hphy_bridge_s0_readdata[13].IN1
hphy_bridge_s0_readdata[14] => hphy_bridge_s0_readdata[14].IN1
hphy_bridge_s0_readdata[15] => hphy_bridge_s0_readdata[15].IN1
hphy_bridge_s0_readdata[16] => hphy_bridge_s0_readdata[16].IN1
hphy_bridge_s0_readdata[17] => hphy_bridge_s0_readdata[17].IN1
hphy_bridge_s0_readdata[18] => hphy_bridge_s0_readdata[18].IN1
hphy_bridge_s0_readdata[19] => hphy_bridge_s0_readdata[19].IN1
hphy_bridge_s0_readdata[20] => hphy_bridge_s0_readdata[20].IN1
hphy_bridge_s0_readdata[21] => hphy_bridge_s0_readdata[21].IN1
hphy_bridge_s0_readdata[22] => hphy_bridge_s0_readdata[22].IN1
hphy_bridge_s0_readdata[23] => hphy_bridge_s0_readdata[23].IN1
hphy_bridge_s0_readdata[24] => hphy_bridge_s0_readdata[24].IN1
hphy_bridge_s0_readdata[25] => hphy_bridge_s0_readdata[25].IN1
hphy_bridge_s0_readdata[26] => hphy_bridge_s0_readdata[26].IN1
hphy_bridge_s0_readdata[27] => hphy_bridge_s0_readdata[27].IN1
hphy_bridge_s0_readdata[28] => hphy_bridge_s0_readdata[28].IN1
hphy_bridge_s0_readdata[29] => hphy_bridge_s0_readdata[29].IN1
hphy_bridge_s0_readdata[30] => hphy_bridge_s0_readdata[30].IN1
hphy_bridge_s0_readdata[31] => hphy_bridge_s0_readdata[31].IN1
hphy_bridge_s0_writedata[0] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[1] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[2] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[3] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[4] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[5] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[6] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[7] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[8] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[9] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[10] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[11] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[12] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[13] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[14] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[15] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[16] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[17] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[18] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[19] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[20] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[21] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[22] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[23] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[24] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[25] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[26] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[27] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[28] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[29] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[30] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_writedata[31] <= altera_merlin_slave_translator:hphy_bridge_s0_translator.av_writedata
hphy_bridge_s0_waitrequest => hphy_bridge_s0_waitrequest.IN1
sequencer_mem_s1_address[0] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[1] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[2] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[3] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[4] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[5] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[6] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[7] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[8] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[9] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[10] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[11] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_write <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_write
sequencer_mem_s1_readdata[0] => sequencer_mem_s1_readdata[0].IN1
sequencer_mem_s1_readdata[1] => sequencer_mem_s1_readdata[1].IN1
sequencer_mem_s1_readdata[2] => sequencer_mem_s1_readdata[2].IN1
sequencer_mem_s1_readdata[3] => sequencer_mem_s1_readdata[3].IN1
sequencer_mem_s1_readdata[4] => sequencer_mem_s1_readdata[4].IN1
sequencer_mem_s1_readdata[5] => sequencer_mem_s1_readdata[5].IN1
sequencer_mem_s1_readdata[6] => sequencer_mem_s1_readdata[6].IN1
sequencer_mem_s1_readdata[7] => sequencer_mem_s1_readdata[7].IN1
sequencer_mem_s1_readdata[8] => sequencer_mem_s1_readdata[8].IN1
sequencer_mem_s1_readdata[9] => sequencer_mem_s1_readdata[9].IN1
sequencer_mem_s1_readdata[10] => sequencer_mem_s1_readdata[10].IN1
sequencer_mem_s1_readdata[11] => sequencer_mem_s1_readdata[11].IN1
sequencer_mem_s1_readdata[12] => sequencer_mem_s1_readdata[12].IN1
sequencer_mem_s1_readdata[13] => sequencer_mem_s1_readdata[13].IN1
sequencer_mem_s1_readdata[14] => sequencer_mem_s1_readdata[14].IN1
sequencer_mem_s1_readdata[15] => sequencer_mem_s1_readdata[15].IN1
sequencer_mem_s1_readdata[16] => sequencer_mem_s1_readdata[16].IN1
sequencer_mem_s1_readdata[17] => sequencer_mem_s1_readdata[17].IN1
sequencer_mem_s1_readdata[18] => sequencer_mem_s1_readdata[18].IN1
sequencer_mem_s1_readdata[19] => sequencer_mem_s1_readdata[19].IN1
sequencer_mem_s1_readdata[20] => sequencer_mem_s1_readdata[20].IN1
sequencer_mem_s1_readdata[21] => sequencer_mem_s1_readdata[21].IN1
sequencer_mem_s1_readdata[22] => sequencer_mem_s1_readdata[22].IN1
sequencer_mem_s1_readdata[23] => sequencer_mem_s1_readdata[23].IN1
sequencer_mem_s1_readdata[24] => sequencer_mem_s1_readdata[24].IN1
sequencer_mem_s1_readdata[25] => sequencer_mem_s1_readdata[25].IN1
sequencer_mem_s1_readdata[26] => sequencer_mem_s1_readdata[26].IN1
sequencer_mem_s1_readdata[27] => sequencer_mem_s1_readdata[27].IN1
sequencer_mem_s1_readdata[28] => sequencer_mem_s1_readdata[28].IN1
sequencer_mem_s1_readdata[29] => sequencer_mem_s1_readdata[29].IN1
sequencer_mem_s1_readdata[30] => sequencer_mem_s1_readdata[30].IN1
sequencer_mem_s1_readdata[31] => sequencer_mem_s1_readdata[31].IN1
sequencer_mem_s1_writedata[0] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[1] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[2] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[3] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[4] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[5] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[6] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[7] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[8] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[9] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[10] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[11] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[12] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[13] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[14] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[15] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[16] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[17] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[18] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[19] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[20] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[21] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[22] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[23] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[24] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[25] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[26] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[27] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[28] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[29] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[30] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[31] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_byteenable[0] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_byteenable
sequencer_mem_s1_byteenable[1] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_byteenable
sequencer_mem_s1_byteenable[2] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_byteenable
sequencer_mem_s1_byteenable[3] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_byteenable
sequencer_mem_s1_chipselect <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_chipselect
sequencer_trk_mgr_inst_trks_address[0] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_address
sequencer_trk_mgr_inst_trks_address[1] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_address
sequencer_trk_mgr_inst_trks_address[2] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_address
sequencer_trk_mgr_inst_trks_address[3] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_address
sequencer_trk_mgr_inst_trks_address[4] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_address
sequencer_trk_mgr_inst_trks_address[5] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_address
sequencer_trk_mgr_inst_trks_write <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_write
sequencer_trk_mgr_inst_trks_read <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_read
sequencer_trk_mgr_inst_trks_readdata[0] => sequencer_trk_mgr_inst_trks_readdata[0].IN1
sequencer_trk_mgr_inst_trks_readdata[1] => sequencer_trk_mgr_inst_trks_readdata[1].IN1
sequencer_trk_mgr_inst_trks_readdata[2] => sequencer_trk_mgr_inst_trks_readdata[2].IN1
sequencer_trk_mgr_inst_trks_readdata[3] => sequencer_trk_mgr_inst_trks_readdata[3].IN1
sequencer_trk_mgr_inst_trks_readdata[4] => sequencer_trk_mgr_inst_trks_readdata[4].IN1
sequencer_trk_mgr_inst_trks_readdata[5] => sequencer_trk_mgr_inst_trks_readdata[5].IN1
sequencer_trk_mgr_inst_trks_readdata[6] => sequencer_trk_mgr_inst_trks_readdata[6].IN1
sequencer_trk_mgr_inst_trks_readdata[7] => sequencer_trk_mgr_inst_trks_readdata[7].IN1
sequencer_trk_mgr_inst_trks_readdata[8] => sequencer_trk_mgr_inst_trks_readdata[8].IN1
sequencer_trk_mgr_inst_trks_readdata[9] => sequencer_trk_mgr_inst_trks_readdata[9].IN1
sequencer_trk_mgr_inst_trks_readdata[10] => sequencer_trk_mgr_inst_trks_readdata[10].IN1
sequencer_trk_mgr_inst_trks_readdata[11] => sequencer_trk_mgr_inst_trks_readdata[11].IN1
sequencer_trk_mgr_inst_trks_readdata[12] => sequencer_trk_mgr_inst_trks_readdata[12].IN1
sequencer_trk_mgr_inst_trks_readdata[13] => sequencer_trk_mgr_inst_trks_readdata[13].IN1
sequencer_trk_mgr_inst_trks_readdata[14] => sequencer_trk_mgr_inst_trks_readdata[14].IN1
sequencer_trk_mgr_inst_trks_readdata[15] => sequencer_trk_mgr_inst_trks_readdata[15].IN1
sequencer_trk_mgr_inst_trks_readdata[16] => sequencer_trk_mgr_inst_trks_readdata[16].IN1
sequencer_trk_mgr_inst_trks_readdata[17] => sequencer_trk_mgr_inst_trks_readdata[17].IN1
sequencer_trk_mgr_inst_trks_readdata[18] => sequencer_trk_mgr_inst_trks_readdata[18].IN1
sequencer_trk_mgr_inst_trks_readdata[19] => sequencer_trk_mgr_inst_trks_readdata[19].IN1
sequencer_trk_mgr_inst_trks_readdata[20] => sequencer_trk_mgr_inst_trks_readdata[20].IN1
sequencer_trk_mgr_inst_trks_readdata[21] => sequencer_trk_mgr_inst_trks_readdata[21].IN1
sequencer_trk_mgr_inst_trks_readdata[22] => sequencer_trk_mgr_inst_trks_readdata[22].IN1
sequencer_trk_mgr_inst_trks_readdata[23] => sequencer_trk_mgr_inst_trks_readdata[23].IN1
sequencer_trk_mgr_inst_trks_readdata[24] => sequencer_trk_mgr_inst_trks_readdata[24].IN1
sequencer_trk_mgr_inst_trks_readdata[25] => sequencer_trk_mgr_inst_trks_readdata[25].IN1
sequencer_trk_mgr_inst_trks_readdata[26] => sequencer_trk_mgr_inst_trks_readdata[26].IN1
sequencer_trk_mgr_inst_trks_readdata[27] => sequencer_trk_mgr_inst_trks_readdata[27].IN1
sequencer_trk_mgr_inst_trks_readdata[28] => sequencer_trk_mgr_inst_trks_readdata[28].IN1
sequencer_trk_mgr_inst_trks_readdata[29] => sequencer_trk_mgr_inst_trks_readdata[29].IN1
sequencer_trk_mgr_inst_trks_readdata[30] => sequencer_trk_mgr_inst_trks_readdata[30].IN1
sequencer_trk_mgr_inst_trks_readdata[31] => sequencer_trk_mgr_inst_trks_readdata[31].IN1
sequencer_trk_mgr_inst_trks_writedata[0] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[1] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[2] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[3] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[4] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[5] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[6] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[7] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[8] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[9] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[10] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[11] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[12] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[13] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[14] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[15] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[16] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[17] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[18] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[19] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[20] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[21] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[22] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[23] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[24] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[25] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[26] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[27] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[28] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[29] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[30] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_writedata[31] <= altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator.av_writedata
sequencer_trk_mgr_inst_trks_waitrequest => sequencer_trk_mgr_inst_trks_waitrequest.IN1
trk_mm_bridge_s0_address[0] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_address
trk_mm_bridge_s0_address[1] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_address
trk_mm_bridge_s0_address[2] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_address
trk_mm_bridge_s0_address[3] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_address
trk_mm_bridge_s0_address[4] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_address
trk_mm_bridge_s0_address[5] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_address
trk_mm_bridge_s0_address[6] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_address
trk_mm_bridge_s0_address[7] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_address
trk_mm_bridge_s0_address[8] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_address
trk_mm_bridge_s0_address[9] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_address
trk_mm_bridge_s0_address[10] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_address
trk_mm_bridge_s0_address[11] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_address
trk_mm_bridge_s0_address[12] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_address
trk_mm_bridge_s0_address[13] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_address
trk_mm_bridge_s0_address[14] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_address
trk_mm_bridge_s0_address[15] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_address
trk_mm_bridge_s0_write <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_write
trk_mm_bridge_s0_read <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_read
trk_mm_bridge_s0_readdata[0] => trk_mm_bridge_s0_readdata[0].IN1
trk_mm_bridge_s0_readdata[1] => trk_mm_bridge_s0_readdata[1].IN1
trk_mm_bridge_s0_readdata[2] => trk_mm_bridge_s0_readdata[2].IN1
trk_mm_bridge_s0_readdata[3] => trk_mm_bridge_s0_readdata[3].IN1
trk_mm_bridge_s0_readdata[4] => trk_mm_bridge_s0_readdata[4].IN1
trk_mm_bridge_s0_readdata[5] => trk_mm_bridge_s0_readdata[5].IN1
trk_mm_bridge_s0_readdata[6] => trk_mm_bridge_s0_readdata[6].IN1
trk_mm_bridge_s0_readdata[7] => trk_mm_bridge_s0_readdata[7].IN1
trk_mm_bridge_s0_readdata[8] => trk_mm_bridge_s0_readdata[8].IN1
trk_mm_bridge_s0_readdata[9] => trk_mm_bridge_s0_readdata[9].IN1
trk_mm_bridge_s0_readdata[10] => trk_mm_bridge_s0_readdata[10].IN1
trk_mm_bridge_s0_readdata[11] => trk_mm_bridge_s0_readdata[11].IN1
trk_mm_bridge_s0_readdata[12] => trk_mm_bridge_s0_readdata[12].IN1
trk_mm_bridge_s0_readdata[13] => trk_mm_bridge_s0_readdata[13].IN1
trk_mm_bridge_s0_readdata[14] => trk_mm_bridge_s0_readdata[14].IN1
trk_mm_bridge_s0_readdata[15] => trk_mm_bridge_s0_readdata[15].IN1
trk_mm_bridge_s0_readdata[16] => trk_mm_bridge_s0_readdata[16].IN1
trk_mm_bridge_s0_readdata[17] => trk_mm_bridge_s0_readdata[17].IN1
trk_mm_bridge_s0_readdata[18] => trk_mm_bridge_s0_readdata[18].IN1
trk_mm_bridge_s0_readdata[19] => trk_mm_bridge_s0_readdata[19].IN1
trk_mm_bridge_s0_readdata[20] => trk_mm_bridge_s0_readdata[20].IN1
trk_mm_bridge_s0_readdata[21] => trk_mm_bridge_s0_readdata[21].IN1
trk_mm_bridge_s0_readdata[22] => trk_mm_bridge_s0_readdata[22].IN1
trk_mm_bridge_s0_readdata[23] => trk_mm_bridge_s0_readdata[23].IN1
trk_mm_bridge_s0_readdata[24] => trk_mm_bridge_s0_readdata[24].IN1
trk_mm_bridge_s0_readdata[25] => trk_mm_bridge_s0_readdata[25].IN1
trk_mm_bridge_s0_readdata[26] => trk_mm_bridge_s0_readdata[26].IN1
trk_mm_bridge_s0_readdata[27] => trk_mm_bridge_s0_readdata[27].IN1
trk_mm_bridge_s0_readdata[28] => trk_mm_bridge_s0_readdata[28].IN1
trk_mm_bridge_s0_readdata[29] => trk_mm_bridge_s0_readdata[29].IN1
trk_mm_bridge_s0_readdata[30] => trk_mm_bridge_s0_readdata[30].IN1
trk_mm_bridge_s0_readdata[31] => trk_mm_bridge_s0_readdata[31].IN1
trk_mm_bridge_s0_writedata[0] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[1] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[2] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[3] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[4] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[5] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[6] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[7] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[8] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[9] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[10] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[11] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[12] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[13] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[14] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[15] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[16] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[17] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[18] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[19] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[20] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[21] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[22] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[23] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[24] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[25] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[26] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[27] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[28] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[29] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[30] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_writedata[31] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_writedata
trk_mm_bridge_s0_burstcount[0] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_burstcount
trk_mm_bridge_s0_byteenable[0] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_byteenable
trk_mm_bridge_s0_byteenable[1] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_byteenable
trk_mm_bridge_s0_byteenable[2] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_byteenable
trk_mm_bridge_s0_byteenable[3] <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_byteenable
trk_mm_bridge_s0_readdatavalid => trk_mm_bridge_s0_readdatavalid.IN1
trk_mm_bridge_s0_waitrequest => trk_mm_bridge_s0_waitrequest.IN1
trk_mm_bridge_s0_debugaccess <= altera_merlin_slave_translator:trk_mm_bridge_s0_translator.av_debugaccess


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator
clk => end_begintransfer.CLK
clk => write_accepted.CLK
clk => read_accepted.CLK
reset => end_begintransfer.ACLR
reset => write_accepted.ACLR
reset => read_accepted.ACLR
uav_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => always5.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.IN1
uav_waitrequest => always10.IN1
uav_waitrequest => end_begintransfer.OUTPUTSELECT
uav_waitrequest => read_accepted.IN0
uav_waitrequest => write_accepted.IN1
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponserequest <= <GND>
uav_writeresponsevalid => ~NO_FANOUT~
av_write => av_waitrequest.OUTPUTSELECT
av_write => uav_write.IN1
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => ~NO_FANOUT~
av_writeresponsevalid <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator
clk => read_accepted.CLK
reset => read_accepted.ACLR
uav_write <= <GND>
uav_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= <GND>
uav_address[18] <= <GND>
uav_address[19] <= <GND>
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => always5.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.DATAA
uav_waitrequest => read_accepted.IN0
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponserequest <= <GND>
uav_writeresponsevalid => ~NO_FANOUT~
av_write => ~NO_FANOUT~
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => ~NO_FANOUT~
av_writeresponsevalid <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator
clk => read_accepted.CLK
reset => read_accepted.ACLR
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => always5.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.DATAA
uav_waitrequest => read_accepted.IN0
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponserequest <= <GND>
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => ~NO_FANOUT~
av_writeresponsevalid <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trk_mm_bridge_s0_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => av_address[13].DATAIN
uav_address[16] => av_address[14].DATAIN
uav_address[17] => av_address[15].DATAIN
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_read => av_outputenable_pre.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= uav_address[15].DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= uav_address[16].DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= uav_address[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdata[16] => uav_readdata[16].DATAIN
av_readdata[17] => uav_readdata[17].DATAIN
av_readdata[18] => uav_readdata[18].DATAIN
av_readdata[19] => uav_readdata[19].DATAIN
av_readdata[20] => uav_readdata[20].DATAIN
av_readdata[21] => uav_readdata[21].DATAIN
av_readdata[22] => uav_readdata[22].DATAIN
av_readdata[23] => uav_readdata[23].DATAIN
av_readdata[24] => uav_readdata[24].DATAIN
av_readdata[25] => uav_readdata[25].DATAIN
av_readdata[26] => uav_readdata[26].DATAIN
av_readdata[27] => uav_readdata[27].DATAIN
av_readdata[28] => uav_readdata[28].DATAIN
av_readdata[29] => uav_readdata[29].DATAIN
av_readdata[30] => uav_readdata[30].DATAIN
av_readdata[31] => uav_readdata[31].DATAIN
av_readdatavalid => uav_readdatavalid.DATAIN
av_waitrequest => always18.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => av_address[13].DATAIN
uav_address[16] => av_address[14].DATAIN
uav_address[17] => av_address[15].DATAIN
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_read => av_outputenable_pre.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= uav_address[15].DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= uav_address[16].DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= uav_address[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always18.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_read => av_outputenable_pre.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= waitrequest_reset_override.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdata[16] => uav_readdata[16].DATAIN
av_readdata[17] => uav_readdata[17].DATAIN
av_readdata[18] => uav_readdata[18].DATAIN
av_readdata[19] => uav_readdata[19].DATAIN
av_readdata[20] => uav_readdata[20].DATAIN
av_readdata[21] => uav_readdata[21].DATAIN
av_readdata[22] => uav_readdata[22].DATAIN
av_readdata[23] => uav_readdata[23].DATAIN
av_readdata[24] => uav_readdata[24].DATAIN
av_readdata[25] => uav_readdata[25].DATAIN
av_readdata[26] => uav_readdata[26].DATAIN
av_readdata[27] => uav_readdata[27].DATAIN
av_readdata[28] => uav_readdata[28].DATAIN
av_readdata[29] => uav_readdata[29].DATAIN
av_readdata[30] => uav_readdata[30].DATAIN
av_readdata[31] => uav_readdata[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always18.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_write => cp_data.IN0
av_write => always1.IN0
av_write => cp_data[58].DATAIN
av_read => always1.IN1
av_read => cp_data[59].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[62].DATAIN
av_burstcount[1] => cp_data[63].DATAIN
av_burstcount[2] => cp_data[64].DATAIN
av_debugaccess => cp_data[82].DATAIN
av_lock => cp_data[60].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => cp_data.IN1
av_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
cp_valid <= always1.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= <GND>
cp_data[57] <= cp_data.DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= <GND>
cp_data[62] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[64] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= <VCC>
cp_data[66] <= <VCC>
cp_data[67] <= <VCC>
cp_data[68] <= <GND>
cp_data[69] <= <VCC>
cp_data[70] <= <GND>
cp_data[71] <= <VCC>
cp_data[72] <= <GND>
cp_data[73] <= <GND>
cp_data[74] <= <GND>
cp_data[75] <= <GND>
cp_data[76] <= <GND>
cp_data[77] <= <GND>
cp_data[78] <= <GND>
cp_data[79] <= <GND>
cp_data[80] <= <GND>
cp_data[81] <= <GND>
cp_data[82] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[83] <= <VCC>
cp_data[84] <= <GND>
cp_data[85] <= <GND>
cp_data[86] <= <GND>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= <GND>
cp_data[91] <= <GND>
cp_data[92] <= <VCC>
cp_data[93] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_writeresponsevalid.DATAB
rp_valid => av_readdatavalid.DATAA
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => av_writeresponsevalid.OUTPUTSELECT
rp_data[58] => av_readdatavalid.OUTPUTSELECT
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_data[93] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_write => cp_data.IN0
av_write => always1.IN0
av_write => cp_data[58].DATAIN
av_read => always1.IN1
av_read => cp_data[59].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[62].DATAIN
av_burstcount[1] => cp_data[63].DATAIN
av_burstcount[2] => cp_data[64].DATAIN
av_debugaccess => cp_data[82].DATAIN
av_lock => cp_data[60].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => cp_data.IN1
av_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
cp_valid <= always1.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= <GND>
cp_data[57] <= cp_data.DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= <GND>
cp_data[62] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[64] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= <VCC>
cp_data[66] <= <VCC>
cp_data[67] <= <GND>
cp_data[68] <= <GND>
cp_data[69] <= <VCC>
cp_data[70] <= <GND>
cp_data[71] <= <GND>
cp_data[72] <= <VCC>
cp_data[73] <= <GND>
cp_data[74] <= <GND>
cp_data[75] <= <GND>
cp_data[76] <= <GND>
cp_data[77] <= <VCC>
cp_data[78] <= <GND>
cp_data[79] <= <GND>
cp_data[80] <= <GND>
cp_data[81] <= <GND>
cp_data[82] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[83] <= <VCC>
cp_data[84] <= <GND>
cp_data[85] <= <GND>
cp_data[86] <= <GND>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= <GND>
cp_data[91] <= <GND>
cp_data[92] <= <VCC>
cp_data[93] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_writeresponsevalid.DATAB
rp_valid => av_readdatavalid.DATAA
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => av_writeresponsevalid.OUTPUTSELECT
rp_data[58] => av_readdatavalid.OUTPUTSELECT
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_data[93] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_translator_avalon_universal_master_0_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_write => cp_data.IN0
av_write => always1.IN0
av_write => cp_data[58].DATAIN
av_read => always1.IN1
av_read => cp_data[59].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[62].DATAIN
av_burstcount[1] => cp_data[63].DATAIN
av_burstcount[2] => cp_data[64].DATAIN
av_debugaccess => cp_data[82].DATAIN
av_lock => cp_data[60].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => cp_data.IN1
av_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
cp_valid <= always1.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= <GND>
cp_data[57] <= cp_data.DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= <GND>
cp_data[62] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[64] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= <VCC>
cp_data[66] <= <VCC>
cp_data[67] <= <VCC>
cp_data[68] <= <GND>
cp_data[69] <= <VCC>
cp_data[70] <= <GND>
cp_data[71] <= <VCC>
cp_data[72] <= <GND>
cp_data[73] <= <GND>
cp_data[74] <= <GND>
cp_data[75] <= <GND>
cp_data[76] <= <GND>
cp_data[77] <= <GND>
cp_data[78] <= <VCC>
cp_data[79] <= <GND>
cp_data[80] <= <GND>
cp_data[81] <= <GND>
cp_data[82] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[83] <= <VCC>
cp_data[84] <= <GND>
cp_data[85] <= <GND>
cp_data[86] <= <GND>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= <GND>
cp_data[91] <= <GND>
cp_data[92] <= <VCC>
cp_data[93] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_writeresponsevalid.DATAB
rp_valid => av_readdatavalid.DATAA
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => av_writeresponsevalid.OUTPUTSELECT
rp_data[58] => av_readdatavalid.OUTPUTSELECT
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_data[93] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= <GND>
rf_source_data[84] <= <GND>
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_compressed.IN1
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => comb.OUTPUTSELECT
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rp_data.IN0
rf_sink_data[60] => rp_data[60].DATAIN
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rf_sink_byte_cnt[0].IN1
rf_sink_data[63] => rf_sink_byte_cnt[1].IN1
rf_sink_data[64] => rf_sink_byte_cnt[2].IN1
rf_sink_data[65] => rf_sink_burstwrap[0].IN1
rf_sink_data[66] => rf_sink_burstwrap[1].IN1
rf_sink_data[67] => rf_sink_burstwrap[2].IN1
rf_sink_data[68] => rf_sink_burstsize[0].IN1
rf_sink_data[69] => rf_sink_burstsize[1].IN1
rf_sink_data[70] => rf_sink_burstsize[2].IN1
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[79].DATAIN
rf_sink_data[78] => rp_data[80].DATAIN
rf_sink_data[79] => rp_data[77].DATAIN
rf_sink_data[80] => rp_data[78].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => ~NO_FANOUT~
rf_sink_data[90] => ~NO_FANOUT~
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => current_response.OUTPUTSELECT
rf_sink_data[94] => current_response.OUTPUTSELECT
rf_sink_data[94] => rdata_fifo_sink_ready.IN0
rf_sink_data[94] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => local_compressed_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_writeresponserequest.IN1
cp_data[57] => comb.IN1
cp_data[58] => local_write.IN1
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => local_read.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_lock.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => m0_burstcount.DATAA
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[82] => m0_debugaccess.DATAIN
cp_data[83] => ~NO_FANOUT~
cp_data[84] => ~NO_FANOUT~
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rf_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= <GND>
rf_source_data[84] <= <GND>
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_compressed.IN1
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => comb.OUTPUTSELECT
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rp_data.IN0
rf_sink_data[60] => rp_data[60].DATAIN
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rf_sink_byte_cnt[0].IN1
rf_sink_data[63] => rf_sink_byte_cnt[1].IN1
rf_sink_data[64] => rf_sink_byte_cnt[2].IN1
rf_sink_data[65] => rf_sink_burstwrap[0].IN1
rf_sink_data[66] => rf_sink_burstwrap[1].IN1
rf_sink_data[67] => rf_sink_burstwrap[2].IN1
rf_sink_data[68] => rf_sink_burstsize[0].IN1
rf_sink_data[69] => rf_sink_burstsize[1].IN1
rf_sink_data[70] => rf_sink_burstsize[2].IN1
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[79].DATAIN
rf_sink_data[78] => rp_data[80].DATAIN
rf_sink_data[79] => rp_data[77].DATAIN
rf_sink_data[80] => rp_data[78].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => ~NO_FANOUT~
rf_sink_data[90] => ~NO_FANOUT~
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => current_response.OUTPUTSELECT
rf_sink_data[94] => current_response.OUTPUTSELECT
rf_sink_data[94] => rdata_fifo_sink_ready.IN0
rf_sink_data[94] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => local_compressed_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_writeresponserequest.IN1
cp_data[57] => comb.IN1
cp_data[58] => local_write.IN1
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => local_read.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_lock.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => m0_burstcount.DATAA
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[82] => m0_debugaccess.DATAIN
cp_data[83] => ~NO_FANOUT~
cp_data[84] => ~NO_FANOUT~
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rf_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= <GND>
rf_source_data[84] <= <GND>
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_compressed.IN1
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => comb.OUTPUTSELECT
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rp_data.IN0
rf_sink_data[60] => rp_data[60].DATAIN
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rf_sink_byte_cnt[0].IN1
rf_sink_data[63] => rf_sink_byte_cnt[1].IN1
rf_sink_data[64] => rf_sink_byte_cnt[2].IN1
rf_sink_data[65] => rf_sink_burstwrap[0].IN1
rf_sink_data[66] => rf_sink_burstwrap[1].IN1
rf_sink_data[67] => rf_sink_burstwrap[2].IN1
rf_sink_data[68] => rf_sink_burstsize[0].IN1
rf_sink_data[69] => rf_sink_burstsize[1].IN1
rf_sink_data[70] => rf_sink_burstsize[2].IN1
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[79].DATAIN
rf_sink_data[78] => rp_data[80].DATAIN
rf_sink_data[79] => rp_data[77].DATAIN
rf_sink_data[80] => rp_data[78].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => ~NO_FANOUT~
rf_sink_data[90] => ~NO_FANOUT~
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => current_response.OUTPUTSELECT
rf_sink_data[94] => current_response.OUTPUTSELECT
rf_sink_data[94] => rdata_fifo_sink_ready.IN0
rf_sink_data[94] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => local_compressed_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_writeresponserequest.IN1
cp_data[57] => comb.IN1
cp_data[58] => local_write.IN1
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => local_read.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_lock.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => m0_burstcount.DATAA
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[82] => m0_debugaccess.DATAIN
cp_data[83] => ~NO_FANOUT~
cp_data[84] => ~NO_FANOUT~
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rf_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= <GND>
rf_source_data[84] <= <GND>
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_compressed.IN1
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => comb.OUTPUTSELECT
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rp_data.IN0
rf_sink_data[60] => rp_data[60].DATAIN
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rf_sink_byte_cnt[0].IN1
rf_sink_data[63] => rf_sink_byte_cnt[1].IN1
rf_sink_data[64] => rf_sink_byte_cnt[2].IN1
rf_sink_data[65] => rf_sink_burstwrap[0].IN1
rf_sink_data[66] => rf_sink_burstwrap[1].IN1
rf_sink_data[67] => rf_sink_burstwrap[2].IN1
rf_sink_data[68] => rf_sink_burstsize[0].IN1
rf_sink_data[69] => rf_sink_burstsize[1].IN1
rf_sink_data[70] => rf_sink_burstsize[2].IN1
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[79].DATAIN
rf_sink_data[78] => rp_data[80].DATAIN
rf_sink_data[79] => rp_data[77].DATAIN
rf_sink_data[80] => rp_data[78].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => ~NO_FANOUT~
rf_sink_data[90] => ~NO_FANOUT~
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => current_response.OUTPUTSELECT
rf_sink_data[94] => current_response.OUTPUTSELECT
rf_sink_data[94] => rdata_fifo_sink_ready.IN0
rf_sink_data[94] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => local_compressed_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_writeresponserequest.IN1
cp_data[57] => comb.IN1
cp_data[58] => local_write.IN1
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => local_read.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_lock.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => m0_burstcount.DATAA
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[82] => m0_debugaccess.DATAIN
cp_data[83] => ~NO_FANOUT~
cp_data[84] => ~NO_FANOUT~
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rf_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_addr_router:addr_router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[44] => Equal3.IN11
sink_data[45] => src_data[45].DATAIN
sink_data[45] => Equal3.IN10
sink_data[46] => src_data[46].DATAIN
sink_data[46] => Equal3.IN9
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal3.IN8
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal3.IN7
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal3.IN6
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal0.IN5
sink_data[50] => Equal3.IN5
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal0.IN4
sink_data[51] => Equal3.IN4
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal0.IN0
sink_data[52] => Equal3.IN2
sink_data[53] => src_data[53].DATAIN
sink_data[53] => Equal0.IN3
sink_data[53] => Equal3.IN3
sink_data[54] => src_data[54].DATAIN
sink_data[54] => Equal0.IN2
sink_data[54] => Equal1.IN0
sink_data[54] => Equal2.IN1
sink_data[54] => Equal3.IN1
sink_data[55] => src_data[55].DATAIN
sink_data[55] => Equal0.IN1
sink_data[55] => Equal1.IN1
sink_data[55] => Equal2.IN0
sink_data[55] => Equal3.IN0
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => ~NO_FANOUT~
sink_data[80] => ~NO_FANOUT~
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_addr_router:addr_router|fpga_lpddr2_s0_mm_interconnect_0_addr_router_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_destination_id[1] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_addr_router_001:addr_router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => ~NO_FANOUT~
sink_data[80] => ~NO_FANOUT~
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= <VCC>
src_data[80] <= <GND>
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= <VCC>
src_channel[1] <= <GND>
src_channel[2] <= <GND>
src_channel[3] <= <GND>
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_addr_router_001:addr_router_001|fpga_lpddr2_s0_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_addr_router_002:addr_router_002
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[54] => Equal0.IN0
sink_data[54] => Equal1.IN1
sink_data[55] => src_data[55].DATAIN
sink_data[55] => Equal0.IN1
sink_data[55] => Equal1.IN0
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => ~NO_FANOUT~
sink_data[80] => ~NO_FANOUT~
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_addr_router_002:addr_router_002|fpga_lpddr2_s0_mm_interconnect_0_addr_router_002_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_destination_id[1] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_id_router:id_router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[79] => Equal0.IN31
sink_data[79] => Equal1.IN31
sink_data[80] => src_data[80].DATAIN
sink_data[80] => Equal0.IN30
sink_data[80] => Equal1.IN0
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_id_router:id_router|fpga_lpddr2_s0_mm_interconnect_0_id_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_id_router:id_router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[79] => Equal0.IN31
sink_data[79] => Equal1.IN31
sink_data[80] => src_data[80].DATAIN
sink_data[80] => Equal0.IN30
sink_data[80] => Equal1.IN0
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_id_router:id_router_001|fpga_lpddr2_s0_mm_interconnect_0_id_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_id_router_002:id_router_002
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => always0.IN1
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[79] => Equal0.IN31
sink_data[79] => Equal1.IN0
sink_data[80] => src_data[80].DATAIN
sink_data[80] => Equal0.IN30
sink_data[80] => Equal1.IN31
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_id_router_002:id_router_002|fpga_lpddr2_s0_mm_interconnect_0_id_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_id_router_003:id_router_003
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[79] => Equal0.IN31
sink_data[80] => src_data[80].DATAIN
sink_data[80] => Equal0.IN30
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_id_router_003:id_router_003|fpga_lpddr2_s0_mm_interconnect_0_id_router_003_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_valid[0] => src2_valid.IN0
sink_valid[0] => src3_valid.IN0
sink_data[0] => src3_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src2_data[0].DATAIN
sink_data[1] => src3_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src2_data[1].DATAIN
sink_data[2] => src3_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src2_data[2].DATAIN
sink_data[3] => src3_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src2_data[3].DATAIN
sink_data[4] => src3_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src2_data[4].DATAIN
sink_data[5] => src3_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src2_data[5].DATAIN
sink_data[6] => src3_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src2_data[6].DATAIN
sink_data[7] => src3_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src2_data[7].DATAIN
sink_data[8] => src3_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src2_data[8].DATAIN
sink_data[9] => src3_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src2_data[9].DATAIN
sink_data[10] => src3_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src2_data[10].DATAIN
sink_data[11] => src3_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src2_data[11].DATAIN
sink_data[12] => src3_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src2_data[12].DATAIN
sink_data[13] => src3_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src2_data[13].DATAIN
sink_data[14] => src3_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src2_data[14].DATAIN
sink_data[15] => src3_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src2_data[15].DATAIN
sink_data[16] => src3_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src2_data[16].DATAIN
sink_data[17] => src3_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src2_data[17].DATAIN
sink_data[18] => src3_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src2_data[18].DATAIN
sink_data[19] => src3_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src2_data[19].DATAIN
sink_data[20] => src3_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src2_data[20].DATAIN
sink_data[21] => src3_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src2_data[21].DATAIN
sink_data[22] => src3_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src2_data[22].DATAIN
sink_data[23] => src3_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src2_data[23].DATAIN
sink_data[24] => src3_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src2_data[24].DATAIN
sink_data[25] => src3_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src2_data[25].DATAIN
sink_data[26] => src3_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src2_data[26].DATAIN
sink_data[27] => src3_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src2_data[27].DATAIN
sink_data[28] => src3_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src2_data[28].DATAIN
sink_data[29] => src3_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src2_data[29].DATAIN
sink_data[30] => src3_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src2_data[30].DATAIN
sink_data[31] => src3_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src2_data[31].DATAIN
sink_data[32] => src3_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src2_data[32].DATAIN
sink_data[33] => src3_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src2_data[33].DATAIN
sink_data[34] => src3_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src2_data[34].DATAIN
sink_data[35] => src3_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src2_data[35].DATAIN
sink_data[36] => src3_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src2_data[36].DATAIN
sink_data[37] => src3_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src2_data[37].DATAIN
sink_data[38] => src3_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src2_data[38].DATAIN
sink_data[39] => src3_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src2_data[39].DATAIN
sink_data[40] => src3_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src2_data[40].DATAIN
sink_data[41] => src3_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src2_data[41].DATAIN
sink_data[42] => src3_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src2_data[42].DATAIN
sink_data[43] => src3_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src2_data[43].DATAIN
sink_data[44] => src3_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src2_data[44].DATAIN
sink_data[45] => src3_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src2_data[45].DATAIN
sink_data[46] => src3_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src2_data[46].DATAIN
sink_data[47] => src3_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src2_data[47].DATAIN
sink_data[48] => src3_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src2_data[48].DATAIN
sink_data[49] => src3_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src2_data[49].DATAIN
sink_data[50] => src3_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src2_data[50].DATAIN
sink_data[51] => src3_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src2_data[51].DATAIN
sink_data[52] => src3_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src2_data[52].DATAIN
sink_data[53] => src3_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src2_data[53].DATAIN
sink_data[54] => src3_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src2_data[54].DATAIN
sink_data[55] => src3_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src2_data[55].DATAIN
sink_data[56] => src3_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src2_data[56].DATAIN
sink_data[57] => src3_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src2_data[57].DATAIN
sink_data[58] => src3_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src2_data[58].DATAIN
sink_data[59] => src3_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src2_data[59].DATAIN
sink_data[60] => src3_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src2_data[60].DATAIN
sink_data[61] => src3_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src2_data[61].DATAIN
sink_data[62] => src3_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src2_data[62].DATAIN
sink_data[63] => src3_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src2_data[63].DATAIN
sink_data[64] => src3_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src2_data[64].DATAIN
sink_data[65] => src3_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src2_data[65].DATAIN
sink_data[66] => src3_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src2_data[66].DATAIN
sink_data[67] => src3_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src2_data[67].DATAIN
sink_data[68] => src3_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src2_data[68].DATAIN
sink_data[69] => src3_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src2_data[69].DATAIN
sink_data[70] => src3_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src2_data[70].DATAIN
sink_data[71] => src3_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src2_data[71].DATAIN
sink_data[72] => src3_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src2_data[72].DATAIN
sink_data[73] => src3_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src2_data[73].DATAIN
sink_data[74] => src3_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src2_data[74].DATAIN
sink_data[75] => src3_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src2_data[75].DATAIN
sink_data[76] => src3_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src2_data[76].DATAIN
sink_data[77] => src3_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src2_data[77].DATAIN
sink_data[78] => src3_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src2_data[78].DATAIN
sink_data[79] => src3_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src2_data[79].DATAIN
sink_data[80] => src3_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src2_data[80].DATAIN
sink_data[81] => src3_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src2_data[81].DATAIN
sink_data[82] => src3_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src2_data[82].DATAIN
sink_data[83] => src3_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src2_data[83].DATAIN
sink_data[84] => src3_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src2_data[84].DATAIN
sink_data[85] => src3_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src2_data[85].DATAIN
sink_data[86] => src3_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src2_data[86].DATAIN
sink_data[87] => src3_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src2_data[87].DATAIN
sink_data[88] => src3_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src2_data[88].DATAIN
sink_data[89] => src3_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src2_data[89].DATAIN
sink_data[90] => src3_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src2_data[90].DATAIN
sink_data[91] => src3_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src2_data[91].DATAIN
sink_data[92] => src3_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src2_data[92].DATAIN
sink_data[93] => src3_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src2_data[93].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src2_valid.IN1
sink_channel[2] => sink_ready.IN0
sink_channel[3] => src3_valid.IN1
sink_channel[3] => sink_ready.IN0
sink_startofpacket => src3_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src2_startofpacket.DATAIN
sink_endofpacket => src3_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src2_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
src2_valid <= src2_valid.DB_MAX_OUTPUT_PORT_TYPE
src2_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src2_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src2_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src2_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src2_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src2_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src2_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src2_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src2_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src2_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src2_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src2_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src2_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src2_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src2_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src2_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src2_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src2_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src2_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src2_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src2_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src2_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src2_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src2_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src2_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src2_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src2_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src2_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src2_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src2_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src2_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src2_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src2_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src2_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src2_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src2_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src2_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src2_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src2_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src2_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src2_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src2_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src2_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src2_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src2_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src2_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src2_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src2_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src2_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src2_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src2_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src2_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src2_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src2_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src2_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src2_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src2_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src2_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src2_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src2_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src2_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src2_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src2_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src2_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src2_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src2_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src2_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src2_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src2_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src2_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src2_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src2_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src2_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src2_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src2_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src2_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src2_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src2_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src2_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src2_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src2_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src2_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src2_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src2_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src2_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src2_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src2_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src2_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src2_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src2_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src2_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src2_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src2_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src2_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src2_channel[0] <= <GND>
src2_channel[1] <= <GND>
src2_channel[2] <= <GND>
src2_channel[3] <= <GND>
src2_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_ready => sink_ready.IN1
src3_valid <= src3_valid.DB_MAX_OUTPUT_PORT_TYPE
src3_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src3_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src3_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src3_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src3_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src3_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src3_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src3_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src3_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src3_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src3_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src3_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src3_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src3_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src3_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src3_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src3_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src3_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src3_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src3_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src3_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src3_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src3_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src3_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src3_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src3_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src3_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src3_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src3_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src3_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src3_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src3_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src3_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src3_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src3_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src3_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src3_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src3_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src3_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src3_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src3_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src3_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src3_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src3_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src3_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src3_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src3_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src3_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src3_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src3_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src3_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src3_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src3_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src3_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src3_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src3_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src3_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src3_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src3_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src3_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src3_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src3_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src3_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src3_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src3_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src3_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src3_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src3_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src3_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src3_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src3_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src3_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src3_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src3_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src3_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src3_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src3_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src3_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src3_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src3_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src3_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src3_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src3_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src3_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src3_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src3_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src3_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src3_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src3_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src3_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src3_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src3_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src3_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src3_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src3_channel[0] <= <GND>
src3_channel[1] <= <GND>
src3_channel[2] <= <GND>
src3_channel[3] <= <GND>
src3_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux
sink0_valid => prev_request.IN0
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => last_cycle.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_endofpacket => prev_request.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => prev_request.IN0
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => last_cycle.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_endofpacket => prev_request.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => top_priority_reg.OUTPUTSELECT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001
sink0_valid => prev_request.IN0
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => last_cycle.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_endofpacket => prev_request.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => prev_request.IN0
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => last_cycle.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_endofpacket => prev_request.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => top_priority_reg.OUTPUTSELECT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002
sink0_valid => prev_request.IN0
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => last_cycle.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_endofpacket => prev_request.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => prev_request.IN0
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => last_cycle.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_endofpacket => prev_request.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => top_priority_reg.OUTPUTSELECT


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002:rsp_xbar_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002:rsp_xbar_demux_001
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002:rsp_xbar_demux_002
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001:rsp_xbar_demux_003
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[60] => last_cycle.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[60] => last_cycle.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
sink2_valid => request[2].IN1
sink2_data[0] => src_payload.IN1
sink2_data[1] => src_payload.IN1
sink2_data[2] => src_payload.IN1
sink2_data[3] => src_payload.IN1
sink2_data[4] => src_payload.IN1
sink2_data[5] => src_payload.IN1
sink2_data[6] => src_payload.IN1
sink2_data[7] => src_payload.IN1
sink2_data[8] => src_payload.IN1
sink2_data[9] => src_payload.IN1
sink2_data[10] => src_payload.IN1
sink2_data[11] => src_payload.IN1
sink2_data[12] => src_payload.IN1
sink2_data[13] => src_payload.IN1
sink2_data[14] => src_payload.IN1
sink2_data[15] => src_payload.IN1
sink2_data[16] => src_payload.IN1
sink2_data[17] => src_payload.IN1
sink2_data[18] => src_payload.IN1
sink2_data[19] => src_payload.IN1
sink2_data[20] => src_payload.IN1
sink2_data[21] => src_payload.IN1
sink2_data[22] => src_payload.IN1
sink2_data[23] => src_payload.IN1
sink2_data[24] => src_payload.IN1
sink2_data[25] => src_payload.IN1
sink2_data[26] => src_payload.IN1
sink2_data[27] => src_payload.IN1
sink2_data[28] => src_payload.IN1
sink2_data[29] => src_payload.IN1
sink2_data[30] => src_payload.IN1
sink2_data[31] => src_payload.IN1
sink2_data[32] => src_payload.IN1
sink2_data[33] => src_payload.IN1
sink2_data[34] => src_payload.IN1
sink2_data[35] => src_payload.IN1
sink2_data[36] => src_payload.IN1
sink2_data[37] => src_payload.IN1
sink2_data[38] => src_payload.IN1
sink2_data[39] => src_payload.IN1
sink2_data[40] => src_payload.IN1
sink2_data[41] => src_payload.IN1
sink2_data[42] => src_payload.IN1
sink2_data[43] => src_payload.IN1
sink2_data[44] => src_payload.IN1
sink2_data[45] => src_payload.IN1
sink2_data[46] => src_payload.IN1
sink2_data[47] => src_payload.IN1
sink2_data[48] => src_payload.IN1
sink2_data[49] => src_payload.IN1
sink2_data[50] => src_payload.IN1
sink2_data[51] => src_payload.IN1
sink2_data[52] => src_payload.IN1
sink2_data[53] => src_payload.IN1
sink2_data[54] => src_payload.IN1
sink2_data[55] => src_payload.IN1
sink2_data[56] => src_payload.IN1
sink2_data[57] => src_payload.IN1
sink2_data[58] => src_payload.IN1
sink2_data[59] => src_payload.IN1
sink2_data[60] => src_payload.IN1
sink2_data[60] => last_cycle.IN1
sink2_data[61] => src_payload.IN1
sink2_data[62] => src_payload.IN1
sink2_data[63] => src_payload.IN1
sink2_data[64] => src_payload.IN1
sink2_data[65] => src_payload.IN1
sink2_data[66] => src_payload.IN1
sink2_data[67] => src_payload.IN1
sink2_data[68] => src_payload.IN1
sink2_data[69] => src_payload.IN1
sink2_data[70] => src_payload.IN1
sink2_data[71] => src_payload.IN1
sink2_data[72] => src_payload.IN1
sink2_data[73] => src_payload.IN1
sink2_data[74] => src_payload.IN1
sink2_data[75] => src_payload.IN1
sink2_data[76] => src_payload.IN1
sink2_data[77] => src_payload.IN1
sink2_data[78] => src_payload.IN1
sink2_data[79] => src_payload.IN1
sink2_data[80] => src_payload.IN1
sink2_data[81] => src_payload.IN1
sink2_data[82] => src_payload.IN1
sink2_data[83] => src_payload.IN1
sink2_data[84] => src_payload.IN1
sink2_data[85] => src_payload.IN1
sink2_data[86] => src_payload.IN1
sink2_data[87] => src_payload.IN1
sink2_data[88] => src_payload.IN1
sink2_data[89] => src_payload.IN1
sink2_data[90] => src_payload.IN1
sink2_data[91] => src_payload.IN1
sink2_data[92] => src_payload.IN1
sink2_data[93] => src_payload.IN1
sink2_channel[0] => src_payload.IN1
sink2_channel[1] => src_payload.IN1
sink2_channel[2] => src_payload.IN1
sink2_channel[3] => src_payload.IN1
sink2_startofpacket => src_payload.IN1
sink2_endofpacket => src_payload.IN1
sink2_ready <= sink2_ready.DB_MAX_OUTPUT_PORT_TYPE
sink3_valid => request[3].IN1
sink3_data[0] => src_payload.IN1
sink3_data[1] => src_payload.IN1
sink3_data[2] => src_payload.IN1
sink3_data[3] => src_payload.IN1
sink3_data[4] => src_payload.IN1
sink3_data[5] => src_payload.IN1
sink3_data[6] => src_payload.IN1
sink3_data[7] => src_payload.IN1
sink3_data[8] => src_payload.IN1
sink3_data[9] => src_payload.IN1
sink3_data[10] => src_payload.IN1
sink3_data[11] => src_payload.IN1
sink3_data[12] => src_payload.IN1
sink3_data[13] => src_payload.IN1
sink3_data[14] => src_payload.IN1
sink3_data[15] => src_payload.IN1
sink3_data[16] => src_payload.IN1
sink3_data[17] => src_payload.IN1
sink3_data[18] => src_payload.IN1
sink3_data[19] => src_payload.IN1
sink3_data[20] => src_payload.IN1
sink3_data[21] => src_payload.IN1
sink3_data[22] => src_payload.IN1
sink3_data[23] => src_payload.IN1
sink3_data[24] => src_payload.IN1
sink3_data[25] => src_payload.IN1
sink3_data[26] => src_payload.IN1
sink3_data[27] => src_payload.IN1
sink3_data[28] => src_payload.IN1
sink3_data[29] => src_payload.IN1
sink3_data[30] => src_payload.IN1
sink3_data[31] => src_payload.IN1
sink3_data[32] => src_payload.IN1
sink3_data[33] => src_payload.IN1
sink3_data[34] => src_payload.IN1
sink3_data[35] => src_payload.IN1
sink3_data[36] => src_payload.IN1
sink3_data[37] => src_payload.IN1
sink3_data[38] => src_payload.IN1
sink3_data[39] => src_payload.IN1
sink3_data[40] => src_payload.IN1
sink3_data[41] => src_payload.IN1
sink3_data[42] => src_payload.IN1
sink3_data[43] => src_payload.IN1
sink3_data[44] => src_payload.IN1
sink3_data[45] => src_payload.IN1
sink3_data[46] => src_payload.IN1
sink3_data[47] => src_payload.IN1
sink3_data[48] => src_payload.IN1
sink3_data[49] => src_payload.IN1
sink3_data[50] => src_payload.IN1
sink3_data[51] => src_payload.IN1
sink3_data[52] => src_payload.IN1
sink3_data[53] => src_payload.IN1
sink3_data[54] => src_payload.IN1
sink3_data[55] => src_payload.IN1
sink3_data[56] => src_payload.IN1
sink3_data[57] => src_payload.IN1
sink3_data[58] => src_payload.IN1
sink3_data[59] => src_payload.IN1
sink3_data[60] => src_payload.IN1
sink3_data[60] => last_cycle.IN1
sink3_data[61] => src_payload.IN1
sink3_data[62] => src_payload.IN1
sink3_data[63] => src_payload.IN1
sink3_data[64] => src_payload.IN1
sink3_data[65] => src_payload.IN1
sink3_data[66] => src_payload.IN1
sink3_data[67] => src_payload.IN1
sink3_data[68] => src_payload.IN1
sink3_data[69] => src_payload.IN1
sink3_data[70] => src_payload.IN1
sink3_data[71] => src_payload.IN1
sink3_data[72] => src_payload.IN1
sink3_data[73] => src_payload.IN1
sink3_data[74] => src_payload.IN1
sink3_data[75] => src_payload.IN1
sink3_data[76] => src_payload.IN1
sink3_data[77] => src_payload.IN1
sink3_data[78] => src_payload.IN1
sink3_data[79] => src_payload.IN1
sink3_data[80] => src_payload.IN1
sink3_data[81] => src_payload.IN1
sink3_data[82] => src_payload.IN1
sink3_data[83] => src_payload.IN1
sink3_data[84] => src_payload.IN1
sink3_data[85] => src_payload.IN1
sink3_data[86] => src_payload.IN1
sink3_data[87] => src_payload.IN1
sink3_data[88] => src_payload.IN1
sink3_data[89] => src_payload.IN1
sink3_data[90] => src_payload.IN1
sink3_data[91] => src_payload.IN1
sink3_data[92] => src_payload.IN1
sink3_data[93] => src_payload.IN1
sink3_channel[0] => src_payload.IN1
sink3_channel[1] => src_payload.IN1
sink3_channel[2] => src_payload.IN1
sink3_channel[3] => src_payload.IN1
sink3_startofpacket => src_payload.IN1
sink3_endofpacket => src_payload.IN1
sink3_ready <= sink3_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
src_ready => sink2_ready.IN1
src_ready => sink3_ready.IN1
clk => clk.IN1
reset => reset.IN1


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
request[2] => grant[2].DATAIN
request[2] => _.IN1
request[2] => _.IN1
request[3] => grant[3].DATAIN
request[3] => _.IN1
request[3] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
grant[2] <= request[2].DB_MAX_OUTPUT_PORT_TYPE
grant[3] <= request[3].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => cout.IN0
a[3] => cout.IN0
a[4] => cout.IN0
a[4] => cout.IN0
a[5] => cout.IN0
a[5] => cout.IN0
a[6] => cout.IN0
a[6] => cout.IN0
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => cout.IN1
b[3] => cout.IN1
b[4] => cout.IN1
b[4] => cout.IN1
b[5] => cout.IN1
b[5] => cout.IN1
b[6] => cout.IN1
b[6] => cout.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[60] => last_cycle.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[60] => last_cycle.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1
avl_clk_out_clk_clk => avl_clk_out_clk_clk.IN18
trk_mm_bridge_reset_reset_bridge_in_reset_reset => trk_mm_bridge_reset_reset_bridge_in_reset_reset.IN18
trk_mm_bridge_m0_address[0] => trk_mm_bridge_m0_address[0].IN1
trk_mm_bridge_m0_address[1] => trk_mm_bridge_m0_address[1].IN1
trk_mm_bridge_m0_address[2] => trk_mm_bridge_m0_address[2].IN1
trk_mm_bridge_m0_address[3] => trk_mm_bridge_m0_address[3].IN1
trk_mm_bridge_m0_address[4] => trk_mm_bridge_m0_address[4].IN1
trk_mm_bridge_m0_address[5] => trk_mm_bridge_m0_address[5].IN1
trk_mm_bridge_m0_address[6] => trk_mm_bridge_m0_address[6].IN1
trk_mm_bridge_m0_address[7] => trk_mm_bridge_m0_address[7].IN1
trk_mm_bridge_m0_address[8] => trk_mm_bridge_m0_address[8].IN1
trk_mm_bridge_m0_address[9] => trk_mm_bridge_m0_address[9].IN1
trk_mm_bridge_m0_address[10] => trk_mm_bridge_m0_address[10].IN1
trk_mm_bridge_m0_address[11] => trk_mm_bridge_m0_address[11].IN1
trk_mm_bridge_m0_address[12] => trk_mm_bridge_m0_address[12].IN1
trk_mm_bridge_m0_address[13] => trk_mm_bridge_m0_address[13].IN1
trk_mm_bridge_m0_address[14] => trk_mm_bridge_m0_address[14].IN1
trk_mm_bridge_m0_address[15] => trk_mm_bridge_m0_address[15].IN1
trk_mm_bridge_m0_waitrequest <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_waitrequest
trk_mm_bridge_m0_burstcount[0] => trk_mm_bridge_m0_burstcount[0].IN1
trk_mm_bridge_m0_byteenable[0] => trk_mm_bridge_m0_byteenable[0].IN1
trk_mm_bridge_m0_byteenable[1] => trk_mm_bridge_m0_byteenable[1].IN1
trk_mm_bridge_m0_byteenable[2] => trk_mm_bridge_m0_byteenable[2].IN1
trk_mm_bridge_m0_byteenable[3] => trk_mm_bridge_m0_byteenable[3].IN1
trk_mm_bridge_m0_read => trk_mm_bridge_m0_read.IN1
trk_mm_bridge_m0_readdata[0] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[1] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[2] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[3] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[4] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[5] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[6] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[7] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[8] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[9] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[10] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[11] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[12] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[13] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[14] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[15] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[16] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[17] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[18] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[19] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[20] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[21] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[22] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[23] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[24] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[25] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[26] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[27] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[28] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[29] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[30] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdata[31] <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdata
trk_mm_bridge_m0_readdatavalid <= altera_merlin_master_translator:trk_mm_bridge_m0_translator.av_readdatavalid
trk_mm_bridge_m0_write => trk_mm_bridge_m0_write.IN1
trk_mm_bridge_m0_writedata[0] => trk_mm_bridge_m0_writedata[0].IN1
trk_mm_bridge_m0_writedata[1] => trk_mm_bridge_m0_writedata[1].IN1
trk_mm_bridge_m0_writedata[2] => trk_mm_bridge_m0_writedata[2].IN1
trk_mm_bridge_m0_writedata[3] => trk_mm_bridge_m0_writedata[3].IN1
trk_mm_bridge_m0_writedata[4] => trk_mm_bridge_m0_writedata[4].IN1
trk_mm_bridge_m0_writedata[5] => trk_mm_bridge_m0_writedata[5].IN1
trk_mm_bridge_m0_writedata[6] => trk_mm_bridge_m0_writedata[6].IN1
trk_mm_bridge_m0_writedata[7] => trk_mm_bridge_m0_writedata[7].IN1
trk_mm_bridge_m0_writedata[8] => trk_mm_bridge_m0_writedata[8].IN1
trk_mm_bridge_m0_writedata[9] => trk_mm_bridge_m0_writedata[9].IN1
trk_mm_bridge_m0_writedata[10] => trk_mm_bridge_m0_writedata[10].IN1
trk_mm_bridge_m0_writedata[11] => trk_mm_bridge_m0_writedata[11].IN1
trk_mm_bridge_m0_writedata[12] => trk_mm_bridge_m0_writedata[12].IN1
trk_mm_bridge_m0_writedata[13] => trk_mm_bridge_m0_writedata[13].IN1
trk_mm_bridge_m0_writedata[14] => trk_mm_bridge_m0_writedata[14].IN1
trk_mm_bridge_m0_writedata[15] => trk_mm_bridge_m0_writedata[15].IN1
trk_mm_bridge_m0_writedata[16] => trk_mm_bridge_m0_writedata[16].IN1
trk_mm_bridge_m0_writedata[17] => trk_mm_bridge_m0_writedata[17].IN1
trk_mm_bridge_m0_writedata[18] => trk_mm_bridge_m0_writedata[18].IN1
trk_mm_bridge_m0_writedata[19] => trk_mm_bridge_m0_writedata[19].IN1
trk_mm_bridge_m0_writedata[20] => trk_mm_bridge_m0_writedata[20].IN1
trk_mm_bridge_m0_writedata[21] => trk_mm_bridge_m0_writedata[21].IN1
trk_mm_bridge_m0_writedata[22] => trk_mm_bridge_m0_writedata[22].IN1
trk_mm_bridge_m0_writedata[23] => trk_mm_bridge_m0_writedata[23].IN1
trk_mm_bridge_m0_writedata[24] => trk_mm_bridge_m0_writedata[24].IN1
trk_mm_bridge_m0_writedata[25] => trk_mm_bridge_m0_writedata[25].IN1
trk_mm_bridge_m0_writedata[26] => trk_mm_bridge_m0_writedata[26].IN1
trk_mm_bridge_m0_writedata[27] => trk_mm_bridge_m0_writedata[27].IN1
trk_mm_bridge_m0_writedata[28] => trk_mm_bridge_m0_writedata[28].IN1
trk_mm_bridge_m0_writedata[29] => trk_mm_bridge_m0_writedata[29].IN1
trk_mm_bridge_m0_writedata[30] => trk_mm_bridge_m0_writedata[30].IN1
trk_mm_bridge_m0_writedata[31] => trk_mm_bridge_m0_writedata[31].IN1
trk_mm_bridge_m0_debugaccess => trk_mm_bridge_m0_debugaccess.IN1
sequencer_reg_file_inst_avl_address[0] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_address
sequencer_reg_file_inst_avl_address[1] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_address
sequencer_reg_file_inst_avl_address[2] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_address
sequencer_reg_file_inst_avl_address[3] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_address
sequencer_reg_file_inst_avl_write <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_write
sequencer_reg_file_inst_avl_read <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_read
sequencer_reg_file_inst_avl_readdata[0] => sequencer_reg_file_inst_avl_readdata[0].IN1
sequencer_reg_file_inst_avl_readdata[1] => sequencer_reg_file_inst_avl_readdata[1].IN1
sequencer_reg_file_inst_avl_readdata[2] => sequencer_reg_file_inst_avl_readdata[2].IN1
sequencer_reg_file_inst_avl_readdata[3] => sequencer_reg_file_inst_avl_readdata[3].IN1
sequencer_reg_file_inst_avl_readdata[4] => sequencer_reg_file_inst_avl_readdata[4].IN1
sequencer_reg_file_inst_avl_readdata[5] => sequencer_reg_file_inst_avl_readdata[5].IN1
sequencer_reg_file_inst_avl_readdata[6] => sequencer_reg_file_inst_avl_readdata[6].IN1
sequencer_reg_file_inst_avl_readdata[7] => sequencer_reg_file_inst_avl_readdata[7].IN1
sequencer_reg_file_inst_avl_readdata[8] => sequencer_reg_file_inst_avl_readdata[8].IN1
sequencer_reg_file_inst_avl_readdata[9] => sequencer_reg_file_inst_avl_readdata[9].IN1
sequencer_reg_file_inst_avl_readdata[10] => sequencer_reg_file_inst_avl_readdata[10].IN1
sequencer_reg_file_inst_avl_readdata[11] => sequencer_reg_file_inst_avl_readdata[11].IN1
sequencer_reg_file_inst_avl_readdata[12] => sequencer_reg_file_inst_avl_readdata[12].IN1
sequencer_reg_file_inst_avl_readdata[13] => sequencer_reg_file_inst_avl_readdata[13].IN1
sequencer_reg_file_inst_avl_readdata[14] => sequencer_reg_file_inst_avl_readdata[14].IN1
sequencer_reg_file_inst_avl_readdata[15] => sequencer_reg_file_inst_avl_readdata[15].IN1
sequencer_reg_file_inst_avl_readdata[16] => sequencer_reg_file_inst_avl_readdata[16].IN1
sequencer_reg_file_inst_avl_readdata[17] => sequencer_reg_file_inst_avl_readdata[17].IN1
sequencer_reg_file_inst_avl_readdata[18] => sequencer_reg_file_inst_avl_readdata[18].IN1
sequencer_reg_file_inst_avl_readdata[19] => sequencer_reg_file_inst_avl_readdata[19].IN1
sequencer_reg_file_inst_avl_readdata[20] => sequencer_reg_file_inst_avl_readdata[20].IN1
sequencer_reg_file_inst_avl_readdata[21] => sequencer_reg_file_inst_avl_readdata[21].IN1
sequencer_reg_file_inst_avl_readdata[22] => sequencer_reg_file_inst_avl_readdata[22].IN1
sequencer_reg_file_inst_avl_readdata[23] => sequencer_reg_file_inst_avl_readdata[23].IN1
sequencer_reg_file_inst_avl_readdata[24] => sequencer_reg_file_inst_avl_readdata[24].IN1
sequencer_reg_file_inst_avl_readdata[25] => sequencer_reg_file_inst_avl_readdata[25].IN1
sequencer_reg_file_inst_avl_readdata[26] => sequencer_reg_file_inst_avl_readdata[26].IN1
sequencer_reg_file_inst_avl_readdata[27] => sequencer_reg_file_inst_avl_readdata[27].IN1
sequencer_reg_file_inst_avl_readdata[28] => sequencer_reg_file_inst_avl_readdata[28].IN1
sequencer_reg_file_inst_avl_readdata[29] => sequencer_reg_file_inst_avl_readdata[29].IN1
sequencer_reg_file_inst_avl_readdata[30] => sequencer_reg_file_inst_avl_readdata[30].IN1
sequencer_reg_file_inst_avl_readdata[31] => sequencer_reg_file_inst_avl_readdata[31].IN1
sequencer_reg_file_inst_avl_writedata[0] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[1] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[2] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[3] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[4] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[5] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[6] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[7] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[8] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[9] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[10] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[11] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[12] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[13] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[14] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[15] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[16] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[17] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[18] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[19] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[20] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[21] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[22] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[23] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[24] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[25] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[26] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[27] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[28] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[29] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[30] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[31] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_byteenable[0] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_byteenable
sequencer_reg_file_inst_avl_byteenable[1] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_byteenable
sequencer_reg_file_inst_avl_byteenable[2] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_byteenable
sequencer_reg_file_inst_avl_byteenable[3] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_byteenable
sequencer_reg_file_inst_avl_waitrequest => sequencer_reg_file_inst_avl_waitrequest.IN1
sequencer_scc_mgr_inst_avl_address[0] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[1] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[2] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[3] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[4] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[5] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[6] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[7] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[8] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[9] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[10] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[11] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[12] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_write <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_write
sequencer_scc_mgr_inst_avl_read <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_read
sequencer_scc_mgr_inst_avl_readdata[0] => sequencer_scc_mgr_inst_avl_readdata[0].IN1
sequencer_scc_mgr_inst_avl_readdata[1] => sequencer_scc_mgr_inst_avl_readdata[1].IN1
sequencer_scc_mgr_inst_avl_readdata[2] => sequencer_scc_mgr_inst_avl_readdata[2].IN1
sequencer_scc_mgr_inst_avl_readdata[3] => sequencer_scc_mgr_inst_avl_readdata[3].IN1
sequencer_scc_mgr_inst_avl_readdata[4] => sequencer_scc_mgr_inst_avl_readdata[4].IN1
sequencer_scc_mgr_inst_avl_readdata[5] => sequencer_scc_mgr_inst_avl_readdata[5].IN1
sequencer_scc_mgr_inst_avl_readdata[6] => sequencer_scc_mgr_inst_avl_readdata[6].IN1
sequencer_scc_mgr_inst_avl_readdata[7] => sequencer_scc_mgr_inst_avl_readdata[7].IN1
sequencer_scc_mgr_inst_avl_readdata[8] => sequencer_scc_mgr_inst_avl_readdata[8].IN1
sequencer_scc_mgr_inst_avl_readdata[9] => sequencer_scc_mgr_inst_avl_readdata[9].IN1
sequencer_scc_mgr_inst_avl_readdata[10] => sequencer_scc_mgr_inst_avl_readdata[10].IN1
sequencer_scc_mgr_inst_avl_readdata[11] => sequencer_scc_mgr_inst_avl_readdata[11].IN1
sequencer_scc_mgr_inst_avl_readdata[12] => sequencer_scc_mgr_inst_avl_readdata[12].IN1
sequencer_scc_mgr_inst_avl_readdata[13] => sequencer_scc_mgr_inst_avl_readdata[13].IN1
sequencer_scc_mgr_inst_avl_readdata[14] => sequencer_scc_mgr_inst_avl_readdata[14].IN1
sequencer_scc_mgr_inst_avl_readdata[15] => sequencer_scc_mgr_inst_avl_readdata[15].IN1
sequencer_scc_mgr_inst_avl_readdata[16] => sequencer_scc_mgr_inst_avl_readdata[16].IN1
sequencer_scc_mgr_inst_avl_readdata[17] => sequencer_scc_mgr_inst_avl_readdata[17].IN1
sequencer_scc_mgr_inst_avl_readdata[18] => sequencer_scc_mgr_inst_avl_readdata[18].IN1
sequencer_scc_mgr_inst_avl_readdata[19] => sequencer_scc_mgr_inst_avl_readdata[19].IN1
sequencer_scc_mgr_inst_avl_readdata[20] => sequencer_scc_mgr_inst_avl_readdata[20].IN1
sequencer_scc_mgr_inst_avl_readdata[21] => sequencer_scc_mgr_inst_avl_readdata[21].IN1
sequencer_scc_mgr_inst_avl_readdata[22] => sequencer_scc_mgr_inst_avl_readdata[22].IN1
sequencer_scc_mgr_inst_avl_readdata[23] => sequencer_scc_mgr_inst_avl_readdata[23].IN1
sequencer_scc_mgr_inst_avl_readdata[24] => sequencer_scc_mgr_inst_avl_readdata[24].IN1
sequencer_scc_mgr_inst_avl_readdata[25] => sequencer_scc_mgr_inst_avl_readdata[25].IN1
sequencer_scc_mgr_inst_avl_readdata[26] => sequencer_scc_mgr_inst_avl_readdata[26].IN1
sequencer_scc_mgr_inst_avl_readdata[27] => sequencer_scc_mgr_inst_avl_readdata[27].IN1
sequencer_scc_mgr_inst_avl_readdata[28] => sequencer_scc_mgr_inst_avl_readdata[28].IN1
sequencer_scc_mgr_inst_avl_readdata[29] => sequencer_scc_mgr_inst_avl_readdata[29].IN1
sequencer_scc_mgr_inst_avl_readdata[30] => sequencer_scc_mgr_inst_avl_readdata[30].IN1
sequencer_scc_mgr_inst_avl_readdata[31] => sequencer_scc_mgr_inst_avl_readdata[31].IN1
sequencer_scc_mgr_inst_avl_writedata[0] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[1] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[2] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[3] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[4] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[5] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[6] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[7] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[8] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[9] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[10] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[11] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[12] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[13] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[14] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[15] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[16] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[17] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[18] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[19] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[20] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[21] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[22] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[23] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[24] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[25] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[26] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[27] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[28] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[29] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[30] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[31] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_waitrequest => sequencer_scc_mgr_inst_avl_waitrequest.IN1


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:trk_mm_bridge_m0_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= <GND>
uav_address[1] <= <GND>
uav_address[2] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponserequest <= <GND>
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => uav_read.DATAIN
av_address[0] => uav_address[2].DATAIN
av_address[1] => uav_address[3].DATAIN
av_address[2] => uav_address[4].DATAIN
av_address[3] => uav_address[5].DATAIN
av_address[4] => uav_address[6].DATAIN
av_address[5] => uav_address[7].DATAIN
av_address[6] => uav_address[8].DATAIN
av_address[7] => uav_address[9].DATAIN
av_address[8] => uav_address[10].DATAIN
av_address[9] => uav_address[11].DATAIN
av_address[10] => uav_address[12].DATAIN
av_address[11] => uav_address[13].DATAIN
av_address[12] => uav_address[14].DATAIN
av_address[13] => uav_address[15].DATAIN
av_address[14] => uav_address[16].DATAIN
av_address[15] => uav_address[17].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => uav_burstcount[2].DATAIN
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => ~NO_FANOUT~
av_writeresponsevalid <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always18.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always18.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:trk_mm_bridge_m0_translator_avalon_universal_master_0_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_write => cp_data.IN0
av_write => always1.IN0
av_write => cp_data[56].DATAIN
av_read => always1.IN1
av_read => cp_data[57].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[60].DATAIN
av_burstcount[1] => cp_data[61].DATAIN
av_burstcount[2] => cp_data[62].DATAIN
av_debugaccess => cp_data[76].DATAIN
av_lock => cp_data[58].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => cp_data.IN1
av_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
cp_valid <= always1.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= <GND>
cp_data[55] <= cp_data.DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= <GND>
cp_data[60] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[62] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= <VCC>
cp_data[64] <= <GND>
cp_data[65] <= <VCC>
cp_data[66] <= <GND>
cp_data[67] <= <VCC>
cp_data[68] <= <GND>
cp_data[69] <= <GND>
cp_data[70] <= <GND>
cp_data[71] <= <GND>
cp_data[72] <= <GND>
cp_data[73] <= <GND>
cp_data[74] <= <GND>
cp_data[75] <= <GND>
cp_data[76] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[77] <= <VCC>
cp_data[78] <= <GND>
cp_data[79] <= <GND>
cp_data[80] <= <GND>
cp_data[81] <= <GND>
cp_data[82] <= <GND>
cp_data[83] <= <GND>
cp_data[84] <= <GND>
cp_data[85] <= <GND>
cp_data[86] <= <VCC>
cp_data[87] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_writeresponsevalid.DATAB
rp_valid => av_readdatavalid.DATAA
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => av_writeresponsevalid.OUTPUTSELECT
rp_data[56] => av_readdatavalid.OUTPUTSELECT
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= <GND>
rf_source_data[78] <= <GND>
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_compressed.IN1
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => comb.OUTPUTSELECT
rf_sink_data[56] => rp_data[56].DATAIN
rf_sink_data[57] => rp_data.IN0
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rp_data[59].DATAIN
rf_sink_data[60] => rf_sink_byte_cnt[0].IN1
rf_sink_data[61] => rf_sink_byte_cnt[1].IN1
rf_sink_data[62] => rf_sink_byte_cnt[2].IN1
rf_sink_data[63] => rf_sink_burstwrap[0].IN1
rf_sink_data[64] => rf_sink_burstsize[0].IN1
rf_sink_data[65] => rf_sink_burstsize[1].IN1
rf_sink_data[66] => rf_sink_burstsize[2].IN1
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[74].DATAIN
rf_sink_data[74] => rp_data[73].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[77].DATAIN
rf_sink_data[78] => rp_data[78].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => ~NO_FANOUT~
rf_sink_data[84] => ~NO_FANOUT~
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => current_response.OUTPUTSELECT
rf_sink_data[88] => current_response.OUTPUTSELECT
rf_sink_data[88] => rdata_fifo_sink_ready.IN0
rf_sink_data[88] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => local_compressed_read.IN1
cp_data[54] => rf_source_data[54].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_writeresponserequest.IN1
cp_data[55] => comb.IN1
cp_data[56] => local_write.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => local_read.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => local_lock.IN1
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => m0_burstcount.DATAA
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => m0_burstcount.DATAA
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => m0_burstcount.DATAA
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[76] => m0_debugaccess.DATAIN
cp_data[77] => ~NO_FANOUT~
cp_data[78] => ~NO_FANOUT~
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rf_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rf_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= <GND>
rf_source_data[78] <= <GND>
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_compressed.IN1
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => comb.OUTPUTSELECT
rf_sink_data[56] => rp_data[56].DATAIN
rf_sink_data[57] => rp_data.IN0
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rp_data[59].DATAIN
rf_sink_data[60] => rf_sink_byte_cnt[0].IN1
rf_sink_data[61] => rf_sink_byte_cnt[1].IN1
rf_sink_data[62] => rf_sink_byte_cnt[2].IN1
rf_sink_data[63] => rf_sink_burstwrap[0].IN1
rf_sink_data[64] => rf_sink_burstsize[0].IN1
rf_sink_data[65] => rf_sink_burstsize[1].IN1
rf_sink_data[66] => rf_sink_burstsize[2].IN1
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[74].DATAIN
rf_sink_data[74] => rp_data[73].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[77].DATAIN
rf_sink_data[78] => rp_data[78].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => ~NO_FANOUT~
rf_sink_data[84] => ~NO_FANOUT~
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => current_response.OUTPUTSELECT
rf_sink_data[88] => current_response.OUTPUTSELECT
rf_sink_data[88] => rdata_fifo_sink_ready.IN0
rf_sink_data[88] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => local_compressed_read.IN1
cp_data[54] => rf_source_data[54].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_writeresponserequest.IN1
cp_data[55] => comb.IN1
cp_data[56] => local_write.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => local_read.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => local_lock.IN1
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => m0_burstcount.DATAA
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => m0_burstcount.DATAA
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => m0_burstcount.DATAA
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[76] => m0_debugaccess.DATAIN
cp_data[77] => ~NO_FANOUT~
cp_data[78] => ~NO_FANOUT~
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rf_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rf_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_addr_router:addr_router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[42] => Equal1.IN11
sink_data[43] => src_data[43].DATAIN
sink_data[43] => Equal1.IN10
sink_data[44] => src_data[44].DATAIN
sink_data[44] => Equal1.IN9
sink_data[45] => src_data[45].DATAIN
sink_data[45] => Equal1.IN8
sink_data[46] => src_data[46].DATAIN
sink_data[46] => Equal1.IN7
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal1.IN6
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal1.IN5
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal1.IN4
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal1.IN3
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal0.IN1
sink_data[51] => Equal1.IN2
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal0.IN0
sink_data[52] => Equal1.IN1
sink_data[53] => src_data[53].DATAIN
sink_data[53] => Equal0.IN2
sink_data[53] => Equal1.IN0
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => ~NO_FANOUT~
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_addr_router:addr_router|fpga_lpddr2_s0_mm_interconnect_1_addr_router_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_id_router:id_router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[74] => src_channel.OUTPUTSELECT
sink_data[74] => src_channel.OUTPUTSELECT
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_id_router:id_router|fpga_lpddr2_s0_mm_interconnect_1_id_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_id_router:id_router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[74] => src_channel.OUTPUTSELECT
sink_data[74] => src_channel.OUTPUTSELECT
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_id_router:id_router_001|fpga_lpddr2_s0_mm_interconnect_1_id_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter
clk => has_pending_responses.CLK
clk => pending_response_count[0].CLK
clk => last_channel[0].CLK
clk => last_channel[1].CLK
clk => last_dest_id[0].CLK
reset => has_pending_responses.ACLR
reset => pending_response_count[0].ACLR
reset => last_channel[0].ACLR
reset => last_channel[1].ACLR
reset => last_dest_id[0].ACLR
cmd_sink_valid => internal_valid.DATAA
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => save_dest_id.IN1
cmd_sink_data[0] => cmd_src_data[0].DATAIN
cmd_sink_data[1] => cmd_src_data[1].DATAIN
cmd_sink_data[2] => cmd_src_data[2].DATAIN
cmd_sink_data[3] => cmd_src_data[3].DATAIN
cmd_sink_data[4] => cmd_src_data[4].DATAIN
cmd_sink_data[5] => cmd_src_data[5].DATAIN
cmd_sink_data[6] => cmd_src_data[6].DATAIN
cmd_sink_data[7] => cmd_src_data[7].DATAIN
cmd_sink_data[8] => cmd_src_data[8].DATAIN
cmd_sink_data[9] => cmd_src_data[9].DATAIN
cmd_sink_data[10] => cmd_src_data[10].DATAIN
cmd_sink_data[11] => cmd_src_data[11].DATAIN
cmd_sink_data[12] => cmd_src_data[12].DATAIN
cmd_sink_data[13] => cmd_src_data[13].DATAIN
cmd_sink_data[14] => cmd_src_data[14].DATAIN
cmd_sink_data[15] => cmd_src_data[15].DATAIN
cmd_sink_data[16] => cmd_src_data[16].DATAIN
cmd_sink_data[17] => cmd_src_data[17].DATAIN
cmd_sink_data[18] => cmd_src_data[18].DATAIN
cmd_sink_data[19] => cmd_src_data[19].DATAIN
cmd_sink_data[20] => cmd_src_data[20].DATAIN
cmd_sink_data[21] => cmd_src_data[21].DATAIN
cmd_sink_data[22] => cmd_src_data[22].DATAIN
cmd_sink_data[23] => cmd_src_data[23].DATAIN
cmd_sink_data[24] => cmd_src_data[24].DATAIN
cmd_sink_data[25] => cmd_src_data[25].DATAIN
cmd_sink_data[26] => cmd_src_data[26].DATAIN
cmd_sink_data[27] => cmd_src_data[27].DATAIN
cmd_sink_data[28] => cmd_src_data[28].DATAIN
cmd_sink_data[29] => cmd_src_data[29].DATAIN
cmd_sink_data[30] => cmd_src_data[30].DATAIN
cmd_sink_data[31] => cmd_src_data[31].DATAIN
cmd_sink_data[32] => cmd_src_data[32].DATAIN
cmd_sink_data[33] => cmd_src_data[33].DATAIN
cmd_sink_data[34] => cmd_src_data[34].DATAIN
cmd_sink_data[35] => cmd_src_data[35].DATAIN
cmd_sink_data[36] => cmd_src_data[36].DATAIN
cmd_sink_data[37] => cmd_src_data[37].DATAIN
cmd_sink_data[38] => cmd_src_data[38].DATAIN
cmd_sink_data[39] => cmd_src_data[39].DATAIN
cmd_sink_data[40] => cmd_src_data[40].DATAIN
cmd_sink_data[41] => cmd_src_data[41].DATAIN
cmd_sink_data[42] => cmd_src_data[42].DATAIN
cmd_sink_data[43] => cmd_src_data[43].DATAIN
cmd_sink_data[44] => cmd_src_data[44].DATAIN
cmd_sink_data[45] => cmd_src_data[45].DATAIN
cmd_sink_data[46] => cmd_src_data[46].DATAIN
cmd_sink_data[47] => cmd_src_data[47].DATAIN
cmd_sink_data[48] => cmd_src_data[48].DATAIN
cmd_sink_data[49] => cmd_src_data[49].DATAIN
cmd_sink_data[50] => cmd_src_data[50].DATAIN
cmd_sink_data[51] => cmd_src_data[51].DATAIN
cmd_sink_data[52] => cmd_src_data[52].DATAIN
cmd_sink_data[53] => cmd_src_data[53].DATAIN
cmd_sink_data[54] => cmd_src_data[54].DATAIN
cmd_sink_data[55] => cmd_src_data[55].DATAIN
cmd_sink_data[55] => save_dest_id.IN1
cmd_sink_data[55] => nonposted_cmd_accepted.IN1
cmd_sink_data[55] => suppress_change_dest_id.IN1
cmd_sink_data[56] => cmd_src_data[56].DATAIN
cmd_sink_data[57] => cmd_src_data[57].DATAIN
cmd_sink_data[58] => cmd_src_data[58].DATAIN
cmd_sink_data[59] => cmd_src_data[59].DATAIN
cmd_sink_data[60] => cmd_src_data[60].DATAIN
cmd_sink_data[61] => cmd_src_data[61].DATAIN
cmd_sink_data[62] => cmd_src_data[62].DATAIN
cmd_sink_data[63] => cmd_src_data[63].DATAIN
cmd_sink_data[64] => cmd_src_data[64].DATAIN
cmd_sink_data[65] => cmd_src_data[65].DATAIN
cmd_sink_data[66] => cmd_src_data[66].DATAIN
cmd_sink_data[67] => cmd_src_data[67].DATAIN
cmd_sink_data[68] => cmd_src_data[68].DATAIN
cmd_sink_data[69] => cmd_src_data[69].DATAIN
cmd_sink_data[70] => cmd_src_data[70].DATAIN
cmd_sink_data[71] => cmd_src_data[71].DATAIN
cmd_sink_data[72] => cmd_src_data[72].DATAIN
cmd_sink_data[73] => cmd_src_data[73].DATAIN
cmd_sink_data[74] => stage1_dest_changed.IN1
cmd_sink_data[74] => cmd_src_data[74].DATAIN
cmd_sink_data[74] => last_dest_id[0].DATAIN
cmd_sink_data[75] => cmd_src_data[75].DATAIN
cmd_sink_data[76] => cmd_src_data[76].DATAIN
cmd_sink_data[77] => cmd_src_data[77].DATAIN
cmd_sink_data[78] => cmd_src_data[78].DATAIN
cmd_sink_data[79] => cmd_src_data[79].DATAIN
cmd_sink_data[80] => cmd_src_data[80].DATAIN
cmd_sink_data[81] => cmd_src_data[81].DATAIN
cmd_sink_data[82] => cmd_src_data[82].DATAIN
cmd_sink_data[83] => cmd_src_data[83].DATAIN
cmd_sink_data[84] => cmd_src_data[84].DATAIN
cmd_sink_data[85] => cmd_src_data[85].DATAIN
cmd_sink_data[86] => cmd_src_data[86].DATAIN
cmd_sink_data[87] => cmd_src_data[87].DATAIN
cmd_sink_channel[0] => cmd_src_valid.IN1
cmd_sink_channel[0] => cmd_src_channel[0].DATAIN
cmd_sink_channel[0] => last_channel[0].DATAIN
cmd_sink_channel[1] => cmd_src_valid.IN1
cmd_sink_channel[1] => cmd_src_channel[1].DATAIN
cmd_sink_channel[1] => last_channel[1].DATAIN
cmd_sink_startofpacket => cmd_src_startofpacket.DATAIN
cmd_sink_endofpacket => nonposted_cmd_accepted.IN0
cmd_sink_endofpacket => cmd_src_endofpacket.DATAIN
cmd_sink_ready <= stage2_ready.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[0] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[1] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[0] <= cmd_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[1] <= cmd_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[2] <= cmd_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[3] <= cmd_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[4] <= cmd_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[5] <= cmd_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[6] <= cmd_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[7] <= cmd_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[8] <= cmd_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[9] <= cmd_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[10] <= cmd_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[11] <= cmd_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[12] <= cmd_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[13] <= cmd_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[14] <= cmd_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[15] <= cmd_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[16] <= cmd_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[17] <= cmd_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[18] <= cmd_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[19] <= cmd_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[20] <= cmd_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[21] <= cmd_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[22] <= cmd_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[23] <= cmd_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[24] <= cmd_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[25] <= cmd_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[26] <= cmd_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[27] <= cmd_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[28] <= cmd_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[29] <= cmd_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[30] <= cmd_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[31] <= cmd_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[32] <= cmd_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[33] <= cmd_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[34] <= cmd_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[35] <= cmd_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[36] <= cmd_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[37] <= cmd_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[38] <= cmd_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[39] <= cmd_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[40] <= cmd_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[41] <= cmd_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[42] <= cmd_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[43] <= cmd_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[44] <= cmd_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[45] <= cmd_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[46] <= cmd_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[47] <= cmd_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[48] <= cmd_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[49] <= cmd_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[50] <= cmd_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[51] <= cmd_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[52] <= cmd_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[53] <= cmd_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[54] <= cmd_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[55] <= cmd_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[56] <= cmd_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[57] <= cmd_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[58] <= cmd_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[59] <= cmd_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[60] <= cmd_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[61] <= cmd_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[62] <= cmd_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[63] <= cmd_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[64] <= cmd_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[65] <= cmd_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[66] <= cmd_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[67] <= cmd_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[68] <= cmd_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[69] <= cmd_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[70] <= cmd_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[71] <= cmd_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[72] <= cmd_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[73] <= cmd_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[74] <= cmd_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[75] <= cmd_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[76] <= cmd_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[77] <= cmd_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[78] <= cmd_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[79] <= cmd_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[80] <= cmd_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[81] <= cmd_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[82] <= cmd_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[83] <= cmd_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[84] <= cmd_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[85] <= cmd_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[86] <= cmd_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[87] <= cmd_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[0] <= cmd_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[1] <= cmd_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_startofpacket <= cmd_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_endofpacket <= cmd_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_ready => nonposted_cmd_accepted.IN1
cmd_src_ready => stage2_ready.DATAA
rsp_sink_valid => response_sink_accepted.IN0
rsp_sink_valid => rsp_src_valid.DATAIN
rsp_sink_data[0] => rsp_src_data[0].DATAIN
rsp_sink_data[1] => rsp_src_data[1].DATAIN
rsp_sink_data[2] => rsp_src_data[2].DATAIN
rsp_sink_data[3] => rsp_src_data[3].DATAIN
rsp_sink_data[4] => rsp_src_data[4].DATAIN
rsp_sink_data[5] => rsp_src_data[5].DATAIN
rsp_sink_data[6] => rsp_src_data[6].DATAIN
rsp_sink_data[7] => rsp_src_data[7].DATAIN
rsp_sink_data[8] => rsp_src_data[8].DATAIN
rsp_sink_data[9] => rsp_src_data[9].DATAIN
rsp_sink_data[10] => rsp_src_data[10].DATAIN
rsp_sink_data[11] => rsp_src_data[11].DATAIN
rsp_sink_data[12] => rsp_src_data[12].DATAIN
rsp_sink_data[13] => rsp_src_data[13].DATAIN
rsp_sink_data[14] => rsp_src_data[14].DATAIN
rsp_sink_data[15] => rsp_src_data[15].DATAIN
rsp_sink_data[16] => rsp_src_data[16].DATAIN
rsp_sink_data[17] => rsp_src_data[17].DATAIN
rsp_sink_data[18] => rsp_src_data[18].DATAIN
rsp_sink_data[19] => rsp_src_data[19].DATAIN
rsp_sink_data[20] => rsp_src_data[20].DATAIN
rsp_sink_data[21] => rsp_src_data[21].DATAIN
rsp_sink_data[22] => rsp_src_data[22].DATAIN
rsp_sink_data[23] => rsp_src_data[23].DATAIN
rsp_sink_data[24] => rsp_src_data[24].DATAIN
rsp_sink_data[25] => rsp_src_data[25].DATAIN
rsp_sink_data[26] => rsp_src_data[26].DATAIN
rsp_sink_data[27] => rsp_src_data[27].DATAIN
rsp_sink_data[28] => rsp_src_data[28].DATAIN
rsp_sink_data[29] => rsp_src_data[29].DATAIN
rsp_sink_data[30] => rsp_src_data[30].DATAIN
rsp_sink_data[31] => rsp_src_data[31].DATAIN
rsp_sink_data[32] => rsp_src_data[32].DATAIN
rsp_sink_data[33] => rsp_src_data[33].DATAIN
rsp_sink_data[34] => rsp_src_data[34].DATAIN
rsp_sink_data[35] => rsp_src_data[35].DATAIN
rsp_sink_data[36] => rsp_src_data[36].DATAIN
rsp_sink_data[37] => rsp_src_data[37].DATAIN
rsp_sink_data[38] => rsp_src_data[38].DATAIN
rsp_sink_data[39] => rsp_src_data[39].DATAIN
rsp_sink_data[40] => rsp_src_data[40].DATAIN
rsp_sink_data[41] => rsp_src_data[41].DATAIN
rsp_sink_data[42] => rsp_src_data[42].DATAIN
rsp_sink_data[43] => rsp_src_data[43].DATAIN
rsp_sink_data[44] => rsp_src_data[44].DATAIN
rsp_sink_data[45] => rsp_src_data[45].DATAIN
rsp_sink_data[46] => rsp_src_data[46].DATAIN
rsp_sink_data[47] => rsp_src_data[47].DATAIN
rsp_sink_data[48] => rsp_src_data[48].DATAIN
rsp_sink_data[49] => rsp_src_data[49].DATAIN
rsp_sink_data[50] => rsp_src_data[50].DATAIN
rsp_sink_data[51] => rsp_src_data[51].DATAIN
rsp_sink_data[52] => rsp_src_data[52].DATAIN
rsp_sink_data[53] => rsp_src_data[53].DATAIN
rsp_sink_data[54] => rsp_src_data[54].DATAIN
rsp_sink_data[55] => rsp_src_data[55].DATAIN
rsp_sink_data[56] => rsp_src_data[56].DATAIN
rsp_sink_data[57] => rsp_src_data[57].DATAIN
rsp_sink_data[58] => rsp_src_data[58].DATAIN
rsp_sink_data[59] => rsp_src_data[59].DATAIN
rsp_sink_data[60] => rsp_src_data[60].DATAIN
rsp_sink_data[61] => rsp_src_data[61].DATAIN
rsp_sink_data[62] => rsp_src_data[62].DATAIN
rsp_sink_data[63] => rsp_src_data[63].DATAIN
rsp_sink_data[64] => rsp_src_data[64].DATAIN
rsp_sink_data[65] => rsp_src_data[65].DATAIN
rsp_sink_data[66] => rsp_src_data[66].DATAIN
rsp_sink_data[67] => rsp_src_data[67].DATAIN
rsp_sink_data[68] => rsp_src_data[68].DATAIN
rsp_sink_data[69] => rsp_src_data[69].DATAIN
rsp_sink_data[70] => rsp_src_data[70].DATAIN
rsp_sink_data[71] => rsp_src_data[71].DATAIN
rsp_sink_data[72] => rsp_src_data[72].DATAIN
rsp_sink_data[73] => rsp_src_data[73].DATAIN
rsp_sink_data[74] => rsp_src_data[74].DATAIN
rsp_sink_data[75] => rsp_src_data[75].DATAIN
rsp_sink_data[76] => rsp_src_data[76].DATAIN
rsp_sink_data[77] => rsp_src_data[77].DATAIN
rsp_sink_data[78] => rsp_src_data[78].DATAIN
rsp_sink_data[79] => rsp_src_data[79].DATAIN
rsp_sink_data[80] => rsp_src_data[80].DATAIN
rsp_sink_data[81] => rsp_src_data[81].DATAIN
rsp_sink_data[82] => rsp_src_data[82].DATAIN
rsp_sink_data[83] => rsp_src_data[83].DATAIN
rsp_sink_data[84] => rsp_src_data[84].DATAIN
rsp_sink_data[85] => rsp_src_data[85].DATAIN
rsp_sink_data[86] => rsp_src_data[86].DATAIN
rsp_sink_data[87] => rsp_src_data[87].DATAIN
rsp_sink_channel[0] => rsp_src_channel[0].DATAIN
rsp_sink_channel[1] => rsp_src_channel[1].DATAIN
rsp_sink_startofpacket => rsp_src_startofpacket.DATAIN
rsp_sink_endofpacket => response_sink_accepted.IN1
rsp_sink_endofpacket => rsp_src_endofpacket.DATAIN
rsp_sink_ready <= rsp_src_ready.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_valid <= rsp_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[0] <= rsp_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[1] <= rsp_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[2] <= rsp_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[3] <= rsp_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[4] <= rsp_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[5] <= rsp_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[6] <= rsp_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[7] <= rsp_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[8] <= rsp_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[9] <= rsp_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[10] <= rsp_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[11] <= rsp_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[12] <= rsp_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[13] <= rsp_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[14] <= rsp_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[15] <= rsp_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[16] <= rsp_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[17] <= rsp_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[18] <= rsp_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[19] <= rsp_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[20] <= rsp_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[21] <= rsp_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[22] <= rsp_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[23] <= rsp_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[24] <= rsp_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[25] <= rsp_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[26] <= rsp_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[27] <= rsp_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[28] <= rsp_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[29] <= rsp_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[30] <= rsp_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[31] <= rsp_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[32] <= rsp_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[33] <= rsp_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[34] <= rsp_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[35] <= rsp_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[36] <= rsp_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[37] <= rsp_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[38] <= rsp_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[39] <= rsp_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[40] <= rsp_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[41] <= rsp_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[42] <= rsp_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[43] <= rsp_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[44] <= rsp_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[45] <= rsp_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[46] <= rsp_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[47] <= rsp_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[48] <= rsp_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[49] <= rsp_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[50] <= rsp_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[51] <= rsp_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[52] <= rsp_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[53] <= rsp_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[54] <= rsp_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[55] <= rsp_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[56] <= rsp_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[57] <= rsp_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[58] <= rsp_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[59] <= rsp_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[60] <= rsp_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[61] <= rsp_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[62] <= rsp_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[63] <= rsp_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[64] <= rsp_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[65] <= rsp_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[66] <= rsp_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[67] <= rsp_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[68] <= rsp_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[69] <= rsp_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[70] <= rsp_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[71] <= rsp_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[72] <= rsp_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[73] <= rsp_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[74] <= rsp_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[75] <= rsp_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[76] <= rsp_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[77] <= rsp_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[78] <= rsp_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[79] <= rsp_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[80] <= rsp_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[81] <= rsp_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[82] <= rsp_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[83] <= rsp_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[84] <= rsp_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[85] <= rsp_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[86] <= rsp_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[87] <= rsp_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[0] <= rsp_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[1] <= rsp_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_startofpacket <= rsp_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_endofpacket <= rsp_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_ready => response_sink_accepted.IN1
rsp_src_ready => rsp_sink_ready.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux
sink_valid[0] => src0_valid.IN0
sink_valid[1] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[58] => last_cycle.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[58] => last_cycle.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_irq_mapper:irq_mapper
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sender_irq[0] <= <GND>
sender_irq[1] <= <GND>
sender_irq[2] <= <GND>
sender_irq[3] <= <GND>
sender_irq[4] <= <GND>
sender_irq[5] <= <GND>
sender_irq[6] <= <GND>
sender_irq[7] <= <GND>
sender_irq[8] <= <GND>
sender_irq[9] <= <GND>
sender_irq[10] <= <GND>
sender_irq[11] <= <GND>
sender_irq[12] <= <GND>
sender_irq[13] <= <GND>
sender_irq[14] <= <GND>
sender_irq[15] <= <GND>
sender_irq[16] <= <GND>
sender_irq[17] <= <GND>
sender_irq[18] <= <GND>
sender_irq[19] <= <GND>
sender_irq[20] <= <GND>
sender_irq[21] <= <GND>
sender_irq[22] <= <GND>
sender_irq[23] <= <GND>
sender_irq[24] <= <GND>
sender_irq[25] <= <GND>
sender_irq[26] <= <GND>
sender_irq[27] <= <GND>
sender_irq[28] <= <GND>
sender_irq[29] <= <GND>
sender_irq[30] <= <GND>
sender_irq[31] <= <GND>


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
afi_clk => ~NO_FANOUT~
afi_half_clk => ~NO_FANOUT~
ctl_clk => hmc_inst.I_CTLCLK
mp_cmd_clk_0 => hmc_inst.I_PORTCLK0
mp_cmd_clk_1 => hmc_inst.I_PORTCLK1
mp_cmd_clk_2 => hmc_inst.I_PORTCLK2
mp_cmd_clk_3 => hmc_inst.I_PORTCLK3
mp_cmd_clk_4 => hmc_inst.I_PORTCLK4
mp_cmd_clk_5 => hmc_inst.I_PORTCLK5
mp_cmd_reset_n_0 => hmc_inst.I_IAVSTCMDRESETN0
mp_cmd_reset_n_1 => hmc_inst.I_IAVSTCMDRESETN1
mp_cmd_reset_n_2 => hmc_inst.I_IAVSTCMDRESETN2
mp_cmd_reset_n_3 => hmc_inst.I_IAVSTCMDRESETN3
mp_cmd_reset_n_4 => hmc_inst.I_IAVSTCMDRESETN4
mp_cmd_reset_n_5 => hmc_inst.I_IAVSTCMDRESETN5
mp_rfifo_clk_0 => hmc_inst.I_IAVSTRDCLK0
mp_rfifo_clk_1 => hmc_inst.I_IAVSTRDCLK1
mp_rfifo_clk_2 => hmc_inst.I_IAVSTRDCLK2
mp_rfifo_clk_3 => hmc_inst.I_IAVSTRDCLK3
mp_rfifo_reset_n_0 => hmc_inst.I_IAVSTRDRESETN0
mp_rfifo_reset_n_1 => hmc_inst.I_IAVSTRDRESETN1
mp_rfifo_reset_n_2 => hmc_inst.I_IAVSTRDRESETN2
mp_rfifo_reset_n_3 => hmc_inst.I_IAVSTRDRESETN3
mp_wfifo_clk_0 => hmc_inst.I_IAVSTWRCLK0
mp_wfifo_clk_1 => hmc_inst.I_IAVSTWRCLK1
mp_wfifo_clk_2 => hmc_inst.I_IAVSTWRCLK2
mp_wfifo_clk_3 => hmc_inst.I_IAVSTWRCLK3
mp_wfifo_reset_n_0 => hmc_inst.I_IAVSTWRRESETN0
mp_wfifo_reset_n_1 => hmc_inst.I_IAVSTWRRESETN1
mp_wfifo_reset_n_2 => hmc_inst.I_IAVSTWRRESETN2
mp_wfifo_reset_n_3 => hmc_inst.I_IAVSTWRRESETN3
csr_clk => hmc_inst.I_MMRCLK
csr_reset_n => hmc_inst.I_MMRRESETN
afi_reset_n => ~NO_FANOUT~
ctl_reset_n => hmc_inst.I_CTLRESETN
avl_ready_0 <= hmc_inst.O_OAMMREADY0
avl_write_req_0 => hmc_inst.I_IAVSTCMDDATA01
avl_read_req_0 => hmc_inst.I_IAVSTCMDDATA0
avl_addr_0[0] => hmc_inst.I_IAVSTCMDDATA02
avl_addr_0[1] => hmc_inst.I_IAVSTCMDDATA03
avl_addr_0[2] => hmc_inst.I_IAVSTCMDDATA04
avl_addr_0[3] => hmc_inst.I_IAVSTCMDDATA05
avl_addr_0[4] => hmc_inst.I_IAVSTCMDDATA06
avl_addr_0[5] => hmc_inst.I_IAVSTCMDDATA07
avl_addr_0[6] => hmc_inst.I_IAVSTCMDDATA08
avl_addr_0[7] => hmc_inst.I_IAVSTCMDDATA09
avl_addr_0[8] => hmc_inst.I_IAVSTCMDDATA010
avl_addr_0[9] => hmc_inst.I_IAVSTCMDDATA011
avl_addr_0[10] => hmc_inst.I_IAVSTCMDDATA012
avl_addr_0[11] => hmc_inst.I_IAVSTCMDDATA013
avl_addr_0[12] => hmc_inst.I_IAVSTCMDDATA014
avl_addr_0[13] => hmc_inst.I_IAVSTCMDDATA015
avl_addr_0[14] => hmc_inst.I_IAVSTCMDDATA016
avl_addr_0[15] => hmc_inst.I_IAVSTCMDDATA017
avl_addr_0[16] => hmc_inst.I_IAVSTCMDDATA018
avl_addr_0[17] => hmc_inst.I_IAVSTCMDDATA019
avl_addr_0[18] => hmc_inst.I_IAVSTCMDDATA020
avl_addr_0[19] => hmc_inst.I_IAVSTCMDDATA021
avl_addr_0[20] => hmc_inst.I_IAVSTCMDDATA022
avl_addr_0[21] => hmc_inst.I_IAVSTCMDDATA023
avl_addr_0[22] => hmc_inst.I_IAVSTCMDDATA024
avl_addr_0[23] => hmc_inst.I_IAVSTCMDDATA025
avl_addr_0[24] => hmc_inst.I_IAVSTCMDDATA026
avl_addr_0[25] => hmc_inst.I_IAVSTCMDDATA027
avl_addr_0[26] => hmc_inst.I_IAVSTCMDDATA028
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_be_0[1] => i_avst_wr_data_g.DATAB
avl_be_0[1] => i_avst_wr_data_g.DATAB
avl_be_0[1] => i_avst_wr_data_g.DATAB
avl_be_0[1] => i_avst_wr_data_g.DATAB
avl_be_0[1] => i_avst_wr_data_g.DATAB
avl_be_0[1] => i_avst_wr_data_g.DATAB
avl_be_0[2] => i_avst_wr_data_g.DATAB
avl_be_0[2] => i_avst_wr_data_g.DATAB
avl_be_0[2] => i_avst_wr_data_g.DATAB
avl_be_0[2] => i_avst_wr_data_g.DATAB
avl_be_0[2] => i_avst_wr_data_g.DATAB
avl_be_0[2] => i_avst_wr_data_g.DATAB
avl_be_0[3] => i_avst_wr_data_g.DATAB
avl_be_0[3] => i_avst_wr_data_g.DATAB
avl_be_0[3] => i_avst_wr_data_g.DATAB
avl_be_0[3] => i_avst_wr_data_g.DATAB
avl_be_0[3] => i_avst_wr_data_g.DATAB
avl_be_0[3] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[1] => i_avst_wr_data_g.DATAB
avl_wdata_0[1] => i_avst_wr_data_g.DATAB
avl_wdata_0[1] => i_avst_wr_data_g.DATAB
avl_wdata_0[1] => i_avst_wr_data_g.DATAB
avl_wdata_0[1] => i_avst_wr_data_g.DATAB
avl_wdata_0[1] => i_avst_wr_data_g.DATAB
avl_wdata_0[2] => i_avst_wr_data_g.DATAB
avl_wdata_0[2] => i_avst_wr_data_g.DATAB
avl_wdata_0[2] => i_avst_wr_data_g.DATAB
avl_wdata_0[2] => i_avst_wr_data_g.DATAB
avl_wdata_0[2] => i_avst_wr_data_g.DATAB
avl_wdata_0[2] => i_avst_wr_data_g.DATAB
avl_wdata_0[3] => i_avst_wr_data_g.DATAB
avl_wdata_0[3] => i_avst_wr_data_g.DATAB
avl_wdata_0[3] => i_avst_wr_data_g.DATAB
avl_wdata_0[3] => i_avst_wr_data_g.DATAB
avl_wdata_0[3] => i_avst_wr_data_g.DATAB
avl_wdata_0[3] => i_avst_wr_data_g.DATAB
avl_wdata_0[4] => i_avst_wr_data_g.DATAB
avl_wdata_0[4] => i_avst_wr_data_g.DATAB
avl_wdata_0[4] => i_avst_wr_data_g.DATAB
avl_wdata_0[4] => i_avst_wr_data_g.DATAB
avl_wdata_0[4] => i_avst_wr_data_g.DATAB
avl_wdata_0[4] => i_avst_wr_data_g.DATAB
avl_wdata_0[5] => i_avst_wr_data_g.DATAB
avl_wdata_0[5] => i_avst_wr_data_g.DATAB
avl_wdata_0[5] => i_avst_wr_data_g.DATAB
avl_wdata_0[5] => i_avst_wr_data_g.DATAB
avl_wdata_0[5] => i_avst_wr_data_g.DATAB
avl_wdata_0[5] => i_avst_wr_data_g.DATAB
avl_wdata_0[6] => i_avst_wr_data_g.DATAB
avl_wdata_0[6] => i_avst_wr_data_g.DATAB
avl_wdata_0[6] => i_avst_wr_data_g.DATAB
avl_wdata_0[6] => i_avst_wr_data_g.DATAB
avl_wdata_0[6] => i_avst_wr_data_g.DATAB
avl_wdata_0[6] => i_avst_wr_data_g.DATAB
avl_wdata_0[7] => i_avst_wr_data_g.DATAB
avl_wdata_0[7] => i_avst_wr_data_g.DATAB
avl_wdata_0[7] => i_avst_wr_data_g.DATAB
avl_wdata_0[7] => i_avst_wr_data_g.DATAB
avl_wdata_0[7] => i_avst_wr_data_g.DATAB
avl_wdata_0[7] => i_avst_wr_data_g.DATAB
avl_wdata_0[8] => i_avst_wr_data_g.DATAB
avl_wdata_0[8] => i_avst_wr_data_g.DATAB
avl_wdata_0[8] => i_avst_wr_data_g.DATAB
avl_wdata_0[8] => i_avst_wr_data_g.DATAB
avl_wdata_0[8] => i_avst_wr_data_g.DATAB
avl_wdata_0[8] => i_avst_wr_data_g.DATAB
avl_wdata_0[9] => i_avst_wr_data_g.DATAB
avl_wdata_0[9] => i_avst_wr_data_g.DATAB
avl_wdata_0[9] => i_avst_wr_data_g.DATAB
avl_wdata_0[9] => i_avst_wr_data_g.DATAB
avl_wdata_0[9] => i_avst_wr_data_g.DATAB
avl_wdata_0[9] => i_avst_wr_data_g.DATAB
avl_wdata_0[10] => i_avst_wr_data_g.DATAB
avl_wdata_0[10] => i_avst_wr_data_g.DATAB
avl_wdata_0[10] => i_avst_wr_data_g.DATAB
avl_wdata_0[10] => i_avst_wr_data_g.DATAB
avl_wdata_0[10] => i_avst_wr_data_g.DATAB
avl_wdata_0[10] => i_avst_wr_data_g.DATAB
avl_wdata_0[11] => i_avst_wr_data_g.DATAB
avl_wdata_0[11] => i_avst_wr_data_g.DATAB
avl_wdata_0[11] => i_avst_wr_data_g.DATAB
avl_wdata_0[11] => i_avst_wr_data_g.DATAB
avl_wdata_0[11] => i_avst_wr_data_g.DATAB
avl_wdata_0[11] => i_avst_wr_data_g.DATAB
avl_wdata_0[12] => i_avst_wr_data_g.DATAB
avl_wdata_0[12] => i_avst_wr_data_g.DATAB
avl_wdata_0[12] => i_avst_wr_data_g.DATAB
avl_wdata_0[12] => i_avst_wr_data_g.DATAB
avl_wdata_0[12] => i_avst_wr_data_g.DATAB
avl_wdata_0[12] => i_avst_wr_data_g.DATAB
avl_wdata_0[13] => i_avst_wr_data_g.DATAB
avl_wdata_0[13] => i_avst_wr_data_g.DATAB
avl_wdata_0[13] => i_avst_wr_data_g.DATAB
avl_wdata_0[13] => i_avst_wr_data_g.DATAB
avl_wdata_0[13] => i_avst_wr_data_g.DATAB
avl_wdata_0[13] => i_avst_wr_data_g.DATAB
avl_wdata_0[14] => i_avst_wr_data_g.DATAB
avl_wdata_0[14] => i_avst_wr_data_g.DATAB
avl_wdata_0[14] => i_avst_wr_data_g.DATAB
avl_wdata_0[14] => i_avst_wr_data_g.DATAB
avl_wdata_0[14] => i_avst_wr_data_g.DATAB
avl_wdata_0[14] => i_avst_wr_data_g.DATAB
avl_wdata_0[15] => i_avst_wr_data_g.DATAB
avl_wdata_0[15] => i_avst_wr_data_g.DATAB
avl_wdata_0[15] => i_avst_wr_data_g.DATAB
avl_wdata_0[15] => i_avst_wr_data_g.DATAB
avl_wdata_0[15] => i_avst_wr_data_g.DATAB
avl_wdata_0[15] => i_avst_wr_data_g.DATAB
avl_wdata_0[16] => i_avst_wr_data_g.DATAB
avl_wdata_0[16] => i_avst_wr_data_g.DATAB
avl_wdata_0[16] => i_avst_wr_data_g.DATAB
avl_wdata_0[16] => i_avst_wr_data_g.DATAB
avl_wdata_0[16] => i_avst_wr_data_g.DATAB
avl_wdata_0[16] => i_avst_wr_data_g.DATAB
avl_wdata_0[17] => i_avst_wr_data_g.DATAB
avl_wdata_0[17] => i_avst_wr_data_g.DATAB
avl_wdata_0[17] => i_avst_wr_data_g.DATAB
avl_wdata_0[17] => i_avst_wr_data_g.DATAB
avl_wdata_0[17] => i_avst_wr_data_g.DATAB
avl_wdata_0[17] => i_avst_wr_data_g.DATAB
avl_wdata_0[18] => i_avst_wr_data_g.DATAB
avl_wdata_0[18] => i_avst_wr_data_g.DATAB
avl_wdata_0[18] => i_avst_wr_data_g.DATAB
avl_wdata_0[18] => i_avst_wr_data_g.DATAB
avl_wdata_0[18] => i_avst_wr_data_g.DATAB
avl_wdata_0[18] => i_avst_wr_data_g.DATAB
avl_wdata_0[19] => i_avst_wr_data_g.DATAB
avl_wdata_0[19] => i_avst_wr_data_g.DATAB
avl_wdata_0[19] => i_avst_wr_data_g.DATAB
avl_wdata_0[19] => i_avst_wr_data_g.DATAB
avl_wdata_0[19] => i_avst_wr_data_g.DATAB
avl_wdata_0[19] => i_avst_wr_data_g.DATAB
avl_wdata_0[20] => i_avst_wr_data_g.DATAB
avl_wdata_0[20] => i_avst_wr_data_g.DATAB
avl_wdata_0[20] => i_avst_wr_data_g.DATAB
avl_wdata_0[20] => i_avst_wr_data_g.DATAB
avl_wdata_0[20] => i_avst_wr_data_g.DATAB
avl_wdata_0[20] => i_avst_wr_data_g.DATAB
avl_wdata_0[21] => i_avst_wr_data_g.DATAB
avl_wdata_0[21] => i_avst_wr_data_g.DATAB
avl_wdata_0[21] => i_avst_wr_data_g.DATAB
avl_wdata_0[21] => i_avst_wr_data_g.DATAB
avl_wdata_0[21] => i_avst_wr_data_g.DATAB
avl_wdata_0[21] => i_avst_wr_data_g.DATAB
avl_wdata_0[22] => i_avst_wr_data_g.DATAB
avl_wdata_0[22] => i_avst_wr_data_g.DATAB
avl_wdata_0[22] => i_avst_wr_data_g.DATAB
avl_wdata_0[22] => i_avst_wr_data_g.DATAB
avl_wdata_0[22] => i_avst_wr_data_g.DATAB
avl_wdata_0[22] => i_avst_wr_data_g.DATAB
avl_wdata_0[23] => i_avst_wr_data_g.DATAB
avl_wdata_0[23] => i_avst_wr_data_g.DATAB
avl_wdata_0[23] => i_avst_wr_data_g.DATAB
avl_wdata_0[23] => i_avst_wr_data_g.DATAB
avl_wdata_0[23] => i_avst_wr_data_g.DATAB
avl_wdata_0[23] => i_avst_wr_data_g.DATAB
avl_wdata_0[24] => i_avst_wr_data_g.DATAB
avl_wdata_0[24] => i_avst_wr_data_g.DATAB
avl_wdata_0[24] => i_avst_wr_data_g.DATAB
avl_wdata_0[24] => i_avst_wr_data_g.DATAB
avl_wdata_0[24] => i_avst_wr_data_g.DATAB
avl_wdata_0[24] => i_avst_wr_data_g.DATAB
avl_wdata_0[25] => i_avst_wr_data_g.DATAB
avl_wdata_0[25] => i_avst_wr_data_g.DATAB
avl_wdata_0[25] => i_avst_wr_data_g.DATAB
avl_wdata_0[25] => i_avst_wr_data_g.DATAB
avl_wdata_0[25] => i_avst_wr_data_g.DATAB
avl_wdata_0[25] => i_avst_wr_data_g.DATAB
avl_wdata_0[26] => i_avst_wr_data_g.DATAB
avl_wdata_0[26] => i_avst_wr_data_g.DATAB
avl_wdata_0[26] => i_avst_wr_data_g.DATAB
avl_wdata_0[26] => i_avst_wr_data_g.DATAB
avl_wdata_0[26] => i_avst_wr_data_g.DATAB
avl_wdata_0[26] => i_avst_wr_data_g.DATAB
avl_wdata_0[27] => i_avst_wr_data_g.DATAB
avl_wdata_0[27] => i_avst_wr_data_g.DATAB
avl_wdata_0[27] => i_avst_wr_data_g.DATAB
avl_wdata_0[27] => i_avst_wr_data_g.DATAB
avl_wdata_0[27] => i_avst_wr_data_g.DATAB
avl_wdata_0[27] => i_avst_wr_data_g.DATAB
avl_wdata_0[28] => i_avst_wr_data_g.DATAB
avl_wdata_0[28] => i_avst_wr_data_g.DATAB
avl_wdata_0[28] => i_avst_wr_data_g.DATAB
avl_wdata_0[28] => i_avst_wr_data_g.DATAB
avl_wdata_0[28] => i_avst_wr_data_g.DATAB
avl_wdata_0[28] => i_avst_wr_data_g.DATAB
avl_wdata_0[29] => i_avst_wr_data_g.DATAB
avl_wdata_0[29] => i_avst_wr_data_g.DATAB
avl_wdata_0[29] => i_avst_wr_data_g.DATAB
avl_wdata_0[29] => i_avst_wr_data_g.DATAB
avl_wdata_0[29] => i_avst_wr_data_g.DATAB
avl_wdata_0[29] => i_avst_wr_data_g.DATAB
avl_wdata_0[30] => i_avst_wr_data_g.DATAB
avl_wdata_0[30] => i_avst_wr_data_g.DATAB
avl_wdata_0[30] => i_avst_wr_data_g.DATAB
avl_wdata_0[30] => i_avst_wr_data_g.DATAB
avl_wdata_0[30] => i_avst_wr_data_g.DATAB
avl_wdata_0[30] => i_avst_wr_data_g.DATAB
avl_wdata_0[31] => i_avst_wr_data_g.DATAB
avl_wdata_0[31] => i_avst_wr_data_g.DATAB
avl_wdata_0[31] => i_avst_wr_data_g.DATAB
avl_wdata_0[31] => i_avst_wr_data_g.DATAB
avl_wdata_0[31] => i_avst_wr_data_g.DATAB
avl_wdata_0[31] => i_avst_wr_data_g.DATAB
avl_size_0[0] => hmc_inst.I_IAVSTCMDDATA034
avl_size_0[1] => hmc_inst.I_IAVSTCMDDATA035
avl_size_0[2] => hmc_inst.I_IAVSTCMDDATA036
avl_burstbegin_0 => ~NO_FANOUT~
avl_rdata_0[0] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[1] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[2] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[3] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[4] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[5] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[6] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[7] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[8] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[9] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[10] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[11] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[12] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[13] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[14] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[15] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[16] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[17] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[18] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[19] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[20] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[21] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[22] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[23] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[24] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[25] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[26] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[27] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[28] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[29] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[30] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_0[31] <= avl_rdata_g.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata_valid_0 <= avl_rdata_valid_g.DB_MAX_OUTPUT_PORT_TYPE
avl_ready_1 <= hmc_inst.O_OAMMREADY1
avl_write_req_1 => hmc_inst.I_IAVSTCMDDATA11
avl_read_req_1 => hmc_inst.I_IAVSTCMDDATA1
avl_addr_1[0] => hmc_inst.I_IAVSTCMDDATA12
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_size_1[0] => hmc_inst.I_IAVSTCMDDATA134
avl_size_1[1] => hmc_inst.I_IAVSTCMDDATA135
avl_size_1[2] => hmc_inst.I_IAVSTCMDDATA136
avl_burstbegin_1 => ~NO_FANOUT~
avl_rdata_1[0] <= <GND>
avl_rdata_valid_1 <= <GND>
avl_ready_2 <= hmc_inst.O_OAMMREADY2
avl_write_req_2 => hmc_inst.I_IAVSTCMDDATA21
avl_read_req_2 => hmc_inst.I_IAVSTCMDDATA2
avl_addr_2[0] => hmc_inst.I_IAVSTCMDDATA22
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_size_2[0] => hmc_inst.I_IAVSTCMDDATA234
avl_size_2[1] => hmc_inst.I_IAVSTCMDDATA235
avl_size_2[2] => hmc_inst.I_IAVSTCMDDATA236
avl_burstbegin_2 => ~NO_FANOUT~
avl_rdata_2[0] <= <GND>
avl_rdata_valid_2 <= <GND>
avl_ready_3 <= hmc_inst.O_OAMMREADY3
avl_write_req_3 => hmc_inst.I_IAVSTCMDDATA31
avl_read_req_3 => hmc_inst.I_IAVSTCMDDATA3
avl_addr_3[0] => hmc_inst.I_IAVSTCMDDATA32
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_size_3[0] => hmc_inst.I_IAVSTCMDDATA334
avl_size_3[1] => hmc_inst.I_IAVSTCMDDATA335
avl_size_3[2] => hmc_inst.I_IAVSTCMDDATA336
avl_burstbegin_3 => ~NO_FANOUT~
avl_rdata_3[0] <= <GND>
avl_rdata_valid_3 <= <GND>
avl_ready_4 <= hmc_inst.O_OAMMREADY4
avl_write_req_4 => hmc_inst.I_IAVSTCMDDATA41
avl_read_req_4 => hmc_inst.I_IAVSTCMDDATA4
avl_addr_4[0] => hmc_inst.I_IAVSTCMDDATA42
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_size_4[0] => hmc_inst.I_IAVSTCMDDATA434
avl_size_4[1] => hmc_inst.I_IAVSTCMDDATA435
avl_size_4[2] => hmc_inst.I_IAVSTCMDDATA436
avl_burstbegin_4 => ~NO_FANOUT~
avl_rdata_4[0] <= <GND>
avl_rdata_valid_4 <= <GND>
avl_ready_5 <= hmc_inst.O_OAMMREADY5
avl_write_req_5 => hmc_inst.I_IAVSTCMDDATA51
avl_read_req_5 => hmc_inst.I_IAVSTCMDDATA5
avl_addr_5[0] => hmc_inst.I_IAVSTCMDDATA52
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_size_5[0] => hmc_inst.I_IAVSTCMDDATA534
avl_size_5[1] => hmc_inst.I_IAVSTCMDDATA535
avl_size_5[2] => hmc_inst.I_IAVSTCMDDATA536
avl_burstbegin_5 => ~NO_FANOUT~
avl_rdata_5[0] <= <GND>
avl_rdata_valid_5 <= <GND>
afi_rst_n[0] <= hmc_inst.O_AFIRSTN
afi_cs_n[0] <= hmc_inst.O_AFICSN
afi_cs_n[1] <= hmc_inst.O_AFICSN1
afi_cke[0] <= hmc_inst.O_AFICKE
afi_cke[1] <= hmc_inst.O_AFICKE1
afi_odt[0] <= hmc_inst.O_AFIODT
afi_odt[1] <= hmc_inst.O_AFIODT1
afi_addr[0] <= hmc_inst.O_AFIADDR
afi_addr[1] <= hmc_inst.O_AFIADDR1
afi_addr[2] <= hmc_inst.O_AFIADDR2
afi_addr[3] <= hmc_inst.O_AFIADDR3
afi_addr[4] <= hmc_inst.O_AFIADDR4
afi_addr[5] <= hmc_inst.O_AFIADDR5
afi_addr[6] <= hmc_inst.O_AFIADDR6
afi_addr[7] <= hmc_inst.O_AFIADDR7
afi_addr[8] <= hmc_inst.O_AFIADDR8
afi_addr[9] <= hmc_inst.O_AFIADDR9
afi_addr[10] <= hmc_inst.O_AFIADDR10
afi_addr[11] <= hmc_inst.O_AFIADDR11
afi_addr[12] <= hmc_inst.O_AFIADDR12
afi_addr[13] <= hmc_inst.O_AFIADDR13
afi_addr[14] <= hmc_inst.O_AFIADDR14
afi_addr[15] <= hmc_inst.O_AFIADDR15
afi_addr[16] <= hmc_inst.O_AFIADDR16
afi_addr[17] <= hmc_inst.O_AFIADDR17
afi_addr[18] <= hmc_inst.O_AFIADDR18
afi_addr[19] <= hmc_inst.O_AFIADDR19
afi_ba[0] <= hmc_inst.O_AFIBA
afi_ba[1] <= hmc_inst.O_AFIBA1
afi_ba[2] <= hmc_inst.O_AFIBA2
afi_ras_n[0] <= hmc_inst.O_AFIRASN
afi_cas_n[0] <= hmc_inst.O_AFICASN
afi_we_n[0] <= hmc_inst.O_AFIWEN
afi_dqs_burst[0] <= hmc_inst.O_AFIDQSBURST
afi_dqs_burst[1] <= hmc_inst.O_AFIDQSBURST1
afi_dqs_burst[2] <= hmc_inst.O_AFIDQSBURST2
afi_dqs_burst[3] <= hmc_inst.O_AFIDQSBURST3
afi_dqs_burst[4] <= hmc_inst.O_AFIDQSBURST4
afi_wdata_valid[0] <= hmc_inst.O_AFIWDATAVALID
afi_wdata_valid[1] <= hmc_inst.O_AFIWDATAVALID1
afi_wdata_valid[2] <= hmc_inst.O_AFIWDATAVALID2
afi_wdata_valid[3] <= hmc_inst.O_AFIWDATAVALID3
afi_wdata_valid[4] <= hmc_inst.O_AFIWDATAVALID4
afi_wdata[0] <= hmc_inst.O_AFIWDATA
afi_wdata[1] <= hmc_inst.O_AFIWDATA1
afi_wdata[2] <= hmc_inst.O_AFIWDATA2
afi_wdata[3] <= hmc_inst.O_AFIWDATA3
afi_wdata[4] <= hmc_inst.O_AFIWDATA4
afi_wdata[5] <= hmc_inst.O_AFIWDATA5
afi_wdata[6] <= hmc_inst.O_AFIWDATA6
afi_wdata[7] <= hmc_inst.O_AFIWDATA7
afi_wdata[8] <= hmc_inst.O_AFIWDATA8
afi_wdata[9] <= hmc_inst.O_AFIWDATA9
afi_wdata[10] <= hmc_inst.O_AFIWDATA10
afi_wdata[11] <= hmc_inst.O_AFIWDATA11
afi_wdata[12] <= hmc_inst.O_AFIWDATA12
afi_wdata[13] <= hmc_inst.O_AFIWDATA13
afi_wdata[14] <= hmc_inst.O_AFIWDATA14
afi_wdata[15] <= hmc_inst.O_AFIWDATA15
afi_wdata[16] <= hmc_inst.O_AFIWDATA16
afi_wdata[17] <= hmc_inst.O_AFIWDATA17
afi_wdata[18] <= hmc_inst.O_AFIWDATA18
afi_wdata[19] <= hmc_inst.O_AFIWDATA19
afi_wdata[20] <= hmc_inst.O_AFIWDATA20
afi_wdata[21] <= hmc_inst.O_AFIWDATA21
afi_wdata[22] <= hmc_inst.O_AFIWDATA22
afi_wdata[23] <= hmc_inst.O_AFIWDATA23
afi_wdata[24] <= hmc_inst.O_AFIWDATA24
afi_wdata[25] <= hmc_inst.O_AFIWDATA25
afi_wdata[26] <= hmc_inst.O_AFIWDATA26
afi_wdata[27] <= hmc_inst.O_AFIWDATA27
afi_wdata[28] <= hmc_inst.O_AFIWDATA28
afi_wdata[29] <= hmc_inst.O_AFIWDATA29
afi_wdata[30] <= hmc_inst.O_AFIWDATA30
afi_wdata[31] <= hmc_inst.O_AFIWDATA31
afi_wdata[32] <= hmc_inst.O_AFIWDATA32
afi_wdata[33] <= hmc_inst.O_AFIWDATA33
afi_wdata[34] <= hmc_inst.O_AFIWDATA34
afi_wdata[35] <= hmc_inst.O_AFIWDATA35
afi_wdata[36] <= hmc_inst.O_AFIWDATA36
afi_wdata[37] <= hmc_inst.O_AFIWDATA37
afi_wdata[38] <= hmc_inst.O_AFIWDATA38
afi_wdata[39] <= hmc_inst.O_AFIWDATA39
afi_wdata[40] <= hmc_inst.O_AFIWDATA40
afi_wdata[41] <= hmc_inst.O_AFIWDATA41
afi_wdata[42] <= hmc_inst.O_AFIWDATA42
afi_wdata[43] <= hmc_inst.O_AFIWDATA43
afi_wdata[44] <= hmc_inst.O_AFIWDATA44
afi_wdata[45] <= hmc_inst.O_AFIWDATA45
afi_wdata[46] <= hmc_inst.O_AFIWDATA46
afi_wdata[47] <= hmc_inst.O_AFIWDATA47
afi_wdata[48] <= hmc_inst.O_AFIWDATA48
afi_wdata[49] <= hmc_inst.O_AFIWDATA49
afi_wdata[50] <= hmc_inst.O_AFIWDATA50
afi_wdata[51] <= hmc_inst.O_AFIWDATA51
afi_wdata[52] <= hmc_inst.O_AFIWDATA52
afi_wdata[53] <= hmc_inst.O_AFIWDATA53
afi_wdata[54] <= hmc_inst.O_AFIWDATA54
afi_wdata[55] <= hmc_inst.O_AFIWDATA55
afi_wdata[56] <= hmc_inst.O_AFIWDATA56
afi_wdata[57] <= hmc_inst.O_AFIWDATA57
afi_wdata[58] <= hmc_inst.O_AFIWDATA58
afi_wdata[59] <= hmc_inst.O_AFIWDATA59
afi_wdata[60] <= hmc_inst.O_AFIWDATA60
afi_wdata[61] <= hmc_inst.O_AFIWDATA61
afi_wdata[62] <= hmc_inst.O_AFIWDATA62
afi_wdata[63] <= hmc_inst.O_AFIWDATA63
afi_wdata[64] <= hmc_inst.O_AFIWDATA64
afi_wdata[65] <= hmc_inst.O_AFIWDATA65
afi_wdata[66] <= hmc_inst.O_AFIWDATA66
afi_wdata[67] <= hmc_inst.O_AFIWDATA67
afi_wdata[68] <= hmc_inst.O_AFIWDATA68
afi_wdata[69] <= hmc_inst.O_AFIWDATA69
afi_wdata[70] <= hmc_inst.O_AFIWDATA70
afi_wdata[71] <= hmc_inst.O_AFIWDATA71
afi_wdata[72] <= hmc_inst.O_AFIWDATA72
afi_wdata[73] <= hmc_inst.O_AFIWDATA73
afi_wdata[74] <= hmc_inst.O_AFIWDATA74
afi_wdata[75] <= hmc_inst.O_AFIWDATA75
afi_wdata[76] <= hmc_inst.O_AFIWDATA76
afi_wdata[77] <= hmc_inst.O_AFIWDATA77
afi_wdata[78] <= hmc_inst.O_AFIWDATA78
afi_wdata[79] <= hmc_inst.O_AFIWDATA79
afi_dm[0] <= hmc_inst.O_AFIDM
afi_dm[1] <= hmc_inst.O_AFIDM1
afi_dm[2] <= hmc_inst.O_AFIDM2
afi_dm[3] <= hmc_inst.O_AFIDM3
afi_dm[4] <= hmc_inst.O_AFIDM4
afi_dm[5] <= hmc_inst.O_AFIDM5
afi_dm[6] <= hmc_inst.O_AFIDM6
afi_dm[7] <= hmc_inst.O_AFIDM7
afi_dm[8] <= hmc_inst.O_AFIDM8
afi_dm[9] <= hmc_inst.O_AFIDM9
afi_wlat[0] => hmc_inst.I_AFIWLAT
afi_wlat[1] => hmc_inst.I_AFIWLAT1
afi_wlat[2] => hmc_inst.I_AFIWLAT2
afi_wlat[3] => hmc_inst.I_AFIWLAT3
afi_rdata_en[0] <= hmc_inst.O_AFIRDATAEN
afi_rdata_en[1] <= hmc_inst.O_AFIRDATAEN1
afi_rdata_en[2] <= hmc_inst.O_AFIRDATAEN2
afi_rdata_en[3] <= hmc_inst.O_AFIRDATAEN3
afi_rdata_en[4] <= hmc_inst.O_AFIRDATAEN4
afi_rdata_en_full[0] <= hmc_inst.O_AFIRDATAENFULL
afi_rdata_en_full[1] <= hmc_inst.O_AFIRDATAENFULL1
afi_rdata_en_full[2] <= hmc_inst.O_AFIRDATAENFULL2
afi_rdata_en_full[3] <= hmc_inst.O_AFIRDATAENFULL3
afi_rdata_en_full[4] <= hmc_inst.O_AFIRDATAENFULL4
afi_rdata[0] => hmc_inst.I_AFIRDATA
afi_rdata[1] => hmc_inst.I_AFIRDATA1
afi_rdata[2] => hmc_inst.I_AFIRDATA2
afi_rdata[3] => hmc_inst.I_AFIRDATA3
afi_rdata[4] => hmc_inst.I_AFIRDATA4
afi_rdata[5] => hmc_inst.I_AFIRDATA5
afi_rdata[6] => hmc_inst.I_AFIRDATA6
afi_rdata[7] => hmc_inst.I_AFIRDATA7
afi_rdata[8] => hmc_inst.I_AFIRDATA8
afi_rdata[9] => hmc_inst.I_AFIRDATA9
afi_rdata[10] => hmc_inst.I_AFIRDATA10
afi_rdata[11] => hmc_inst.I_AFIRDATA11
afi_rdata[12] => hmc_inst.I_AFIRDATA12
afi_rdata[13] => hmc_inst.I_AFIRDATA13
afi_rdata[14] => hmc_inst.I_AFIRDATA14
afi_rdata[15] => hmc_inst.I_AFIRDATA15
afi_rdata[16] => hmc_inst.I_AFIRDATA16
afi_rdata[17] => hmc_inst.I_AFIRDATA17
afi_rdata[18] => hmc_inst.I_AFIRDATA18
afi_rdata[19] => hmc_inst.I_AFIRDATA19
afi_rdata[20] => hmc_inst.I_AFIRDATA20
afi_rdata[21] => hmc_inst.I_AFIRDATA21
afi_rdata[22] => hmc_inst.I_AFIRDATA22
afi_rdata[23] => hmc_inst.I_AFIRDATA23
afi_rdata[24] => hmc_inst.I_AFIRDATA24
afi_rdata[25] => hmc_inst.I_AFIRDATA25
afi_rdata[26] => hmc_inst.I_AFIRDATA26
afi_rdata[27] => hmc_inst.I_AFIRDATA27
afi_rdata[28] => hmc_inst.I_AFIRDATA28
afi_rdata[29] => hmc_inst.I_AFIRDATA29
afi_rdata[30] => hmc_inst.I_AFIRDATA30
afi_rdata[31] => hmc_inst.I_AFIRDATA31
afi_rdata[32] => hmc_inst.I_AFIRDATA32
afi_rdata[33] => hmc_inst.I_AFIRDATA33
afi_rdata[34] => hmc_inst.I_AFIRDATA34
afi_rdata[35] => hmc_inst.I_AFIRDATA35
afi_rdata[36] => hmc_inst.I_AFIRDATA36
afi_rdata[37] => hmc_inst.I_AFIRDATA37
afi_rdata[38] => hmc_inst.I_AFIRDATA38
afi_rdata[39] => hmc_inst.I_AFIRDATA39
afi_rdata[40] => hmc_inst.I_AFIRDATA40
afi_rdata[41] => hmc_inst.I_AFIRDATA41
afi_rdata[42] => hmc_inst.I_AFIRDATA42
afi_rdata[43] => hmc_inst.I_AFIRDATA43
afi_rdata[44] => hmc_inst.I_AFIRDATA44
afi_rdata[45] => hmc_inst.I_AFIRDATA45
afi_rdata[46] => hmc_inst.I_AFIRDATA46
afi_rdata[47] => hmc_inst.I_AFIRDATA47
afi_rdata[48] => hmc_inst.I_AFIRDATA48
afi_rdata[49] => hmc_inst.I_AFIRDATA49
afi_rdata[50] => hmc_inst.I_AFIRDATA50
afi_rdata[51] => hmc_inst.I_AFIRDATA51
afi_rdata[52] => hmc_inst.I_AFIRDATA52
afi_rdata[53] => hmc_inst.I_AFIRDATA53
afi_rdata[54] => hmc_inst.I_AFIRDATA54
afi_rdata[55] => hmc_inst.I_AFIRDATA55
afi_rdata[56] => hmc_inst.I_AFIRDATA56
afi_rdata[57] => hmc_inst.I_AFIRDATA57
afi_rdata[58] => hmc_inst.I_AFIRDATA58
afi_rdata[59] => hmc_inst.I_AFIRDATA59
afi_rdata[60] => hmc_inst.I_AFIRDATA60
afi_rdata[61] => hmc_inst.I_AFIRDATA61
afi_rdata[62] => hmc_inst.I_AFIRDATA62
afi_rdata[63] => hmc_inst.I_AFIRDATA63
afi_rdata[64] => hmc_inst.I_AFIRDATA64
afi_rdata[65] => hmc_inst.I_AFIRDATA65
afi_rdata[66] => hmc_inst.I_AFIRDATA66
afi_rdata[67] => hmc_inst.I_AFIRDATA67
afi_rdata[68] => hmc_inst.I_AFIRDATA68
afi_rdata[69] => hmc_inst.I_AFIRDATA69
afi_rdata[70] => hmc_inst.I_AFIRDATA70
afi_rdata[71] => hmc_inst.I_AFIRDATA71
afi_rdata[72] => hmc_inst.I_AFIRDATA72
afi_rdata[73] => hmc_inst.I_AFIRDATA73
afi_rdata[74] => hmc_inst.I_AFIRDATA74
afi_rdata[75] => hmc_inst.I_AFIRDATA75
afi_rdata[76] => hmc_inst.I_AFIRDATA76
afi_rdata[77] => hmc_inst.I_AFIRDATA77
afi_rdata[78] => hmc_inst.I_AFIRDATA78
afi_rdata[79] => hmc_inst.I_AFIRDATA79
afi_rdata_valid[0] => hmc_inst.I_AFIRDATAVALID
afi_rlat[0] => ~NO_FANOUT~
afi_rlat[1] => ~NO_FANOUT~
afi_rlat[2] => ~NO_FANOUT~
afi_rlat[3] => ~NO_FANOUT~
afi_rlat[4] => ~NO_FANOUT~
afi_cal_success => hmc_inst.I_CTLCALSUCCESS
afi_mem_clk_disable[0] <= hmc_inst.O_CTLMEMCLKDISABLE
afi_ctl_refresh_done[0] <= hmc_inst.O_AFICTLREFRESHDONE
afi_seq_busy[0] => hmc_inst.I_AFISEQBUSY
afi_seq_busy[0] => hmc_inst.I_AFISEQBUSY1
afi_ctl_long_idle[0] <= hmc_inst.O_AFICTLLONGIDLE
afi_cal_fail => hmc_inst.I_CTLCALFAIL
afi_cal_req <= hmc_inst.O_CTLCALREQ
afi_init_req <= <GND>
cfg_dramconfig[0] <= hmc_inst.O_DRAMCONFIG
cfg_dramconfig[1] <= hmc_inst.O_DRAMCONFIG1
cfg_dramconfig[2] <= hmc_inst.O_DRAMCONFIG2
cfg_dramconfig[3] <= hmc_inst.O_DRAMCONFIG3
cfg_dramconfig[4] <= hmc_inst.O_DRAMCONFIG4
cfg_dramconfig[5] <= hmc_inst.O_DRAMCONFIG5
cfg_dramconfig[6] <= hmc_inst.O_DRAMCONFIG6
cfg_dramconfig[7] <= hmc_inst.O_DRAMCONFIG7
cfg_dramconfig[8] <= hmc_inst.O_DRAMCONFIG8
cfg_dramconfig[9] <= hmc_inst.O_DRAMCONFIG9
cfg_dramconfig[10] <= hmc_inst.O_DRAMCONFIG10
cfg_dramconfig[11] <= hmc_inst.O_DRAMCONFIG11
cfg_dramconfig[12] <= hmc_inst.O_DRAMCONFIG12
cfg_dramconfig[13] <= hmc_inst.O_DRAMCONFIG13
cfg_dramconfig[14] <= hmc_inst.O_DRAMCONFIG14
cfg_dramconfig[15] <= hmc_inst.O_DRAMCONFIG15
cfg_dramconfig[16] <= hmc_inst.O_DRAMCONFIG16
cfg_dramconfig[17] <= hmc_inst.O_DRAMCONFIG17
cfg_dramconfig[18] <= hmc_inst.O_DRAMCONFIG18
cfg_dramconfig[19] <= hmc_inst.O_DRAMCONFIG19
cfg_dramconfig[20] <= hmc_inst.O_DRAMCONFIG20
cfg_dramconfig[21] <= <GND>
cfg_dramconfig[22] <= <GND>
cfg_dramconfig[23] <= <GND>
cfg_caswrlat[0] <= hmc_inst.O_CFGCASWRLAT
cfg_caswrlat[1] <= hmc_inst.O_CFGCASWRLAT1
cfg_caswrlat[2] <= hmc_inst.O_CFGCASWRLAT2
cfg_caswrlat[3] <= hmc_inst.O_CFGCASWRLAT3
cfg_caswrlat[4] <= <GND>
cfg_caswrlat[5] <= <GND>
cfg_caswrlat[6] <= <GND>
cfg_caswrlat[7] <= <GND>
cfg_addlat[0] <= hmc_inst.O_CFGADDLAT
cfg_addlat[1] <= hmc_inst.O_CFGADDLAT1
cfg_addlat[2] <= hmc_inst.O_CFGADDLAT2
cfg_addlat[3] <= hmc_inst.O_CFGADDLAT3
cfg_addlat[4] <= hmc_inst.O_CFGADDLAT4
cfg_addlat[5] <= <GND>
cfg_addlat[6] <= <GND>
cfg_addlat[7] <= <GND>
cfg_tcl[0] <= hmc_inst.O_CFGTCL
cfg_tcl[1] <= hmc_inst.O_CFGTCL1
cfg_tcl[2] <= hmc_inst.O_CFGTCL2
cfg_tcl[3] <= hmc_inst.O_CFGTCL3
cfg_tcl[4] <= hmc_inst.O_CFGTCL4
cfg_tcl[5] <= <GND>
cfg_tcl[6] <= <GND>
cfg_tcl[7] <= <GND>
cfg_trfc[0] <= hmc_inst.O_CFGTRFC
cfg_trfc[1] <= hmc_inst.O_CFGTRFC1
cfg_trfc[2] <= hmc_inst.O_CFGTRFC2
cfg_trfc[3] <= hmc_inst.O_CFGTRFC3
cfg_trfc[4] <= hmc_inst.O_CFGTRFC4
cfg_trfc[5] <= hmc_inst.O_CFGTRFC5
cfg_trfc[6] <= hmc_inst.O_CFGTRFC6
cfg_trfc[7] <= hmc_inst.O_CFGTRFC7
cfg_trefi[0] <= hmc_inst.O_CFGTREFI
cfg_trefi[1] <= hmc_inst.O_CFGTREFI1
cfg_trefi[2] <= hmc_inst.O_CFGTREFI2
cfg_trefi[3] <= hmc_inst.O_CFGTREFI3
cfg_trefi[4] <= hmc_inst.O_CFGTREFI4
cfg_trefi[5] <= hmc_inst.O_CFGTREFI5
cfg_trefi[6] <= hmc_inst.O_CFGTREFI6
cfg_trefi[7] <= hmc_inst.O_CFGTREFI7
cfg_trefi[8] <= hmc_inst.O_CFGTREFI8
cfg_trefi[9] <= hmc_inst.O_CFGTREFI9
cfg_trefi[10] <= hmc_inst.O_CFGTREFI10
cfg_trefi[11] <= hmc_inst.O_CFGTREFI11
cfg_trefi[12] <= hmc_inst.O_CFGTREFI12
cfg_trefi[13] <= <GND>
cfg_trefi[14] <= <GND>
cfg_trefi[15] <= <GND>
cfg_twr[0] <= hmc_inst.O_CFGTWR
cfg_twr[1] <= hmc_inst.O_CFGTWR1
cfg_twr[2] <= hmc_inst.O_CFGTWR2
cfg_twr[3] <= hmc_inst.O_CFGTWR3
cfg_twr[4] <= <GND>
cfg_twr[5] <= <GND>
cfg_twr[6] <= <GND>
cfg_twr[7] <= <GND>
cfg_tmrd[0] <= hmc_inst.O_CFGTMRD
cfg_tmrd[1] <= hmc_inst.O_CFGTMRD1
cfg_tmrd[2] <= hmc_inst.O_CFGTMRD2
cfg_tmrd[3] <= hmc_inst.O_CFGTMRD3
cfg_tmrd[4] <= <GND>
cfg_tmrd[5] <= <GND>
cfg_tmrd[6] <= <GND>
cfg_tmrd[7] <= <GND>
cfg_coladdrwidth[0] <= hmc_inst.O_CFGCOLADDRWIDTH
cfg_coladdrwidth[1] <= hmc_inst.O_CFGCOLADDRWIDTH1
cfg_coladdrwidth[2] <= hmc_inst.O_CFGCOLADDRWIDTH2
cfg_coladdrwidth[3] <= hmc_inst.O_CFGCOLADDRWIDTH3
cfg_coladdrwidth[4] <= hmc_inst.O_CFGCOLADDRWIDTH4
cfg_coladdrwidth[5] <= <GND>
cfg_coladdrwidth[6] <= <GND>
cfg_coladdrwidth[7] <= <GND>
cfg_rowaddrwidth[0] <= hmc_inst.O_CFGROWADDRWIDTH
cfg_rowaddrwidth[1] <= hmc_inst.O_CFGROWADDRWIDTH1
cfg_rowaddrwidth[2] <= hmc_inst.O_CFGROWADDRWIDTH2
cfg_rowaddrwidth[3] <= hmc_inst.O_CFGROWADDRWIDTH3
cfg_rowaddrwidth[4] <= hmc_inst.O_CFGROWADDRWIDTH4
cfg_rowaddrwidth[5] <= <GND>
cfg_rowaddrwidth[6] <= <GND>
cfg_rowaddrwidth[7] <= <GND>
cfg_bankaddrwidth[0] <= hmc_inst.O_CFGBANKADDRWIDTH
cfg_bankaddrwidth[1] <= hmc_inst.O_CFGBANKADDRWIDTH1
cfg_bankaddrwidth[2] <= hmc_inst.O_CFGBANKADDRWIDTH2
cfg_bankaddrwidth[3] <= <GND>
cfg_bankaddrwidth[4] <= <GND>
cfg_bankaddrwidth[5] <= <GND>
cfg_bankaddrwidth[6] <= <GND>
cfg_bankaddrwidth[7] <= <GND>
cfg_csaddrwidth[0] <= hmc_inst.O_CFGCSADDRWIDTH
cfg_csaddrwidth[1] <= hmc_inst.O_CFGCSADDRWIDTH1
cfg_csaddrwidth[2] <= hmc_inst.O_CFGCSADDRWIDTH2
cfg_csaddrwidth[3] <= <GND>
cfg_csaddrwidth[4] <= <GND>
cfg_csaddrwidth[5] <= <GND>
cfg_csaddrwidth[6] <= <GND>
cfg_csaddrwidth[7] <= <GND>
cfg_interfacewidth[0] <= hmc_inst.O_CFGINTERFACEWIDTH
cfg_interfacewidth[1] <= hmc_inst.O_CFGINTERFACEWIDTH1
cfg_interfacewidth[2] <= hmc_inst.O_CFGINTERFACEWIDTH2
cfg_interfacewidth[3] <= hmc_inst.O_CFGINTERFACEWIDTH3
cfg_interfacewidth[4] <= hmc_inst.O_CFGINTERFACEWIDTH4
cfg_interfacewidth[5] <= hmc_inst.O_CFGINTERFACEWIDTH5
cfg_interfacewidth[6] <= hmc_inst.O_CFGINTERFACEWIDTH6
cfg_interfacewidth[7] <= hmc_inst.O_CFGINTERFACEWIDTH7
cfg_devicewidth[0] <= hmc_inst.O_CFGDEVICEWIDTH
cfg_devicewidth[1] <= hmc_inst.O_CFGDEVICEWIDTH1
cfg_devicewidth[2] <= hmc_inst.O_CFGDEVICEWIDTH2
cfg_devicewidth[3] <= hmc_inst.O_CFGDEVICEWIDTH3
cfg_devicewidth[4] <= <GND>
cfg_devicewidth[5] <= <GND>
cfg_devicewidth[6] <= <GND>
cfg_devicewidth[7] <= <GND>
local_refresh_ack <= hmc_inst.O_LOCALREFRESHACK
local_powerdn_ack <= hmc_inst.O_LOCALPOWERDOWNACK
local_self_rfsh_ack <= hmc_inst.O_LOCALSELFRFSHACK
local_deep_powerdn_ack <= hmc_inst.O_LOCALDEEPPOWERDNACK
local_refresh_req => hmc_inst.I_LOCALREFRESHREQ
local_refresh_chip[0] => hmc_inst.I_LOCALREFRESHCHIP
local_refresh_chip[0] => hmc_inst.I_LOCALREFRESHCHIP1
local_self_rfsh_req => hmc_inst.I_LOCALSELFRFSHREQ
local_self_rfsh_chip[0] => hmc_inst.I_LOCALSELFRFSHCHIP
local_self_rfsh_chip[0] => hmc_inst.I_LOCALSELFRFSHCHIP1
local_deep_powerdn_req => hmc_inst.I_LOCALDEEPPOWERDNREQ
local_deep_powerdn_chip[0] => hmc_inst.I_LOCALDEEPPOWERDNCHIP
local_deep_powerdn_chip[0] => hmc_inst.I_LOCALDEEPPOWERDNCHIP1
local_multicast => ~NO_FANOUT~
local_priority => ~NO_FANOUT~
local_init_done <= hmc_inst.O_LOCALINITDONE
local_cal_success <= io_intaficalsuccess.DB_MAX_OUTPUT_PORT_TYPE
local_cal_fail <= io_intaficalfail.DB_MAX_OUTPUT_PORT_TYPE
csr_read_req => hmc_inst.I_MMRREADREQ
csr_write_req => hmc_inst.I_MMRWRITEREQ
csr_addr[0] => hmc_inst.I_MMRADDR
csr_addr[1] => hmc_inst.I_MMRADDR1
csr_addr[2] => hmc_inst.I_MMRADDR2
csr_addr[3] => hmc_inst.I_MMRADDR3
csr_addr[4] => hmc_inst.I_MMRADDR4
csr_addr[5] => hmc_inst.I_MMRADDR5
csr_addr[6] => hmc_inst.I_MMRADDR6
csr_addr[7] => hmc_inst.I_MMRADDR7
csr_addr[8] => hmc_inst.I_MMRADDR8
csr_addr[9] => hmc_inst.I_MMRADDR9
csr_wdata[0] => hmc_inst.I_MMRWDATA
csr_wdata[1] => hmc_inst.I_MMRWDATA1
csr_wdata[2] => hmc_inst.I_MMRWDATA2
csr_wdata[3] => hmc_inst.I_MMRWDATA3
csr_wdata[4] => hmc_inst.I_MMRWDATA4
csr_wdata[5] => hmc_inst.I_MMRWDATA5
csr_wdata[6] => hmc_inst.I_MMRWDATA6
csr_wdata[7] => hmc_inst.I_MMRWDATA7
csr_rdata[0] <= hmc_inst.O_MMRRDATA
csr_rdata[1] <= hmc_inst.O_MMRRDATA1
csr_rdata[2] <= hmc_inst.O_MMRRDATA2
csr_rdata[3] <= hmc_inst.O_MMRRDATA3
csr_rdata[4] <= hmc_inst.O_MMRRDATA4
csr_rdata[5] <= hmc_inst.O_MMRRDATA5
csr_rdata[6] <= hmc_inst.O_MMRRDATA6
csr_rdata[7] <= hmc_inst.O_MMRRDATA7
csr_be[0] => hmc_inst.I_MMRBE
csr_rdata_valid <= hmc_inst.O_MMRRDATAVALID
csr_waitrequest <= hmc_inst.O_MMRWAITREQUEST
bonding_out_1[0] <= hmc_inst.O_BONDINGOUT1
bonding_out_1[1] <= hmc_inst.O_BONDINGOUT11
bonding_out_1[2] <= hmc_inst.O_BONDINGOUT12
bonding_out_1[3] <= hmc_inst.O_BONDINGOUT13
bonding_in_1[0] => hmc_inst.I_BONDINGIN1
bonding_in_1[1] => hmc_inst.I_BONDINGIN11
bonding_in_1[2] => hmc_inst.I_BONDINGIN12
bonding_in_1[3] => hmc_inst.I_BONDINGIN13
bonding_out_2[0] <= hmc_inst.O_BONDINGOUT2
bonding_out_2[1] <= hmc_inst.O_BONDINGOUT21
bonding_out_2[2] <= hmc_inst.O_BONDINGOUT22
bonding_out_2[3] <= hmc_inst.O_BONDINGOUT23
bonding_out_2[4] <= hmc_inst.O_BONDINGOUT24
bonding_out_2[5] <= hmc_inst.O_BONDINGOUT25
bonding_in_2[0] => hmc_inst.I_BONDINGIN2
bonding_in_2[1] => hmc_inst.I_BONDINGIN21
bonding_in_2[2] => hmc_inst.I_BONDINGIN22
bonding_in_2[3] => hmc_inst.I_BONDINGIN23
bonding_in_2[4] => hmc_inst.I_BONDINGIN24
bonding_in_2[5] => hmc_inst.I_BONDINGIN25
bonding_out_3[0] <= hmc_inst.O_BONDINGOUT3
bonding_out_3[1] <= hmc_inst.O_BONDINGOUT31
bonding_out_3[2] <= hmc_inst.O_BONDINGOUT32
bonding_out_3[3] <= hmc_inst.O_BONDINGOUT33
bonding_out_3[4] <= hmc_inst.O_BONDINGOUT34
bonding_out_3[5] <= hmc_inst.O_BONDINGOUT35
bonding_in_3[0] => hmc_inst.I_BONDINGIN3
bonding_in_3[1] => hmc_inst.I_BONDINGIN31
bonding_in_3[2] => hmc_inst.I_BONDINGIN32
bonding_in_3[3] => hmc_inst.I_BONDINGIN33
bonding_in_3[4] => hmc_inst.I_BONDINGIN34
bonding_in_3[5] => hmc_inst.I_BONDINGIN35
io_intaficalfail => local_cal_fail.DATAIN
ctl_init_req <= hmc_inst.O_CTLINITREQ
local_sts_ctl_empty <= hmc_inst.O_LOCALSTSCTLEMPTY
io_intaficalsuccess => local_cal_success.DATAIN


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0
oct_rzqin => sd1a_0.I_RZQIN
parallelterminationcontrol[0] <= sd2a_0.O_PARALLELTERMINATIONCONTROL
parallelterminationcontrol[1] <= sd2a_0.O_PARALLELTERMINATIONCONTROL1
parallelterminationcontrol[2] <= sd2a_0.O_PARALLELTERMINATIONCONTROL2
parallelterminationcontrol[3] <= sd2a_0.O_PARALLELTERMINATIONCONTROL3
parallelterminationcontrol[4] <= sd2a_0.O_PARALLELTERMINATIONCONTROL4
parallelterminationcontrol[5] <= sd2a_0.O_PARALLELTERMINATIONCONTROL5
parallelterminationcontrol[6] <= sd2a_0.O_PARALLELTERMINATIONCONTROL6
parallelterminationcontrol[7] <= sd2a_0.O_PARALLELTERMINATIONCONTROL7
parallelterminationcontrol[8] <= sd2a_0.O_PARALLELTERMINATIONCONTROL8
parallelterminationcontrol[9] <= sd2a_0.O_PARALLELTERMINATIONCONTROL9
parallelterminationcontrol[10] <= sd2a_0.O_PARALLELTERMINATIONCONTROL10
parallelterminationcontrol[11] <= sd2a_0.O_PARALLELTERMINATIONCONTROL11
parallelterminationcontrol[12] <= sd2a_0.O_PARALLELTERMINATIONCONTROL12
parallelterminationcontrol[13] <= sd2a_0.O_PARALLELTERMINATIONCONTROL13
parallelterminationcontrol[14] <= sd2a_0.O_PARALLELTERMINATIONCONTROL14
parallelterminationcontrol[15] <= sd2a_0.O_PARALLELTERMINATIONCONTROL15
seriesterminationcontrol[0] <= sd2a_0.O_SERIESTERMINATIONCONTROL
seriesterminationcontrol[1] <= sd2a_0.O_SERIESTERMINATIONCONTROL1
seriesterminationcontrol[2] <= sd2a_0.O_SERIESTERMINATIONCONTROL2
seriesterminationcontrol[3] <= sd2a_0.O_SERIESTERMINATIONCONTROL3
seriesterminationcontrol[4] <= sd2a_0.O_SERIESTERMINATIONCONTROL4
seriesterminationcontrol[5] <= sd2a_0.O_SERIESTERMINATIONCONTROL5
seriesterminationcontrol[6] <= sd2a_0.O_SERIESTERMINATIONCONTROL6
seriesterminationcontrol[7] <= sd2a_0.O_SERIESTERMINATIONCONTROL7
seriesterminationcontrol[8] <= sd2a_0.O_SERIESTERMINATIONCONTROL8
seriesterminationcontrol[9] <= sd2a_0.O_SERIESTERMINATIONCONTROL9
seriesterminationcontrol[10] <= sd2a_0.O_SERIESTERMINATIONCONTROL10
seriesterminationcontrol[11] <= sd2a_0.O_SERIESTERMINATIONCONTROL11
seriesterminationcontrol[12] <= sd2a_0.O_SERIESTERMINATIONCONTROL12
seriesterminationcontrol[13] <= sd2a_0.O_SERIESTERMINATIONCONTROL13
seriesterminationcontrol[14] <= sd2a_0.O_SERIESTERMINATIONCONTROL14
seriesterminationcontrol[15] <= sd2a_0.O_SERIESTERMINATIONCONTROL15


|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_dll_cyclonev:dll0
clk => dll_wys_m.CLK
dll_pll_locked => dll_wys_m.ALOAD
dll_delayctrl[0] <= dll_wys_m.DELAYCTRLOUT
dll_delayctrl[1] <= dll_wys_m.DELAYCTRLOUT1
dll_delayctrl[2] <= dll_wys_m.DELAYCTRLOUT2
dll_delayctrl[3] <= dll_wys_m.DELAYCTRLOUT3
dll_delayctrl[4] <= dll_wys_m.DELAYCTRLOUT4
dll_delayctrl[5] <= dll_wys_m.DELAYCTRLOUT5
dll_delayctrl[6] <= dll_wys_m.DELAYCTRLOUT6


|baseline_c5gx|lpddr2_memory:fpga_lpddr2_Verify
iCLK => avl_writedata[0]~reg0.CLK
iCLK => avl_writedata[1]~reg0.CLK
iCLK => avl_writedata[2]~reg0.CLK
iCLK => avl_writedata[3]~reg0.CLK
iCLK => avl_writedata[4]~reg0.CLK
iCLK => avl_writedata[5]~reg0.CLK
iCLK => avl_writedata[6]~reg0.CLK
iCLK => avl_writedata[7]~reg0.CLK
iCLK => avl_writedata[8]~reg0.CLK
iCLK => avl_writedata[9]~reg0.CLK
iCLK => avl_writedata[10]~reg0.CLK
iCLK => avl_writedata[11]~reg0.CLK
iCLK => avl_writedata[12]~reg0.CLK
iCLK => avl_writedata[13]~reg0.CLK
iCLK => avl_writedata[14]~reg0.CLK
iCLK => avl_writedata[15]~reg0.CLK
iCLK => avl_writedata[16]~reg0.CLK
iCLK => avl_writedata[17]~reg0.CLK
iCLK => avl_writedata[18]~reg0.CLK
iCLK => avl_writedata[19]~reg0.CLK
iCLK => avl_writedata[20]~reg0.CLK
iCLK => avl_writedata[21]~reg0.CLK
iCLK => avl_writedata[22]~reg0.CLK
iCLK => avl_writedata[23]~reg0.CLK
iCLK => avl_writedata[24]~reg0.CLK
iCLK => avl_writedata[25]~reg0.CLK
iCLK => avl_writedata[26]~reg0.CLK
iCLK => avl_writedata[27]~reg0.CLK
iCLK => avl_writedata[28]~reg0.CLK
iCLK => avl_writedata[29]~reg0.CLK
iCLK => avl_writedata[30]~reg0.CLK
iCLK => avl_writedata[31]~reg0.CLK
iCLK => avl_address[0]~reg0.CLK
iCLK => avl_address[1]~reg0.CLK
iCLK => avl_address[2]~reg0.CLK
iCLK => avl_address[3]~reg0.CLK
iCLK => avl_address[4]~reg0.CLK
iCLK => avl_address[5]~reg0.CLK
iCLK => avl_address[6]~reg0.CLK
iCLK => avl_address[7]~reg0.CLK
iCLK => avl_address[8]~reg0.CLK
iCLK => avl_address[9]~reg0.CLK
iCLK => avl_address[10]~reg0.CLK
iCLK => avl_address[11]~reg0.CLK
iCLK => avl_address[12]~reg0.CLK
iCLK => avl_address[13]~reg0.CLK
iCLK => avl_address[14]~reg0.CLK
iCLK => avl_address[15]~reg0.CLK
iCLK => avl_address[16]~reg0.CLK
iCLK => avl_address[17]~reg0.CLK
iCLK => avl_address[18]~reg0.CLK
iCLK => avl_address[19]~reg0.CLK
iCLK => avl_address[20]~reg0.CLK
iCLK => avl_address[21]~reg0.CLK
iCLK => avl_address[22]~reg0.CLK
iCLK => avl_address[23]~reg0.CLK
iCLK => avl_address[24]~reg0.CLK
iCLK => avl_address[25]~reg0.CLK
iCLK => avl_address[26]~reg0.CLK
iCLK => data_reg[0].CLK
iCLK => data_reg[1].CLK
iCLK => data_reg[2].CLK
iCLK => data_reg[3].CLK
iCLK => data_reg[4].CLK
iCLK => data_reg[5].CLK
iCLK => data_reg[6].CLK
iCLK => data_reg[7].CLK
iCLK => data_reg[8].CLK
iCLK => data_reg[9].CLK
iCLK => data_reg[10].CLK
iCLK => data_reg[11].CLK
iCLK => data_reg[12].CLK
iCLK => data_reg[13].CLK
iCLK => data_reg[14].CLK
iCLK => data_reg[15].CLK
iCLK => data_reg[16].CLK
iCLK => data_reg[17].CLK
iCLK => data_reg[18].CLK
iCLK => data_reg[19].CLK
iCLK => data_reg[20].CLK
iCLK => data_reg[21].CLK
iCLK => data_reg[22].CLK
iCLK => data_reg[23].CLK
iCLK => data_reg[24].CLK
iCLK => data_reg[25].CLK
iCLK => data_reg[26].CLK
iCLK => data_reg[27].CLK
iCLK => data_reg[28].CLK
iCLK => data_reg[29].CLK
iCLK => data_reg[30].CLK
iCLK => data_reg[31].CLK
iCLK => avl_read~reg0.CLK
iCLK => avl_write~reg0.CLK
iCLK => c_state[0]~reg0.CLK
iCLK => c_state[1]~reg0.CLK
iCLK => c_state[2]~reg0.CLK
iCLK => c_state[3]~reg0.CLK
iCLK => write_count[0].CLK
iCLK => write_count[1].CLK
iCLK => write_count[2].CLK
iCLK => write_count[3].CLK
iCLK => write_count[4].CLK
iRST_n => write_count.OUTPUTSELECT
iRST_n => write_count.OUTPUTSELECT
iRST_n => write_count.OUTPUTSELECT
iRST_n => write_count.OUTPUTSELECT
iRST_n => write_count.OUTPUTSELECT
iRST_n => c_state.OUTPUTSELECT
iRST_n => c_state.OUTPUTSELECT
iRST_n => c_state.OUTPUTSELECT
iRST_n => c_state.OUTPUTSELECT
iRST_n => avl_write.OUTPUTSELECT
iRST_n => avl_read.OUTPUTSELECT
iRST_n => avl_writedata[16]~reg0.ENA
iRST_n => avl_writedata[15]~reg0.ENA
iRST_n => avl_writedata[14]~reg0.ENA
iRST_n => avl_writedata[13]~reg0.ENA
iRST_n => avl_writedata[12]~reg0.ENA
iRST_n => avl_writedata[11]~reg0.ENA
iRST_n => avl_writedata[10]~reg0.ENA
iRST_n => avl_writedata[9]~reg0.ENA
iRST_n => avl_writedata[8]~reg0.ENA
iRST_n => avl_writedata[7]~reg0.ENA
iRST_n => avl_writedata[6]~reg0.ENA
iRST_n => avl_writedata[5]~reg0.ENA
iRST_n => avl_writedata[4]~reg0.ENA
iRST_n => avl_writedata[3]~reg0.ENA
iRST_n => avl_writedata[2]~reg0.ENA
iRST_n => avl_writedata[1]~reg0.ENA
iRST_n => avl_writedata[0]~reg0.ENA
iRST_n => avl_writedata[17]~reg0.ENA
iRST_n => avl_writedata[18]~reg0.ENA
iRST_n => avl_writedata[19]~reg0.ENA
iRST_n => avl_writedata[20]~reg0.ENA
iRST_n => avl_writedata[21]~reg0.ENA
iRST_n => avl_writedata[22]~reg0.ENA
iRST_n => avl_writedata[23]~reg0.ENA
iRST_n => avl_writedata[24]~reg0.ENA
iRST_n => avl_writedata[25]~reg0.ENA
iRST_n => avl_writedata[26]~reg0.ENA
iRST_n => avl_writedata[27]~reg0.ENA
iRST_n => avl_writedata[28]~reg0.ENA
iRST_n => avl_writedata[29]~reg0.ENA
iRST_n => avl_writedata[30]~reg0.ENA
iRST_n => avl_writedata[31]~reg0.ENA
iRST_n => avl_address[0]~reg0.ENA
iRST_n => avl_address[1]~reg0.ENA
iRST_n => avl_address[2]~reg0.ENA
iRST_n => avl_address[3]~reg0.ENA
iRST_n => avl_address[4]~reg0.ENA
iRST_n => avl_address[5]~reg0.ENA
iRST_n => avl_address[6]~reg0.ENA
iRST_n => avl_address[7]~reg0.ENA
iRST_n => avl_address[8]~reg0.ENA
iRST_n => avl_address[9]~reg0.ENA
iRST_n => avl_address[10]~reg0.ENA
iRST_n => avl_address[11]~reg0.ENA
iRST_n => avl_address[12]~reg0.ENA
iRST_n => avl_address[13]~reg0.ENA
iRST_n => avl_address[14]~reg0.ENA
iRST_n => avl_address[15]~reg0.ENA
iRST_n => avl_address[16]~reg0.ENA
iRST_n => avl_address[17]~reg0.ENA
iRST_n => avl_address[18]~reg0.ENA
iRST_n => avl_address[19]~reg0.ENA
iRST_n => avl_address[20]~reg0.ENA
iRST_n => avl_address[21]~reg0.ENA
iRST_n => avl_address[22]~reg0.ENA
iRST_n => avl_address[23]~reg0.ENA
iRST_n => avl_address[24]~reg0.ENA
iRST_n => avl_address[25]~reg0.ENA
iRST_n => avl_address[26]~reg0.ENA
iRST_n => data_reg[0].ENA
iRST_n => data_reg[1].ENA
iRST_n => data_reg[2].ENA
iRST_n => data_reg[3].ENA
iRST_n => data_reg[4].ENA
iRST_n => data_reg[5].ENA
iRST_n => data_reg[6].ENA
iRST_n => data_reg[7].ENA
iRST_n => data_reg[8].ENA
iRST_n => data_reg[9].ENA
iRST_n => data_reg[10].ENA
iRST_n => data_reg[11].ENA
iRST_n => data_reg[12].ENA
iRST_n => data_reg[13].ENA
iRST_n => data_reg[14].ENA
iRST_n => data_reg[15].ENA
iRST_n => data_reg[16].ENA
iRST_n => data_reg[17].ENA
iRST_n => data_reg[18].ENA
iRST_n => data_reg[19].ENA
iRST_n => data_reg[20].ENA
iRST_n => data_reg[21].ENA
iRST_n => data_reg[22].ENA
iRST_n => data_reg[23].ENA
iRST_n => data_reg[24].ENA
iRST_n => data_reg[25].ENA
iRST_n => data_reg[26].ENA
iRST_n => data_reg[27].ENA
iRST_n => data_reg[28].ENA
iRST_n => data_reg[29].ENA
iRST_n => data_reg[30].ENA
iRST_n => data_reg[31].ENA
read_req => c_state.OUTPUTSELECT
read_req => c_state.OUTPUTSELECT
read_req => c_state.OUTPUTSELECT
read_req => c_state.OUTPUTSELECT
write_req => c_state.OUTPUTSELECT
write_req => c_state.OUTPUTSELECT
write_req => c_state.OUTPUTSELECT
write_req => c_state.OUTPUTSELECT
addr[0] => avl_address.DATAB
addr[1] => avl_address.DATAB
addr[2] => avl_address.DATAB
addr[3] => avl_address.DATAB
addr[4] => avl_address.DATAB
addr[5] => avl_address.DATAB
addr[6] => avl_address.DATAB
addr[7] => avl_address.DATAB
addr[8] => avl_address.DATAB
addr[9] => avl_address.DATAB
addr[10] => avl_address.DATAB
addr[11] => avl_address.DATAB
addr[12] => avl_address.DATAB
addr[13] => avl_address.DATAB
addr[14] => avl_address.DATAB
addr[15] => avl_address.DATAB
addr[16] => avl_address.DATAB
addr[17] => avl_address.DATAB
addr[18] => avl_address.DATAB
addr[19] => avl_address.DATAB
addr[20] => avl_address.DATAB
addr[21] => avl_address.DATAB
addr[22] => avl_address.DATAB
addr[23] => avl_address.DATAB
addr[24] => avl_address.DATAB
addr[25] => avl_address.DATAB
addr[26] => avl_address.DATAB
inData[0] => avl_writedata.DATAB
inData[1] => avl_writedata.DATAB
inData[2] => avl_writedata.DATAB
inData[3] => avl_writedata.DATAB
inData[4] => avl_writedata.DATAB
inData[5] => avl_writedata.DATAB
inData[6] => avl_writedata.DATAB
inData[7] => avl_writedata.DATAB
inData[8] => avl_writedata.DATAB
inData[9] => avl_writedata.DATAB
inData[10] => avl_writedata.DATAB
inData[11] => avl_writedata.DATAB
inData[12] => avl_writedata.DATAB
inData[13] => avl_writedata.DATAB
inData[14] => avl_writedata.DATAB
inData[15] => avl_writedata.DATAB
inData[16] => avl_writedata.DATAB
inData[17] => avl_writedata.DATAB
inData[18] => avl_writedata.DATAB
inData[19] => avl_writedata.DATAB
inData[20] => avl_writedata.DATAB
inData[21] => avl_writedata.DATAB
inData[22] => avl_writedata.DATAB
inData[23] => avl_writedata.DATAB
inData[24] => avl_writedata.DATAB
inData[25] => avl_writedata.DATAB
inData[26] => avl_writedata.DATAB
inData[27] => avl_writedata.DATAB
inData[28] => avl_writedata.DATAB
inData[29] => avl_writedata.DATAB
inData[30] => avl_writedata.DATAB
inData[31] => avl_writedata.DATAB
outData[0] <= data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outData[1] <= data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outData[2] <= data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outData[3] <= data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outData[4] <= data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outData[5] <= data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outData[6] <= data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outData[7] <= data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
outData[8] <= data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
outData[9] <= data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
outData[10] <= data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
outData[11] <= data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
outData[12] <= data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
outData[13] <= data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
outData[14] <= data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
outData[15] <= data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
outData[16] <= data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
outData[17] <= data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
outData[18] <= data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
outData[19] <= data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
outData[20] <= data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
outData[21] <= data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
outData[22] <= data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
outData[23] <= data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
outData[24] <= data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
outData[25] <= data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
outData[26] <= data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
outData[27] <= data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
outData[28] <= data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
outData[29] <= data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
outData[30] <= data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
outData[31] <= data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
local_init_done => c_state.OUTPUTSELECT
local_init_done => c_state.OUTPUTSELECT
local_init_done => c_state.OUTPUTSELECT
local_init_done => c_state.OUTPUTSELECT
avl_waitrequest_n => avl_write.OUTPUTSELECT
avl_waitrequest_n => c_state.OUTPUTSELECT
avl_waitrequest_n => c_state.OUTPUTSELECT
avl_waitrequest_n => c_state.OUTPUTSELECT
avl_waitrequest_n => c_state.OUTPUTSELECT
avl_waitrequest_n => c_state.OUTPUTSELECT
avl_address[0] <= avl_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[1] <= avl_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[2] <= avl_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[3] <= avl_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[4] <= avl_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[5] <= avl_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[6] <= avl_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[7] <= avl_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[8] <= avl_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[9] <= avl_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[10] <= avl_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[11] <= avl_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[12] <= avl_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[13] <= avl_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[14] <= avl_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[15] <= avl_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[16] <= avl_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[17] <= avl_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[18] <= avl_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[19] <= avl_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[20] <= avl_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[21] <= avl_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[22] <= avl_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[23] <= avl_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[24] <= avl_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[25] <= avl_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_address[26] <= avl_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => data_reg.OUTPUTSELECT
avl_readdatavalid => c_state.OUTPUTSELECT
avl_readdatavalid => c_state.OUTPUTSELECT
avl_readdatavalid => c_state.OUTPUTSELECT
avl_readdatavalid => c_state.OUTPUTSELECT
avl_readdata[0] => data_reg.DATAB
avl_readdata[1] => data_reg.DATAB
avl_readdata[2] => data_reg.DATAB
avl_readdata[3] => data_reg.DATAB
avl_readdata[4] => data_reg.DATAB
avl_readdata[5] => data_reg.DATAB
avl_readdata[6] => data_reg.DATAB
avl_readdata[7] => data_reg.DATAB
avl_readdata[8] => data_reg.DATAB
avl_readdata[9] => data_reg.DATAB
avl_readdata[10] => data_reg.DATAB
avl_readdata[11] => data_reg.DATAB
avl_readdata[12] => data_reg.DATAB
avl_readdata[13] => data_reg.DATAB
avl_readdata[14] => data_reg.DATAB
avl_readdata[15] => data_reg.DATAB
avl_readdata[16] => data_reg.DATAB
avl_readdata[17] => data_reg.DATAB
avl_readdata[18] => data_reg.DATAB
avl_readdata[19] => data_reg.DATAB
avl_readdata[20] => data_reg.DATAB
avl_readdata[21] => data_reg.DATAB
avl_readdata[22] => data_reg.DATAB
avl_readdata[23] => data_reg.DATAB
avl_readdata[24] => data_reg.DATAB
avl_readdata[25] => data_reg.DATAB
avl_readdata[26] => data_reg.DATAB
avl_readdata[27] => data_reg.DATAB
avl_readdata[28] => data_reg.DATAB
avl_readdata[29] => data_reg.DATAB
avl_readdata[30] => data_reg.DATAB
avl_readdata[31] => data_reg.DATAB
avl_writedata[0] <= avl_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[1] <= avl_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[2] <= avl_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[3] <= avl_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[4] <= avl_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[5] <= avl_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[6] <= avl_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[7] <= avl_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[8] <= avl_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[9] <= avl_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[10] <= avl_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[11] <= avl_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[12] <= avl_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[13] <= avl_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[14] <= avl_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[15] <= avl_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[16] <= avl_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[17] <= avl_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[18] <= avl_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[19] <= avl_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[20] <= avl_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[21] <= avl_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[22] <= avl_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[23] <= avl_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[24] <= avl_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[25] <= avl_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[26] <= avl_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[27] <= avl_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[28] <= avl_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[29] <= avl_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[30] <= avl_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[31] <= avl_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_read <= avl_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_write <= avl_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_burstbegin <= avl_burstbegin.DB_MAX_OUTPUT_PORT_TYPE
c_state[0] <= c_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_state[1] <= c_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_state[2] <= c_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_state[3] <= c_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


