# ECE 411 Project Progress Report

Team: `UIUC Journalist`  
Members: 
- Chengyi Zhang (chengyi5)
- Caiting Wu (cwu72)
- Kuanjung Huang (khuang38)

repo: https://gitlab.engr.illinois.edu/ece411fa2018/uiucjournalist

## Checkpoint 1
Oct 10, 2018 – Oct 28, 2018

* [X] Complete the diagram of our pipelined CPU datapath
* [X] Complete the control signal sheet of instructions required in MP1
* [X] Create the project
* [X] Develop `cpu_control.v` according to the control signal sheet
* [X] Develop `cpu_datapath.v`
according to diagram
* [X] Write test code to test our pipeline CPU
* [X] Test our pipeline CPU

## Checkpoint 2
Oct 29, 2018 – Nov 4, 2018

* [X] Change the CPU diagram to support new instructions (lb, jal, ...)
* [X] Change the control signal sheet to support new instructions 
* [X] Complete the diagram of Cache System (L1, L2, Memory, Arbiter)
* [X] Complete the state diagram of Arbiter
* [ ] Develop `arbiter.v` according to the state diagram.
* [ ] Develop `cache.v` according to the cache system diagram.
* [ ] Write test code to test our pipeline CPU
* [ ] Test our pipeline CPU

