INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_calc_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_calc_16
WARNING: [VRFC 10-3401] illegal argument of type wire [packed dim count:1] in math function 'log10()', expected real type [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_calc_16.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_calc_16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_calc_16_tb
WARNING: [VRFC 10-1581] illegal format specifier   for display [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/norm_logic/int_calc_16_tb.v:80]
