#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe4faf653f0 .scope module, "test" "test" 2 3;
 .timescale 0 0;
P_0x7fe4faf225b0 .param/l "RAMSIZE" 0 2 48, +C4<00000000000000000000000001000000>;
v0x7fe4faf9acb0_0 .var "clk", 0 0;
v0x7fe4faf9ad50_0 .net "debug", 31 0, v0x7fe4faf99210_0;  1 drivers
v0x7fe4faf9adf0_0 .var "fileFound", 0 0;
v0x7fe4faf9ae80 .array "fileRam", 2047 0, 7 0;
v0x7fe4faf9af10_0 .net "iPointer", 31 0, v0x7fe4faf99660_0;  1 drivers
v0x7fe4faf9afa0_0 .var "mode", 7 0;
v0x7fe4faf9b030_0 .net "opCode", 7 0, v0x7fe4faf99780_0;  1 drivers
v0x7fe4faf9b0f0_0 .net "r0", 31 0, v0x7fe4faf998a0_0;  1 drivers
v0x7fe4faf9b1a0_0 .net "r1", 31 0, v0x7fe4faf99a40_0;  1 drivers
v0x7fe4faf9b2d0_0 .net "r2", 31 0, v0x7fe4faf99af0_0;  1 drivers
v0x7fe4faf9b360_0 .net "r3", 31 0, v0x7fe4faf99ba0_0;  1 drivers
v0x7fe4faf9b3f0_0 .net "r4", 31 0, v0x7fe4faf99c50_0;  1 drivers
v0x7fe4faf9b4a0_0 .net "r5", 31 0, v0x7fe4faf99d00_0;  1 drivers
v0x7fe4faf9b550_0 .net "rPos", 7 0, v0x7fe4faf99db0_0;  1 drivers
v0x7fe4faf9b600_0 .net "ramAddress", 31 0, v0x7fe4faf99e60_0;  1 drivers
v0x7fe4faf9b6b0_0 .net "ramOut", 31 0, v0x7fe4faf99fc0_0;  1 drivers
v0x7fe4faf9b760_0 .var "ramValue", 31 0;
v0x7fe4faf9b910_0 .var "readAck", 0 0;
v0x7fe4faf9b9a0_0 .net "readReq", 0 0, v0x7fe4faf9a1c0_0;  1 drivers
v0x7fe4faf9ba30_0 .var "reqAddress", 31 0;
v0x7fe4faf9bac0_0 .var "reset", 0 0;
v0x7fe4faf9bb50_0 .var "testname", 511 0;
v0x7fe4faf9bbe0_0 .var "writeAck", 0 0;
v0x7fe4faf9bca0_0 .net "writeReq", 0 0, v0x7fe4faf9aa50_0;  1 drivers
E_0x7fe4faf725c0 .event posedge, v0x7fe4faf86200_0;
S_0x7fe4faf6b710 .scope module, "alu" "ALU" 2 50, 3 1 0, S_0x7fe4faf653f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "ramIn"
    .port_info 3 /INPUT 1 "readAck"
    .port_info 4 /INPUT 1 "writeAck"
    .port_info 5 /OUTPUT 32 "ramAddress"
    .port_info 6 /OUTPUT 32 "ramOut"
    .port_info 7 /OUTPUT 1 "readReq"
    .port_info 8 /OUTPUT 1 "writeReq"
    .port_info 9 /OUTPUT 32 "ipointer"
    .port_info 10 /OUTPUT 8 "opCode"
    .port_info 11 /OUTPUT 32 "r0"
    .port_info 12 /OUTPUT 32 "r1"
    .port_info 13 /OUTPUT 32 "r2"
    .port_info 14 /OUTPUT 32 "r3"
    .port_info 15 /OUTPUT 32 "r4"
    .port_info 16 /OUTPUT 32 "r5"
    .port_info 17 /OUTPUT 8 "rPos"
    .port_info 18 /OUTPUT 32 "debug"
v0x7fe4faf990d0_0 .net "clk", 0 0, v0x7fe4faf9acb0_0;  1 drivers
v0x7fe4faf99170_0 .var "condJump", 0 0;
v0x7fe4faf99210_0 .var "debug", 31 0;
v0x7fe4faf992a0 .array "fAddResult", 3 0;
v0x7fe4faf992a0_0 .net v0x7fe4faf992a0 0, 31 0, v0x7fe4faf86670_0; 1 drivers
v0x7fe4faf992a0_1 .net v0x7fe4faf992a0 1, 31 0, v0x7fe4faf886f0_0; 1 drivers
v0x7fe4faf992a0_2 .net v0x7fe4faf992a0 2, 31 0, v0x7fe4faf8a810_0; 1 drivers
v0x7fe4faf992a0_3 .net v0x7fe4faf992a0 3, 31 0, v0x7fe4faf8c8d0_0; 1 drivers
v0x7fe4faf993e0_0 .net "fCompareResult", 1 0, v0x7fe4faf8e820_0;  1 drivers
v0x7fe4fac14130_0 .net "fConvResult", 31 0, v0x7fe4faf90380_0;  1 drivers
v0x7fe4fac12590_0 .net "fDivResult", 31 0, v0x7fe4faf922e0_0;  1 drivers
v0x7fe4fac1ac80_0 .net "fMulAddResult", 31 0, v0x7fe4faf96f90_0;  1 drivers
v0x7fe4fac1a8b0_0 .net "fMulResult", 31 0, v0x7fe4faf943d0_0;  1 drivers
v0x7fe4faf994b0_0 .var "fOpEnable", 6 0;
v0x7fe4faf99540_0 .net "fSubResult", 31 0, v0x7fe4faf98e50_0;  1 drivers
RS_0x1057a6548 .resolv tri, v0x7fe4faf86350_0, v0x7fe4faf883f0_0, v0x7fe4faf8a500_0, v0x7fe4faf8c5c0_0, v0x7fe4faf8e600_0, v0x7fe4faf90230_0, v0x7fe4faf921a0_0, v0x7fe4faf94290_0, v0x7fe4faf96aa0_0, v0x7fe4faf98b40_0;
v0x7fe4faf995d0_0 .net8 "floatDebug", 31 0, RS_0x1057a6548;  10 drivers
v0x7fe4faf99660_0 .var "ipointer", 31 0;
v0x7fe4faf996f0_0 .var "mode", 3 0;
v0x7fe4faf99780_0 .var "opCode", 7 0;
v0x7fe4faf99810_0 .var "opDataWord", 31 0;
v0x7fe4faf998a0_0 .var "r0", 31 0;
v0x7fe4faf99a40_0 .var "r1", 31 0;
v0x7fe4faf99af0_0 .var "r2", 31 0;
v0x7fe4faf99ba0_0 .var "r3", 31 0;
v0x7fe4faf99c50_0 .var "r4", 31 0;
v0x7fe4faf99d00_0 .var "r5", 31 0;
v0x7fe4faf99db0_0 .var "rPos", 7 0;
v0x7fe4faf99e60_0 .var "ramAddress", 31 0;
v0x7fe4faf99f10_0 .net "ramIn", 31 0, v0x7fe4faf9b760_0;  1 drivers
v0x7fe4faf99fc0_0 .var "ramOut", 31 0;
v0x7fe4faf9a070_0 .var "ramValue", 31 0;
v0x7fe4faf9a120_0 .net "readAck", 0 0, v0x7fe4faf9b910_0;  1 drivers
v0x7fe4faf9a1c0_0 .var "readReq", 0 0;
v0x7fe4faf9a270_0 .var "regAddress", 7 0;
v0x7fe4faf9a320_0 .var "regAddress2", 7 0;
v0x7fe4faf9a3d0_0 .var "regAddress3", 7 0;
v0x7fe4faf9a480 .array "regValue", 3 0, 31 0;
v0x7fe4faf99990 .array "regValue2", 3 0, 31 0;
v0x7fe4faf9a790 .array "regValue3", 3 0, 31 0;
v0x7fe4faf9a8a0 .array "regarray", 65 0, 31 0;
v0x7fe4faf9a930_0 .net "reset", 0 0, v0x7fe4faf9bac0_0;  1 drivers
v0x7fe4faf9a9c0_0 .net "writeAck", 0 0, v0x7fe4faf9bbe0_0;  1 drivers
v0x7fe4faf9aa50_0 .var "writeReq", 0 0;
E_0x7fe4faf77310 .event posedge, v0x7fe4faf9a930_0, v0x7fe4faf86200_0;
L_0x7fe4faf9bd70 .part v0x7fe4faf994b0_0, 0, 1;
L_0x7fe4faf9be70 .part v0x7fe4faf994b0_0, 0, 1;
L_0x7fe4faf9bf90 .part v0x7fe4faf994b0_0, 0, 1;
L_0x7fe4faf9c090 .part v0x7fe4faf994b0_0, 0, 1;
L_0x7fe4faf9c1f0 .part v0x7fe4faf994b0_0, 1, 1;
L_0x7fe4faf9c2c0 .part v0x7fe4faf994b0_0, 2, 1;
L_0x7fe4faf9c360 .part v0x7fe4faf994b0_0, 3, 1;
L_0x7fe4faf9c460 .part v0x7fe4faf994b0_0, 4, 1;
L_0x7fe4faf9c620 .part v0x7fe4faf994b0_0, 5, 1;
L_0x7fe4faf9c6c0 .part v0x7fe4faf994b0_0, 6, 1;
S_0x7fe4faf66430 .scope function, "Is8ByteOpcode" "Is8ByteOpcode" 4 36, 4 36 0, S_0x7fe4faf6b710;
 .timescale 0 0;
v0x7fe4faf6be30_0 .var "Is8ByteOpcode", 0 0;
v0x7fe4faf84430_0 .var "opCodeParam", 7 0;
TD_test.alu.Is8ByteOpcode ;
    %load/vec4 v0x7fe4faf84430_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84430_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84430_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84430_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84430_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84430_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84430_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84430_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84430_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84430_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84430_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84430_0;
    %pad/u 32;
    %cmpi/e 21, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe4faf6be30_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf6be30_0, 0, 1;
T_0.1 ;
    %end;
S_0x7fe4faf844d0 .scope function, "IsRAMOpcode" "IsRAMOpcode" 4 55, 4 55 0, S_0x7fe4faf6b710;
 .timescale 0 0;
v0x7fe4faf84680_0 .var "IsRAMOpcode", 0 0;
v0x7fe4faf84730_0 .var "opCodeParam", 7 0;
TD_test.alu.IsRAMOpcode ;
    %load/vec4 v0x7fe4faf84730_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84730_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84730_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84730_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84730_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84730_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84730_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84730_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf84730_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe4faf84680_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf84680_0, 0, 1;
T_1.3 ;
    %end;
S_0x7fe4faf847e0 .scope module, "fAdd0" "FloatingAdd" 3 70, 5 1 0, S_0x7fe4faf6b710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "negate"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7fe4faf99990_0 .array/port v0x7fe4faf99990, 0;
v0x7fe4faf85da0_0 .net "a", 31 0, v0x7fe4faf99990_0;  1 drivers
v0x7fe4faf85e60_0 .var "aExp", 7 0;
v0x7fe4faf85f00_0 .var "aMant", 31 0;
v0x7fe4faf9a790_0 .array/port v0x7fe4faf9a790, 0;
v0x7fe4faf85fb0_0 .net "b", 31 0, v0x7fe4faf9a790_0;  1 drivers
v0x7fe4faf86060_0 .var "bExp", 7 0;
v0x7fe4faf86150_0 .var "bMant", 31 0;
v0x7fe4faf86200_0 .net "clk", 0 0, v0x7fe4faf9acb0_0;  alias, 1 drivers
v0x7fe4faf862a0_0 .var "clz", 31 0;
v0x7fe4faf86350_0 .var "debug", 31 0;
v0x7fe4faf86460_0 .net "enable", 0 0, L_0x7fe4faf9bd70;  1 drivers
L_0x1057d8008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe4faf86510_0 .net "negate", 0 0, L_0x1057d8008;  1 drivers
v0x7fe4faf865c0_0 .var "normMant", 31 0;
v0x7fe4faf86670_0 .var "out", 31 0;
v0x7fe4faf86720_0 .var "sign", 1 0;
v0x7fe4faf867d0_0 .var "totalMant", 31 0;
E_0x7fe4faf84aa0 .event posedge, v0x7fe4faf86460_0, v0x7fe4faf86200_0;
S_0x7fe4faf84ae0 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7fe4faf847e0;
 .timescale 0 0;
v0x7fe4faf84ca0_0 .var "inter", 31 0;
v0x7fe4faf84d60_0 .var "num", 31 0;
v0x7fe4faf84e10_0 .var "res", 31 0;
TD_test.alu.fAdd0.CLZ ;
    %load/vec4 v0x7fe4faf84d60_0;
    %store/vec4 v0x7fe4faf84ca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf84e10_0, 0, 32;
    %load/vec4 v0x7fe4faf84ca0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7fe4faf84e10_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7fe4faf84e10_0, 0, 32;
    %load/vec4 v0x7fe4faf84ca0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf84ca0_0, 4, 16;
T_2.4 ;
    %load/vec4 v0x7fe4faf84ca0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7fe4faf84e10_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7fe4faf84e10_0, 0, 32;
    %load/vec4 v0x7fe4faf84ca0_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf84ca0_0, 4, 8;
T_2.6 ;
    %load/vec4 v0x7fe4faf84ca0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x7fe4faf84e10_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fe4faf84e10_0, 0, 32;
    %load/vec4 v0x7fe4faf84ca0_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf84ca0_0, 4, 4;
T_2.8 ;
    %load/vec4 v0x7fe4faf84ca0_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x7fe4faf84e10_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7fe4faf84e10_0, 0, 32;
    %load/vec4 v0x7fe4faf84ca0_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf84ca0_0, 4, 2;
T_2.10 ;
    %load/vec4 v0x7fe4faf84ca0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x7fe4faf84e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf84e10_0, 0, 32;
    %load/vec4 v0x7fe4faf84ca0_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf84ca0_0, 4, 1;
T_2.12 ;
    %load/vec4 v0x7fe4faf84ca0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x7fe4faf84e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf84e10_0, 0, 32;
T_2.14 ;
    %end;
S_0x7fe4faf84ed0 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7fe4faf847e0;
 .timescale 0 0;
v0x7fe4faf85090_0 .var "nmClz", 31 0;
v0x7fe4faf85140_0 .var "nmMant", 31 0;
v0x7fe4faf851f0_0 .var "nmNorm", 31 0;
TD_test.alu.fAdd0.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf85090_0;
    %cmp/u;
    %jmp/0xz  T_3.16, 5;
    %load/vec4 v0x7fe4faf85140_0;
    %load/vec4 v0x7fe4faf85090_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf851f0_0, 0, 32;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0x7fe4faf85140_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf85090_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fe4faf851f0_0, 0, 32;
T_3.17 ;
    %end;
S_0x7fe4faf852b0 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7fe4faf847e0;
 .timescale 0 0;
v0x7fe4faf85480_0 .var "leading", 31 0;
v0x7fe4faf85530_0 .var "mask", 31 0;
v0x7fe4faf855e0_0 .var "ssin", 31 0;
v0x7fe4faf856a0_0 .var "ssout", 31 0;
v0x7fe4faf85750_0 .var "ssshift", 31 0;
TD_test.alu.fAdd0.SignedShiftRight ;
    %load/vec4 v0x7fe4faf855e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fe4faf85480_0, 0, 32;
    %jmp T_4.19;
T_4.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf85480_0, 0, 32;
T_4.19 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7fe4faf85750_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf85530_0, 0, 32;
    %load/vec4 v0x7fe4faf85530_0;
    %load/vec4 v0x7fe4faf85480_0;
    %and;
    %load/vec4 v0x7fe4faf85530_0;
    %inv;
    %load/vec4 v0x7fe4faf855e0_0;
    %ix/getv 4, v0x7fe4faf85750_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7fe4faf856a0_0, 0, 32;
    %end;
S_0x7fe4faf85840 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7fe4faf847e0;
 .timescale 0 0;
v0x7fe4faf859f0_0 .var "exp", 7 0;
v0x7fe4faf85ab0_0 .var "mant", 31 0;
v0x7fe4faf85b50_0 .var "neg", 0 0;
v0x7fe4faf85c00_0 .var "num", 31 0;
v0x7fe4faf85cb0_0 .var "unsignedMant", 31 0;
TD_test.alu.fAdd0.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7fe4faf85c00_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe4faf85cb0_0, 0, 32;
    %load/vec4 v0x7fe4faf85c00_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7fe4faf85b50_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fe4faf85cb0_0;
    %inv;
    %add;
    %store/vec4 v0x7fe4faf85ab0_0, 0, 32;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0x7fe4faf85cb0_0;
    %store/vec4 v0x7fe4faf85ab0_0, 0, 32;
T_5.21 ;
    %load/vec4 v0x7fe4faf85c00_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7fe4faf859f0_0, 0, 8;
    %end;
S_0x7fe4faf868f0 .scope module, "fAdd1" "FloatingAdd" 3 71, 5 1 0, S_0x7fe4faf6b710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "negate"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7fe4faf99990_1 .array/port v0x7fe4faf99990, 1;
v0x7fe4faf87e60_0 .net "a", 31 0, v0x7fe4faf99990_1;  1 drivers
v0x7fe4faf87f20_0 .var "aExp", 7 0;
v0x7fe4faf87fc0_0 .var "aMant", 31 0;
v0x7fe4faf9a790_1 .array/port v0x7fe4faf9a790, 1;
v0x7fe4faf88070_0 .net "b", 31 0, v0x7fe4faf9a790_1;  1 drivers
v0x7fe4faf88120_0 .var "bExp", 7 0;
v0x7fe4faf88210_0 .var "bMant", 31 0;
v0x7fe4faf882c0_0 .net "clk", 0 0, v0x7fe4faf9acb0_0;  alias, 1 drivers
v0x7fe4faf88350_0 .var "clz", 31 0;
v0x7fe4faf883f0_0 .var "debug", 31 0;
v0x7fe4faf88530_0 .net "enable", 0 0, L_0x7fe4faf9be70;  1 drivers
L_0x1057d8050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe4faf885c0_0 .net "negate", 0 0, L_0x1057d8050;  1 drivers
v0x7fe4faf88650_0 .var "normMant", 31 0;
v0x7fe4faf886f0_0 .var "out", 31 0;
v0x7fe4faf887a0_0 .var "sign", 1 0;
v0x7fe4faf88850_0 .var "totalMant", 31 0;
E_0x7fe4faf86b50 .event posedge, v0x7fe4faf88530_0, v0x7fe4faf86200_0;
S_0x7fe4faf86ba0 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7fe4faf868f0;
 .timescale 0 0;
v0x7fe4faf86d60_0 .var "inter", 31 0;
v0x7fe4faf86e20_0 .var "num", 31 0;
v0x7fe4faf86ed0_0 .var "res", 31 0;
TD_test.alu.fAdd1.CLZ ;
    %load/vec4 v0x7fe4faf86e20_0;
    %store/vec4 v0x7fe4faf86d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf86ed0_0, 0, 32;
    %load/vec4 v0x7fe4faf86d60_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.22, 4;
    %load/vec4 v0x7fe4faf86ed0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7fe4faf86ed0_0, 0, 32;
    %load/vec4 v0x7fe4faf86d60_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf86d60_0, 4, 16;
T_6.22 ;
    %load/vec4 v0x7fe4faf86d60_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.24, 4;
    %load/vec4 v0x7fe4faf86ed0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7fe4faf86ed0_0, 0, 32;
    %load/vec4 v0x7fe4faf86d60_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf86d60_0, 4, 8;
T_6.24 ;
    %load/vec4 v0x7fe4faf86d60_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.26, 4;
    %load/vec4 v0x7fe4faf86ed0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fe4faf86ed0_0, 0, 32;
    %load/vec4 v0x7fe4faf86d60_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf86d60_0, 4, 4;
T_6.26 ;
    %load/vec4 v0x7fe4faf86d60_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.28, 4;
    %load/vec4 v0x7fe4faf86ed0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7fe4faf86ed0_0, 0, 32;
    %load/vec4 v0x7fe4faf86d60_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf86d60_0, 4, 2;
T_6.28 ;
    %load/vec4 v0x7fe4faf86d60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.30, 4;
    %load/vec4 v0x7fe4faf86ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf86ed0_0, 0, 32;
    %load/vec4 v0x7fe4faf86d60_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf86d60_0, 4, 1;
T_6.30 ;
    %load/vec4 v0x7fe4faf86d60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.32, 4;
    %load/vec4 v0x7fe4faf86ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf86ed0_0, 0, 32;
T_6.32 ;
    %end;
S_0x7fe4faf86f90 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7fe4faf868f0;
 .timescale 0 0;
v0x7fe4faf87150_0 .var "nmClz", 31 0;
v0x7fe4faf87200_0 .var "nmMant", 31 0;
v0x7fe4faf872b0_0 .var "nmNorm", 31 0;
TD_test.alu.fAdd1.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf87150_0;
    %cmp/u;
    %jmp/0xz  T_7.34, 5;
    %load/vec4 v0x7fe4faf87200_0;
    %load/vec4 v0x7fe4faf87150_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf872b0_0, 0, 32;
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v0x7fe4faf87200_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf87150_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fe4faf872b0_0, 0, 32;
T_7.35 ;
    %end;
S_0x7fe4faf87370 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7fe4faf868f0;
 .timescale 0 0;
v0x7fe4faf87540_0 .var "leading", 31 0;
v0x7fe4faf875f0_0 .var "mask", 31 0;
v0x7fe4faf876a0_0 .var "ssin", 31 0;
v0x7fe4faf87760_0 .var "ssout", 31 0;
v0x7fe4faf87810_0 .var "ssshift", 31 0;
TD_test.alu.fAdd1.SignedShiftRight ;
    %load/vec4 v0x7fe4faf876a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.36, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fe4faf87540_0, 0, 32;
    %jmp T_8.37;
T_8.36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf87540_0, 0, 32;
T_8.37 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7fe4faf87810_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf875f0_0, 0, 32;
    %load/vec4 v0x7fe4faf875f0_0;
    %load/vec4 v0x7fe4faf87540_0;
    %and;
    %load/vec4 v0x7fe4faf875f0_0;
    %inv;
    %load/vec4 v0x7fe4faf876a0_0;
    %ix/getv 4, v0x7fe4faf87810_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7fe4faf87760_0, 0, 32;
    %end;
S_0x7fe4faf87900 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7fe4faf868f0;
 .timescale 0 0;
v0x7fe4faf87ab0_0 .var "exp", 7 0;
v0x7fe4faf87b70_0 .var "mant", 31 0;
v0x7fe4faf87c10_0 .var "neg", 0 0;
v0x7fe4faf87cc0_0 .var "num", 31 0;
v0x7fe4faf87d70_0 .var "unsignedMant", 31 0;
TD_test.alu.fAdd1.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7fe4faf87cc0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe4faf87d70_0, 0, 32;
    %load/vec4 v0x7fe4faf87cc0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7fe4faf87c10_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.38, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fe4faf87d70_0;
    %inv;
    %add;
    %store/vec4 v0x7fe4faf87b70_0, 0, 32;
    %jmp T_9.39;
T_9.38 ;
    %load/vec4 v0x7fe4faf87d70_0;
    %store/vec4 v0x7fe4faf87b70_0, 0, 32;
T_9.39 ;
    %load/vec4 v0x7fe4faf87cc0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7fe4faf87ab0_0, 0, 8;
    %end;
S_0x7fe4faf889b0 .scope module, "fAdd2" "FloatingAdd" 3 72, 5 1 0, S_0x7fe4faf6b710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "negate"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7fe4faf99990_2 .array/port v0x7fe4faf99990, 2;
v0x7fe4faf89f40_0 .net "a", 31 0, v0x7fe4faf99990_2;  1 drivers
v0x7fe4faf8a000_0 .var "aExp", 7 0;
v0x7fe4faf8a0a0_0 .var "aMant", 31 0;
v0x7fe4faf9a790_2 .array/port v0x7fe4faf9a790, 2;
v0x7fe4faf8a150_0 .net "b", 31 0, v0x7fe4faf9a790_2;  1 drivers
v0x7fe4faf8a200_0 .var "bExp", 7 0;
v0x7fe4faf8a2f0_0 .var "bMant", 31 0;
v0x7fe4faf8a3a0_0 .net "clk", 0 0, v0x7fe4faf9acb0_0;  alias, 1 drivers
v0x7fe4faf8a470_0 .var "clz", 31 0;
v0x7fe4faf8a500_0 .var "debug", 31 0;
v0x7fe4faf8a610_0 .net "enable", 0 0, L_0x7fe4faf9bf90;  1 drivers
L_0x1057d8098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe4faf8a6b0_0 .net "negate", 0 0, L_0x1057d8098;  1 drivers
v0x7fe4faf8a760_0 .var "normMant", 31 0;
v0x7fe4faf8a810_0 .var "out", 31 0;
v0x7fe4faf8a8c0_0 .var "sign", 1 0;
v0x7fe4faf8a970_0 .var "totalMant", 31 0;
E_0x7fe4faf88c50 .event posedge, v0x7fe4faf8a610_0, v0x7fe4faf86200_0;
S_0x7fe4faf88ca0 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7fe4faf889b0;
 .timescale 0 0;
v0x7fe4faf88e60_0 .var "inter", 31 0;
v0x7fe4faf88f20_0 .var "num", 31 0;
v0x7fe4faf88fc0_0 .var "res", 31 0;
TD_test.alu.fAdd2.CLZ ;
    %load/vec4 v0x7fe4faf88f20_0;
    %store/vec4 v0x7fe4faf88e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf88fc0_0, 0, 32;
    %load/vec4 v0x7fe4faf88e60_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.40, 4;
    %load/vec4 v0x7fe4faf88fc0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7fe4faf88fc0_0, 0, 32;
    %load/vec4 v0x7fe4faf88e60_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf88e60_0, 4, 16;
T_10.40 ;
    %load/vec4 v0x7fe4faf88e60_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.42, 4;
    %load/vec4 v0x7fe4faf88fc0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7fe4faf88fc0_0, 0, 32;
    %load/vec4 v0x7fe4faf88e60_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf88e60_0, 4, 8;
T_10.42 ;
    %load/vec4 v0x7fe4faf88e60_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.44, 4;
    %load/vec4 v0x7fe4faf88fc0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fe4faf88fc0_0, 0, 32;
    %load/vec4 v0x7fe4faf88e60_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf88e60_0, 4, 4;
T_10.44 ;
    %load/vec4 v0x7fe4faf88e60_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.46, 4;
    %load/vec4 v0x7fe4faf88fc0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7fe4faf88fc0_0, 0, 32;
    %load/vec4 v0x7fe4faf88e60_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf88e60_0, 4, 2;
T_10.46 ;
    %load/vec4 v0x7fe4faf88e60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.48, 4;
    %load/vec4 v0x7fe4faf88fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf88fc0_0, 0, 32;
    %load/vec4 v0x7fe4faf88e60_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf88e60_0, 4, 1;
T_10.48 ;
    %load/vec4 v0x7fe4faf88e60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.50, 4;
    %load/vec4 v0x7fe4faf88fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf88fc0_0, 0, 32;
T_10.50 ;
    %end;
S_0x7fe4faf89070 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7fe4faf889b0;
 .timescale 0 0;
v0x7fe4faf89230_0 .var "nmClz", 31 0;
v0x7fe4faf892e0_0 .var "nmMant", 31 0;
v0x7fe4faf89390_0 .var "nmNorm", 31 0;
TD_test.alu.fAdd2.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf89230_0;
    %cmp/u;
    %jmp/0xz  T_11.52, 5;
    %load/vec4 v0x7fe4faf892e0_0;
    %load/vec4 v0x7fe4faf89230_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf89390_0, 0, 32;
    %jmp T_11.53;
T_11.52 ;
    %load/vec4 v0x7fe4faf892e0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf89230_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fe4faf89390_0, 0, 32;
T_11.53 ;
    %end;
S_0x7fe4faf89450 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7fe4faf889b0;
 .timescale 0 0;
v0x7fe4faf89620_0 .var "leading", 31 0;
v0x7fe4faf896d0_0 .var "mask", 31 0;
v0x7fe4faf89780_0 .var "ssin", 31 0;
v0x7fe4faf89840_0 .var "ssout", 31 0;
v0x7fe4faf898f0_0 .var "ssshift", 31 0;
TD_test.alu.fAdd2.SignedShiftRight ;
    %load/vec4 v0x7fe4faf89780_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.54, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fe4faf89620_0, 0, 32;
    %jmp T_12.55;
T_12.54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf89620_0, 0, 32;
T_12.55 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7fe4faf898f0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf896d0_0, 0, 32;
    %load/vec4 v0x7fe4faf896d0_0;
    %load/vec4 v0x7fe4faf89620_0;
    %and;
    %load/vec4 v0x7fe4faf896d0_0;
    %inv;
    %load/vec4 v0x7fe4faf89780_0;
    %ix/getv 4, v0x7fe4faf898f0_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7fe4faf89840_0, 0, 32;
    %end;
S_0x7fe4faf899e0 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7fe4faf889b0;
 .timescale 0 0;
v0x7fe4faf89b90_0 .var "exp", 7 0;
v0x7fe4faf89c50_0 .var "mant", 31 0;
v0x7fe4faf89cf0_0 .var "neg", 0 0;
v0x7fe4faf89da0_0 .var "num", 31 0;
v0x7fe4faf89e50_0 .var "unsignedMant", 31 0;
TD_test.alu.fAdd2.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7fe4faf89da0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe4faf89e50_0, 0, 32;
    %load/vec4 v0x7fe4faf89da0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7fe4faf89cf0_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.56, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fe4faf89e50_0;
    %inv;
    %add;
    %store/vec4 v0x7fe4faf89c50_0, 0, 32;
    %jmp T_13.57;
T_13.56 ;
    %load/vec4 v0x7fe4faf89e50_0;
    %store/vec4 v0x7fe4faf89c50_0, 0, 32;
T_13.57 ;
    %load/vec4 v0x7fe4faf89da0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7fe4faf89b90_0, 0, 8;
    %end;
S_0x7fe4faf8aad0 .scope module, "fAdd3" "FloatingAdd" 3 73, 5 1 0, S_0x7fe4faf6b710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "negate"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7fe4faf99990_3 .array/port v0x7fe4faf99990, 3;
v0x7fe4faf8c020_0 .net "a", 31 0, v0x7fe4faf99990_3;  1 drivers
v0x7fe4faf8c0e0_0 .var "aExp", 7 0;
v0x7fe4faf8c180_0 .var "aMant", 31 0;
v0x7fe4faf9a790_3 .array/port v0x7fe4faf9a790, 3;
v0x7fe4faf8c230_0 .net "b", 31 0, v0x7fe4faf9a790_3;  1 drivers
v0x7fe4faf8c2e0_0 .var "bExp", 7 0;
v0x7fe4faf8c3d0_0 .var "bMant", 31 0;
v0x7fe4faf8c480_0 .net "clk", 0 0, v0x7fe4faf9acb0_0;  alias, 1 drivers
v0x7fe4faf8c510_0 .var "clz", 31 0;
v0x7fe4faf8c5c0_0 .var "debug", 31 0;
v0x7fe4faf8c6d0_0 .net "enable", 0 0, L_0x7fe4faf9c090;  1 drivers
L_0x1057d80e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe4faf8c770_0 .net "negate", 0 0, L_0x1057d80e0;  1 drivers
v0x7fe4faf8c820_0 .var "normMant", 31 0;
v0x7fe4faf8c8d0_0 .var "out", 31 0;
v0x7fe4faf8c980_0 .var "sign", 1 0;
v0x7fe4faf8ca30_0 .var "totalMant", 31 0;
E_0x7fe4faf8ad30 .event posedge, v0x7fe4faf8c6d0_0, v0x7fe4faf86200_0;
S_0x7fe4faf8ad60 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7fe4faf8aad0;
 .timescale 0 0;
v0x7fe4faf8af20_0 .var "inter", 31 0;
v0x7fe4faf8afe0_0 .var "num", 31 0;
v0x7fe4faf8b090_0 .var "res", 31 0;
TD_test.alu.fAdd3.CLZ ;
    %load/vec4 v0x7fe4faf8afe0_0;
    %store/vec4 v0x7fe4faf8af20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf8b090_0, 0, 32;
    %load/vec4 v0x7fe4faf8af20_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.58, 4;
    %load/vec4 v0x7fe4faf8b090_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7fe4faf8b090_0, 0, 32;
    %load/vec4 v0x7fe4faf8af20_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8af20_0, 4, 16;
T_14.58 ;
    %load/vec4 v0x7fe4faf8af20_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.60, 4;
    %load/vec4 v0x7fe4faf8b090_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7fe4faf8b090_0, 0, 32;
    %load/vec4 v0x7fe4faf8af20_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8af20_0, 4, 8;
T_14.60 ;
    %load/vec4 v0x7fe4faf8af20_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.62, 4;
    %load/vec4 v0x7fe4faf8b090_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fe4faf8b090_0, 0, 32;
    %load/vec4 v0x7fe4faf8af20_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8af20_0, 4, 4;
T_14.62 ;
    %load/vec4 v0x7fe4faf8af20_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.64, 4;
    %load/vec4 v0x7fe4faf8b090_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7fe4faf8b090_0, 0, 32;
    %load/vec4 v0x7fe4faf8af20_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8af20_0, 4, 2;
T_14.64 ;
    %load/vec4 v0x7fe4faf8af20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.66, 4;
    %load/vec4 v0x7fe4faf8b090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf8b090_0, 0, 32;
    %load/vec4 v0x7fe4faf8af20_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8af20_0, 4, 1;
T_14.66 ;
    %load/vec4 v0x7fe4faf8af20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.68, 4;
    %load/vec4 v0x7fe4faf8b090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf8b090_0, 0, 32;
T_14.68 ;
    %end;
S_0x7fe4faf8b150 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7fe4faf8aad0;
 .timescale 0 0;
v0x7fe4faf8b310_0 .var "nmClz", 31 0;
v0x7fe4faf8b3c0_0 .var "nmMant", 31 0;
v0x7fe4faf8b470_0 .var "nmNorm", 31 0;
TD_test.alu.fAdd3.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf8b310_0;
    %cmp/u;
    %jmp/0xz  T_15.70, 5;
    %load/vec4 v0x7fe4faf8b3c0_0;
    %load/vec4 v0x7fe4faf8b310_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf8b470_0, 0, 32;
    %jmp T_15.71;
T_15.70 ;
    %load/vec4 v0x7fe4faf8b3c0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf8b310_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fe4faf8b470_0, 0, 32;
T_15.71 ;
    %end;
S_0x7fe4faf8b530 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7fe4faf8aad0;
 .timescale 0 0;
v0x7fe4faf8b700_0 .var "leading", 31 0;
v0x7fe4faf8b7b0_0 .var "mask", 31 0;
v0x7fe4faf8b860_0 .var "ssin", 31 0;
v0x7fe4faf8b920_0 .var "ssout", 31 0;
v0x7fe4faf8b9d0_0 .var "ssshift", 31 0;
TD_test.alu.fAdd3.SignedShiftRight ;
    %load/vec4 v0x7fe4faf8b860_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.72, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fe4faf8b700_0, 0, 32;
    %jmp T_16.73;
T_16.72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf8b700_0, 0, 32;
T_16.73 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7fe4faf8b9d0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf8b7b0_0, 0, 32;
    %load/vec4 v0x7fe4faf8b7b0_0;
    %load/vec4 v0x7fe4faf8b700_0;
    %and;
    %load/vec4 v0x7fe4faf8b7b0_0;
    %inv;
    %load/vec4 v0x7fe4faf8b860_0;
    %ix/getv 4, v0x7fe4faf8b9d0_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7fe4faf8b920_0, 0, 32;
    %end;
S_0x7fe4faf8bac0 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7fe4faf8aad0;
 .timescale 0 0;
v0x7fe4faf8bc70_0 .var "exp", 7 0;
v0x7fe4faf8bd30_0 .var "mant", 31 0;
v0x7fe4faf8bdd0_0 .var "neg", 0 0;
v0x7fe4faf8be80_0 .var "num", 31 0;
v0x7fe4faf8bf30_0 .var "unsignedMant", 31 0;
TD_test.alu.fAdd3.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7fe4faf8be80_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe4faf8bf30_0, 0, 32;
    %load/vec4 v0x7fe4faf8be80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7fe4faf8bdd0_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.74, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fe4faf8bf30_0;
    %inv;
    %add;
    %store/vec4 v0x7fe4faf8bd30_0, 0, 32;
    %jmp T_17.75;
T_17.74 ;
    %load/vec4 v0x7fe4faf8bf30_0;
    %store/vec4 v0x7fe4faf8bd30_0, 0, 32;
T_17.75 ;
    %load/vec4 v0x7fe4faf8be80_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7fe4faf8bc70_0, 0, 8;
    %end;
S_0x7fe4faf8cb50 .scope module, "fComp" "FloatingCompare" 3 78, 7 1 0, S_0x7fe4faf6b710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 2 "out"
    .port_info 3 /OUTPUT 32 "debug"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "enable"
v0x7fe4faf9a480_0 .array/port v0x7fe4faf9a480, 0;
v0x7fe4faf8e090_0 .net "a", 31 0, v0x7fe4faf9a480_0;  1 drivers
v0x7fe4faf8e150_0 .var "aExp", 7 0;
v0x7fe4faf8e1f0_0 .var "aMant", 31 0;
v0x7fe4faf8e2a0_0 .net "b", 31 0, v0x7fe4faf99990_0;  alias, 1 drivers
v0x7fe4faf8e360_0 .var "bExp", 7 0;
v0x7fe4faf8e440_0 .var "bMant", 31 0;
v0x7fe4faf8e4f0_0 .net "clk", 0 0, v0x7fe4faf9acb0_0;  alias, 1 drivers
v0x7fe4faf8e600_0 .var "debug", 31 0;
v0x7fe4faf8e710_0 .net "enable", 0 0, L_0x7fe4faf9c620;  1 drivers
v0x7fe4faf8e820_0 .var "out", 1 0;
v0x7fe4faf8e8b0_0 .var "totalMant", 31 0;
E_0x7fe4faf8cdc0 .event posedge, v0x7fe4faf8e710_0, v0x7fe4faf86200_0;
S_0x7fe4faf8ce10 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7fe4faf8cb50;
 .timescale 0 0;
v0x7fe4faf8cfd0_0 .var "inter", 31 0;
v0x7fe4faf8d090_0 .var "num", 31 0;
v0x7fe4faf8d130_0 .var "res", 31 0;
TD_test.alu.fComp.CLZ ;
    %load/vec4 v0x7fe4faf8d090_0;
    %store/vec4 v0x7fe4faf8cfd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf8d130_0, 0, 32;
    %load/vec4 v0x7fe4faf8cfd0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.76, 4;
    %load/vec4 v0x7fe4faf8d130_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7fe4faf8d130_0, 0, 32;
    %load/vec4 v0x7fe4faf8cfd0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8cfd0_0, 4, 16;
T_18.76 ;
    %load/vec4 v0x7fe4faf8cfd0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.78, 4;
    %load/vec4 v0x7fe4faf8d130_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7fe4faf8d130_0, 0, 32;
    %load/vec4 v0x7fe4faf8cfd0_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8cfd0_0, 4, 8;
T_18.78 ;
    %load/vec4 v0x7fe4faf8cfd0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.80, 4;
    %load/vec4 v0x7fe4faf8d130_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fe4faf8d130_0, 0, 32;
    %load/vec4 v0x7fe4faf8cfd0_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8cfd0_0, 4, 4;
T_18.80 ;
    %load/vec4 v0x7fe4faf8cfd0_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_18.82, 4;
    %load/vec4 v0x7fe4faf8d130_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7fe4faf8d130_0, 0, 32;
    %load/vec4 v0x7fe4faf8cfd0_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8cfd0_0, 4, 2;
T_18.82 ;
    %load/vec4 v0x7fe4faf8cfd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.84, 4;
    %load/vec4 v0x7fe4faf8d130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf8d130_0, 0, 32;
    %load/vec4 v0x7fe4faf8cfd0_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8cfd0_0, 4, 1;
T_18.84 ;
    %load/vec4 v0x7fe4faf8cfd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.86, 4;
    %load/vec4 v0x7fe4faf8d130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf8d130_0, 0, 32;
T_18.86 ;
    %end;
S_0x7fe4faf8d1c0 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7fe4faf8cb50;
 .timescale 0 0;
v0x7fe4faf8d380_0 .var "nmClz", 31 0;
v0x7fe4faf8d430_0 .var "nmMant", 31 0;
v0x7fe4faf8d4e0_0 .var "nmNorm", 31 0;
TD_test.alu.fComp.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf8d380_0;
    %cmp/u;
    %jmp/0xz  T_19.88, 5;
    %load/vec4 v0x7fe4faf8d430_0;
    %load/vec4 v0x7fe4faf8d380_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf8d4e0_0, 0, 32;
    %jmp T_19.89;
T_19.88 ;
    %load/vec4 v0x7fe4faf8d430_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf8d380_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fe4faf8d4e0_0, 0, 32;
T_19.89 ;
    %end;
S_0x7fe4faf8d5a0 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7fe4faf8cb50;
 .timescale 0 0;
v0x7fe4faf8d770_0 .var "leading", 31 0;
v0x7fe4faf8d820_0 .var "mask", 31 0;
v0x7fe4faf8d8d0_0 .var "ssin", 31 0;
v0x7fe4faf8d990_0 .var "ssout", 31 0;
v0x7fe4faf8da40_0 .var "ssshift", 31 0;
TD_test.alu.fComp.SignedShiftRight ;
    %load/vec4 v0x7fe4faf8d8d0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.90, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fe4faf8d770_0, 0, 32;
    %jmp T_20.91;
T_20.90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf8d770_0, 0, 32;
T_20.91 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7fe4faf8da40_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf8d820_0, 0, 32;
    %load/vec4 v0x7fe4faf8d820_0;
    %load/vec4 v0x7fe4faf8d770_0;
    %and;
    %load/vec4 v0x7fe4faf8d820_0;
    %inv;
    %load/vec4 v0x7fe4faf8d8d0_0;
    %ix/getv 4, v0x7fe4faf8da40_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7fe4faf8d990_0, 0, 32;
    %end;
S_0x7fe4faf8db30 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7fe4faf8cb50;
 .timescale 0 0;
v0x7fe4faf8dce0_0 .var "exp", 7 0;
v0x7fe4faf8dda0_0 .var "mant", 31 0;
v0x7fe4faf8de40_0 .var "neg", 0 0;
v0x7fe4faf8def0_0 .var "num", 31 0;
v0x7fe4faf8dfa0_0 .var "unsignedMant", 31 0;
TD_test.alu.fComp.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7fe4faf8def0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe4faf8dfa0_0, 0, 32;
    %load/vec4 v0x7fe4faf8def0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7fe4faf8de40_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.92, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fe4faf8dfa0_0;
    %inv;
    %add;
    %store/vec4 v0x7fe4faf8dda0_0, 0, 32;
    %jmp T_21.93;
T_21.92 ;
    %load/vec4 v0x7fe4faf8dfa0_0;
    %store/vec4 v0x7fe4faf8dda0_0, 0, 32;
T_21.93 ;
    %load/vec4 v0x7fe4faf8def0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7fe4faf8dce0_0, 0, 8;
    %end;
S_0x7fe4faf8e9a0 .scope module, "fConv" "FloatingFromInt" 3 75, 8 1 0, S_0x7fe4faf6b710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aSigned"
    .port_info 1 /OUTPUT 32 "out"
    .port_info 2 /OUTPUT 32 "debug"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "enable"
v0x7fe4faf8fea0_0 .var "a", 31 0;
v0x7fe4faf8ff60_0 .var "aBeforeMant", 63 0;
v0x7fe4faf90000_0 .net "aSigned", 31 0, v0x7fe4faf9a480_0;  alias, 1 drivers
v0x7fe4faf900d0_0 .net "clk", 0 0, v0x7fe4faf9acb0_0;  alias, 1 drivers
v0x7fe4faf90160_0 .var "clz", 31 0;
v0x7fe4faf90230_0 .var "debug", 31 0;
v0x7fe4faf902d0_0 .net "enable", 0 0, L_0x7fe4faf9c2c0;  1 drivers
v0x7fe4faf90380_0 .var "out", 31 0;
E_0x7fe4faf8e3f0 .event posedge, v0x7fe4faf902d0_0, v0x7fe4faf86200_0;
S_0x7fe4faf8ebe0 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7fe4faf8e9a0;
 .timescale 0 0;
v0x7fe4faf8eda0_0 .var "inter", 31 0;
v0x7fe4faf8ee60_0 .var "num", 31 0;
v0x7fe4faf8ef10_0 .var "res", 31 0;
TD_test.alu.fConv.CLZ ;
    %load/vec4 v0x7fe4faf8ee60_0;
    %store/vec4 v0x7fe4faf8eda0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf8ef10_0, 0, 32;
    %load/vec4 v0x7fe4faf8eda0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.94, 4;
    %load/vec4 v0x7fe4faf8ef10_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7fe4faf8ef10_0, 0, 32;
    %load/vec4 v0x7fe4faf8eda0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8eda0_0, 4, 16;
T_22.94 ;
    %load/vec4 v0x7fe4faf8eda0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.96, 4;
    %load/vec4 v0x7fe4faf8ef10_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7fe4faf8ef10_0, 0, 32;
    %load/vec4 v0x7fe4faf8eda0_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8eda0_0, 4, 8;
T_22.96 ;
    %load/vec4 v0x7fe4faf8eda0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.98, 4;
    %load/vec4 v0x7fe4faf8ef10_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fe4faf8ef10_0, 0, 32;
    %load/vec4 v0x7fe4faf8eda0_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8eda0_0, 4, 4;
T_22.98 ;
    %load/vec4 v0x7fe4faf8eda0_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.100, 4;
    %load/vec4 v0x7fe4faf8ef10_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7fe4faf8ef10_0, 0, 32;
    %load/vec4 v0x7fe4faf8eda0_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8eda0_0, 4, 2;
T_22.100 ;
    %load/vec4 v0x7fe4faf8eda0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.102, 4;
    %load/vec4 v0x7fe4faf8ef10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf8ef10_0, 0, 32;
    %load/vec4 v0x7fe4faf8eda0_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8eda0_0, 4, 1;
T_22.102 ;
    %load/vec4 v0x7fe4faf8eda0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.104, 4;
    %load/vec4 v0x7fe4faf8ef10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf8ef10_0, 0, 32;
T_22.104 ;
    %end;
S_0x7fe4faf8efd0 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7fe4faf8e9a0;
 .timescale 0 0;
v0x7fe4faf8f190_0 .var "nmClz", 31 0;
v0x7fe4faf8f240_0 .var "nmMant", 31 0;
v0x7fe4faf8f2f0_0 .var "nmNorm", 31 0;
TD_test.alu.fConv.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf8f190_0;
    %cmp/u;
    %jmp/0xz  T_23.106, 5;
    %load/vec4 v0x7fe4faf8f240_0;
    %load/vec4 v0x7fe4faf8f190_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf8f2f0_0, 0, 32;
    %jmp T_23.107;
T_23.106 ;
    %load/vec4 v0x7fe4faf8f240_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf8f190_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fe4faf8f2f0_0, 0, 32;
T_23.107 ;
    %end;
S_0x7fe4faf8f3b0 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7fe4faf8e9a0;
 .timescale 0 0;
v0x7fe4faf8f580_0 .var "leading", 31 0;
v0x7fe4faf8f630_0 .var "mask", 31 0;
v0x7fe4faf8f6e0_0 .var "ssin", 31 0;
v0x7fe4faf8f7a0_0 .var "ssout", 31 0;
v0x7fe4faf8f850_0 .var "ssshift", 31 0;
TD_test.alu.fConv.SignedShiftRight ;
    %load/vec4 v0x7fe4faf8f6e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.108, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fe4faf8f580_0, 0, 32;
    %jmp T_24.109;
T_24.108 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf8f580_0, 0, 32;
T_24.109 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7fe4faf8f850_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf8f630_0, 0, 32;
    %load/vec4 v0x7fe4faf8f630_0;
    %load/vec4 v0x7fe4faf8f580_0;
    %and;
    %load/vec4 v0x7fe4faf8f630_0;
    %inv;
    %load/vec4 v0x7fe4faf8f6e0_0;
    %ix/getv 4, v0x7fe4faf8f850_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7fe4faf8f7a0_0, 0, 32;
    %end;
S_0x7fe4faf8f940 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7fe4faf8e9a0;
 .timescale 0 0;
v0x7fe4faf8faf0_0 .var "exp", 7 0;
v0x7fe4faf8fbb0_0 .var "mant", 31 0;
v0x7fe4faf8fc50_0 .var "neg", 0 0;
v0x7fe4faf8fd00_0 .var "num", 31 0;
v0x7fe4faf8fdb0_0 .var "unsignedMant", 31 0;
TD_test.alu.fConv.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7fe4faf8fd00_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe4faf8fdb0_0, 0, 32;
    %load/vec4 v0x7fe4faf8fd00_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7fe4faf8fc50_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.110, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fe4faf8fdb0_0;
    %inv;
    %add;
    %store/vec4 v0x7fe4faf8fbb0_0, 0, 32;
    %jmp T_25.111;
T_25.110 ;
    %load/vec4 v0x7fe4faf8fdb0_0;
    %store/vec4 v0x7fe4faf8fbb0_0, 0, 32;
T_25.111 ;
    %load/vec4 v0x7fe4faf8fd00_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7fe4faf8faf0_0, 0, 8;
    %end;
S_0x7fe4faf904b0 .scope module, "fDiv" "FloatingDivide" 3 79, 9 1 0, S_0x7fe4faf6b710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /OUTPUT 32 "debug"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "enable"
v0x7fe4faf91a20_0 .net "a", 31 0, v0x7fe4faf9a480_0;  alias, 1 drivers
v0x7fe4faf91b10_0 .var "aExp", 7 0;
v0x7fe4faf91ba0_0 .var "aMant", 31 0;
v0x7fe4faf91c40_0 .var "aNormMant", 31 0;
v0x7fe4faf91cf0_0 .var "aPrimeMant", 31 0;
v0x7fe4faf91de0_0 .net "b", 31 0, v0x7fe4faf99990_0;  alias, 1 drivers
v0x7fe4faf91ec0_0 .var "bExp", 7 0;
v0x7fe4faf91f50_0 .var "bMant", 31 0;
v0x7fe4faf92000_0 .net "clk", 0 0, v0x7fe4faf9acb0_0;  alias, 1 drivers
v0x7fe4faf92110_0 .var "clz", 31 0;
v0x7fe4faf921a0_0 .var "debug", 31 0;
v0x7fe4faf92240_0 .net "enable", 0 0, L_0x7fe4faf9c6c0;  1 drivers
v0x7fe4faf922e0_0 .var "out", 31 0;
v0x7fe4faf92390_0 .var "sign", 1 0;
v0x7fe4faf92440_0 .var "totalExp", 15 0;
v0x7fe4faf924f0_0 .var "totalMant", 63 0;
E_0x7fe4faf90770 .event posedge, v0x7fe4faf92240_0, v0x7fe4faf86200_0;
S_0x7fe4faf907a0 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7fe4faf904b0;
 .timescale 0 0;
v0x7fe4faf90960_0 .var "inter", 31 0;
v0x7fe4faf90a20_0 .var "num", 31 0;
v0x7fe4faf90ac0_0 .var "res", 31 0;
TD_test.alu.fDiv.CLZ ;
    %load/vec4 v0x7fe4faf90a20_0;
    %store/vec4 v0x7fe4faf90960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf90ac0_0, 0, 32;
    %load/vec4 v0x7fe4faf90960_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.112, 4;
    %load/vec4 v0x7fe4faf90ac0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7fe4faf90ac0_0, 0, 32;
    %load/vec4 v0x7fe4faf90960_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf90960_0, 4, 16;
T_26.112 ;
    %load/vec4 v0x7fe4faf90960_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.114, 4;
    %load/vec4 v0x7fe4faf90ac0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7fe4faf90ac0_0, 0, 32;
    %load/vec4 v0x7fe4faf90960_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf90960_0, 4, 8;
T_26.114 ;
    %load/vec4 v0x7fe4faf90960_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.116, 4;
    %load/vec4 v0x7fe4faf90ac0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fe4faf90ac0_0, 0, 32;
    %load/vec4 v0x7fe4faf90960_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf90960_0, 4, 4;
T_26.116 ;
    %load/vec4 v0x7fe4faf90960_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_26.118, 4;
    %load/vec4 v0x7fe4faf90ac0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7fe4faf90ac0_0, 0, 32;
    %load/vec4 v0x7fe4faf90960_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf90960_0, 4, 2;
T_26.118 ;
    %load/vec4 v0x7fe4faf90960_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.120, 4;
    %load/vec4 v0x7fe4faf90ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf90ac0_0, 0, 32;
    %load/vec4 v0x7fe4faf90960_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf90960_0, 4, 1;
T_26.120 ;
    %load/vec4 v0x7fe4faf90960_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.122, 4;
    %load/vec4 v0x7fe4faf90ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf90ac0_0, 0, 32;
T_26.122 ;
    %end;
S_0x7fe4faf90b50 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7fe4faf904b0;
 .timescale 0 0;
v0x7fe4faf90d10_0 .var "nmClz", 31 0;
v0x7fe4faf90dc0_0 .var "nmMant", 31 0;
v0x7fe4faf90e70_0 .var "nmNorm", 31 0;
TD_test.alu.fDiv.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf90d10_0;
    %cmp/u;
    %jmp/0xz  T_27.124, 5;
    %load/vec4 v0x7fe4faf90dc0_0;
    %load/vec4 v0x7fe4faf90d10_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf90e70_0, 0, 32;
    %jmp T_27.125;
T_27.124 ;
    %load/vec4 v0x7fe4faf90dc0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf90d10_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fe4faf90e70_0, 0, 32;
T_27.125 ;
    %end;
S_0x7fe4faf90f30 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7fe4faf904b0;
 .timescale 0 0;
v0x7fe4faf91100_0 .var "leading", 31 0;
v0x7fe4faf911b0_0 .var "mask", 31 0;
v0x7fe4faf91260_0 .var "ssin", 31 0;
v0x7fe4faf91320_0 .var "ssout", 31 0;
v0x7fe4faf913d0_0 .var "ssshift", 31 0;
TD_test.alu.fDiv.SignedShiftRight ;
    %load/vec4 v0x7fe4faf91260_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.126, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fe4faf91100_0, 0, 32;
    %jmp T_28.127;
T_28.126 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf91100_0, 0, 32;
T_28.127 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7fe4faf913d0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf911b0_0, 0, 32;
    %load/vec4 v0x7fe4faf911b0_0;
    %load/vec4 v0x7fe4faf91100_0;
    %and;
    %load/vec4 v0x7fe4faf911b0_0;
    %inv;
    %load/vec4 v0x7fe4faf91260_0;
    %ix/getv 4, v0x7fe4faf913d0_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7fe4faf91320_0, 0, 32;
    %end;
S_0x7fe4faf914c0 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7fe4faf904b0;
 .timescale 0 0;
v0x7fe4faf91670_0 .var "exp", 7 0;
v0x7fe4faf91730_0 .var "mant", 31 0;
v0x7fe4faf917d0_0 .var "neg", 0 0;
v0x7fe4faf91880_0 .var "num", 31 0;
v0x7fe4faf91930_0 .var "unsignedMant", 31 0;
TD_test.alu.fDiv.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7fe4faf91880_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe4faf91930_0, 0, 32;
    %load/vec4 v0x7fe4faf91880_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7fe4faf917d0_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_29.128, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fe4faf91930_0;
    %inv;
    %add;
    %store/vec4 v0x7fe4faf91730_0, 0, 32;
    %jmp T_29.129;
T_29.128 ;
    %load/vec4 v0x7fe4faf91930_0;
    %store/vec4 v0x7fe4faf91730_0, 0, 32;
T_29.129 ;
    %load/vec4 v0x7fe4faf91880_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7fe4faf91670_0, 0, 8;
    %end;
S_0x7fe4faf92630 .scope module, "fMul" "FloatingMultiply" 3 76, 10 1 0, S_0x7fe4faf6b710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /OUTPUT 32 "debug"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "enable"
v0x7fe4faf93b40_0 .net "a", 31 0, v0x7fe4faf99990_0;  alias, 1 drivers
v0x7fe4faf93bf0_0 .var "aExp", 7 0;
v0x7fe4faf93c90_0 .var "aMant", 31 0;
v0x7fe4faf93d40_0 .var "aNormMant", 31 0;
v0x7fe4faf93df0_0 .var "aPrimeMant", 31 0;
v0x7fe4faf93ee0_0 .net "b", 31 0, v0x7fe4faf9a790_0;  alias, 1 drivers
v0x7fe4faf93f80_0 .var "bExp", 7 0;
v0x7fe4faf94020_0 .var "bMant", 31 0;
v0x7fe4faf940d0_0 .net "clk", 0 0, v0x7fe4faf9acb0_0;  alias, 1 drivers
v0x7fe4faf941e0_0 .var "clz", 31 0;
v0x7fe4faf94290_0 .var "debug", 31 0;
v0x7fe4faf94330_0 .net "enable", 0 0, L_0x7fe4faf9c360;  1 drivers
v0x7fe4faf943d0_0 .var "out", 31 0;
v0x7fe4faf94480_0 .var "sign", 1 0;
v0x7fe4faf94530_0 .var "totalExp", 15 0;
v0x7fe4faf945e0_0 .var "totalMant", 63 0;
E_0x7fe4faf91d80 .event posedge, v0x7fe4faf94330_0, v0x7fe4faf86200_0;
S_0x7fe4faf92880 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7fe4faf92630;
 .timescale 0 0;
v0x7fe4faf92a40_0 .var "inter", 31 0;
v0x7fe4faf92b00_0 .var "num", 31 0;
v0x7fe4faf92bb0_0 .var "res", 31 0;
TD_test.alu.fMul.CLZ ;
    %load/vec4 v0x7fe4faf92b00_0;
    %store/vec4 v0x7fe4faf92a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf92bb0_0, 0, 32;
    %load/vec4 v0x7fe4faf92a40_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.130, 4;
    %load/vec4 v0x7fe4faf92bb0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7fe4faf92bb0_0, 0, 32;
    %load/vec4 v0x7fe4faf92a40_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf92a40_0, 4, 16;
T_30.130 ;
    %load/vec4 v0x7fe4faf92a40_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.132, 4;
    %load/vec4 v0x7fe4faf92bb0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7fe4faf92bb0_0, 0, 32;
    %load/vec4 v0x7fe4faf92a40_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf92a40_0, 4, 8;
T_30.132 ;
    %load/vec4 v0x7fe4faf92a40_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.134, 4;
    %load/vec4 v0x7fe4faf92bb0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fe4faf92bb0_0, 0, 32;
    %load/vec4 v0x7fe4faf92a40_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf92a40_0, 4, 4;
T_30.134 ;
    %load/vec4 v0x7fe4faf92a40_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.136, 4;
    %load/vec4 v0x7fe4faf92bb0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7fe4faf92bb0_0, 0, 32;
    %load/vec4 v0x7fe4faf92a40_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf92a40_0, 4, 2;
T_30.136 ;
    %load/vec4 v0x7fe4faf92a40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.138, 4;
    %load/vec4 v0x7fe4faf92bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf92bb0_0, 0, 32;
    %load/vec4 v0x7fe4faf92a40_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf92a40_0, 4, 1;
T_30.138 ;
    %load/vec4 v0x7fe4faf92a40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.140, 4;
    %load/vec4 v0x7fe4faf92bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf92bb0_0, 0, 32;
T_30.140 ;
    %end;
S_0x7fe4faf92c70 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7fe4faf92630;
 .timescale 0 0;
v0x7fe4faf92e30_0 .var "nmClz", 31 0;
v0x7fe4faf92ee0_0 .var "nmMant", 31 0;
v0x7fe4faf92f90_0 .var "nmNorm", 31 0;
TD_test.alu.fMul.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf92e30_0;
    %cmp/u;
    %jmp/0xz  T_31.142, 5;
    %load/vec4 v0x7fe4faf92ee0_0;
    %load/vec4 v0x7fe4faf92e30_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf92f90_0, 0, 32;
    %jmp T_31.143;
T_31.142 ;
    %load/vec4 v0x7fe4faf92ee0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf92e30_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fe4faf92f90_0, 0, 32;
T_31.143 ;
    %end;
S_0x7fe4faf93050 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7fe4faf92630;
 .timescale 0 0;
v0x7fe4faf93220_0 .var "leading", 31 0;
v0x7fe4faf932d0_0 .var "mask", 31 0;
v0x7fe4faf93380_0 .var "ssin", 31 0;
v0x7fe4faf93440_0 .var "ssout", 31 0;
v0x7fe4faf934f0_0 .var "ssshift", 31 0;
TD_test.alu.fMul.SignedShiftRight ;
    %load/vec4 v0x7fe4faf93380_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.144, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fe4faf93220_0, 0, 32;
    %jmp T_32.145;
T_32.144 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf93220_0, 0, 32;
T_32.145 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7fe4faf934f0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf932d0_0, 0, 32;
    %load/vec4 v0x7fe4faf932d0_0;
    %load/vec4 v0x7fe4faf93220_0;
    %and;
    %load/vec4 v0x7fe4faf932d0_0;
    %inv;
    %load/vec4 v0x7fe4faf93380_0;
    %ix/getv 4, v0x7fe4faf934f0_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7fe4faf93440_0, 0, 32;
    %end;
S_0x7fe4faf935e0 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7fe4faf92630;
 .timescale 0 0;
v0x7fe4faf93790_0 .var "exp", 7 0;
v0x7fe4faf93850_0 .var "mant", 31 0;
v0x7fe4faf938f0_0 .var "neg", 0 0;
v0x7fe4faf939a0_0 .var "num", 31 0;
v0x7fe4faf93a50_0 .var "unsignedMant", 31 0;
TD_test.alu.fMul.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7fe4faf939a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe4faf93a50_0, 0, 32;
    %load/vec4 v0x7fe4faf939a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7fe4faf938f0_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.146, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fe4faf93a50_0;
    %inv;
    %add;
    %store/vec4 v0x7fe4faf93850_0, 0, 32;
    %jmp T_33.147;
T_33.146 ;
    %load/vec4 v0x7fe4faf93a50_0;
    %store/vec4 v0x7fe4faf93850_0, 0, 32;
T_33.147 ;
    %load/vec4 v0x7fe4faf939a0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7fe4faf93790_0, 0, 8;
    %end;
S_0x7fe4faf94720 .scope module, "fMulAdd" "FloatingMultiplyAdd" 3 77, 11 1 0, S_0x7fe4faf6b710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "c"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7fe4faf95c60_0 .net "a", 31 0, v0x7fe4faf9a480_0;  alias, 1 drivers
v0x7fe4faf95d10_0 .var "aExp", 7 0;
v0x7fe4faf95db0_0 .var "aMant", 31 0;
v0x7fe4faf95e60_0 .var "abClz", 31 0;
v0x7fe4faf95f10_0 .var "abExp", 15 0;
v0x7fe4faf96000_0 .var "abMant", 31 0;
v0x7fe4faf960b0_0 .var "abNormMant", 31 0;
v0x7fe4faf96160_0 .var "abSign", 1 0;
v0x7fe4faf96210_0 .var "alphaExp", 7 0;
v0x7fe4faf96320_0 .var "alphaMant", 31 0;
v0x7fe4faf963d0_0 .net "b", 31 0, v0x7fe4faf99990_0;  alias, 1 drivers
v0x7fe4faf964f0_0 .var "bExp", 7 0;
v0x7fe4faf96580_0 .var "bMant", 31 0;
v0x7fe4faf96610_0 .var "betaExp", 7 0;
v0x7fe4faf966c0_0 .var "betaMant", 31 0;
v0x7fe4faf96770_0 .net "c", 31 0, v0x7fe4faf9a790_0;  alias, 1 drivers
v0x7fe4faf96810_0 .net "clk", 0 0, v0x7fe4faf9acb0_0;  alias, 1 drivers
v0x7fe4faf96aa0_0 .var "debug", 31 0;
v0x7fe4faf96c30_0 .net "enable", 0 0, L_0x7fe4faf9c460;  1 drivers
v0x7fe4faf96cc0_0 .var "finalClz", 31 0;
v0x7fe4faf96d50_0 .var "finalMant", 31 0;
v0x7fe4faf96de0_0 .var "finalSign", 1 0;
v0x7fe4faf96e70_0 .var "mulMant", 63 0;
v0x7fe4faf96f00_0 .var "normFinalMant", 31 0;
v0x7fe4faf96f90_0 .var "out", 31 0;
E_0x7fe4faf8cd00 .event posedge, v0x7fe4faf96c30_0, v0x7fe4faf86200_0;
S_0x7fe4faf949a0 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7fe4faf94720;
 .timescale 0 0;
v0x7fe4faf94b60_0 .var "inter", 31 0;
v0x7fe4faf94c20_0 .var "num", 31 0;
v0x7fe4faf94cd0_0 .var "res", 31 0;
TD_test.alu.fMulAdd.CLZ ;
    %load/vec4 v0x7fe4faf94c20_0;
    %store/vec4 v0x7fe4faf94b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf94cd0_0, 0, 32;
    %load/vec4 v0x7fe4faf94b60_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.148, 4;
    %load/vec4 v0x7fe4faf94cd0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7fe4faf94cd0_0, 0, 32;
    %load/vec4 v0x7fe4faf94b60_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf94b60_0, 4, 16;
T_34.148 ;
    %load/vec4 v0x7fe4faf94b60_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.150, 4;
    %load/vec4 v0x7fe4faf94cd0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7fe4faf94cd0_0, 0, 32;
    %load/vec4 v0x7fe4faf94b60_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf94b60_0, 4, 8;
T_34.150 ;
    %load/vec4 v0x7fe4faf94b60_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.152, 4;
    %load/vec4 v0x7fe4faf94cd0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fe4faf94cd0_0, 0, 32;
    %load/vec4 v0x7fe4faf94b60_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf94b60_0, 4, 4;
T_34.152 ;
    %load/vec4 v0x7fe4faf94b60_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_34.154, 4;
    %load/vec4 v0x7fe4faf94cd0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7fe4faf94cd0_0, 0, 32;
    %load/vec4 v0x7fe4faf94b60_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf94b60_0, 4, 2;
T_34.154 ;
    %load/vec4 v0x7fe4faf94b60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.156, 4;
    %load/vec4 v0x7fe4faf94cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf94cd0_0, 0, 32;
    %load/vec4 v0x7fe4faf94b60_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf94b60_0, 4, 1;
T_34.156 ;
    %load/vec4 v0x7fe4faf94b60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.158, 4;
    %load/vec4 v0x7fe4faf94cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf94cd0_0, 0, 32;
T_34.158 ;
    %end;
S_0x7fe4faf94d90 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7fe4faf94720;
 .timescale 0 0;
v0x7fe4faf94f50_0 .var "nmClz", 31 0;
v0x7fe4faf95000_0 .var "nmMant", 31 0;
v0x7fe4faf950b0_0 .var "nmNorm", 31 0;
TD_test.alu.fMulAdd.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf94f50_0;
    %cmp/u;
    %jmp/0xz  T_35.160, 5;
    %load/vec4 v0x7fe4faf95000_0;
    %load/vec4 v0x7fe4faf94f50_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf950b0_0, 0, 32;
    %jmp T_35.161;
T_35.160 ;
    %load/vec4 v0x7fe4faf95000_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf94f50_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fe4faf950b0_0, 0, 32;
T_35.161 ;
    %end;
S_0x7fe4faf95170 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7fe4faf94720;
 .timescale 0 0;
v0x7fe4faf95340_0 .var "leading", 31 0;
v0x7fe4faf953f0_0 .var "mask", 31 0;
v0x7fe4faf954a0_0 .var "ssin", 31 0;
v0x7fe4faf95560_0 .var "ssout", 31 0;
v0x7fe4faf95610_0 .var "ssshift", 31 0;
TD_test.alu.fMulAdd.SignedShiftRight ;
    %load/vec4 v0x7fe4faf954a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.162, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fe4faf95340_0, 0, 32;
    %jmp T_36.163;
T_36.162 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf95340_0, 0, 32;
T_36.163 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7fe4faf95610_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf953f0_0, 0, 32;
    %load/vec4 v0x7fe4faf953f0_0;
    %load/vec4 v0x7fe4faf95340_0;
    %and;
    %load/vec4 v0x7fe4faf953f0_0;
    %inv;
    %load/vec4 v0x7fe4faf954a0_0;
    %ix/getv 4, v0x7fe4faf95610_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7fe4faf95560_0, 0, 32;
    %end;
S_0x7fe4faf95700 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7fe4faf94720;
 .timescale 0 0;
v0x7fe4faf958b0_0 .var "exp", 7 0;
v0x7fe4faf95970_0 .var "mant", 31 0;
v0x7fe4faf95a10_0 .var "neg", 0 0;
v0x7fe4faf95ac0_0 .var "num", 31 0;
v0x7fe4faf95b70_0 .var "unsignedMant", 31 0;
TD_test.alu.fMulAdd.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7fe4faf95ac0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe4faf95b70_0, 0, 32;
    %load/vec4 v0x7fe4faf95ac0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7fe4faf95a10_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.164, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fe4faf95b70_0;
    %inv;
    %add;
    %store/vec4 v0x7fe4faf95970_0, 0, 32;
    %jmp T_37.165;
T_37.164 ;
    %load/vec4 v0x7fe4faf95b70_0;
    %store/vec4 v0x7fe4faf95970_0, 0, 32;
T_37.165 ;
    %load/vec4 v0x7fe4faf95ac0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7fe4faf958b0_0, 0, 8;
    %end;
S_0x7fe4faf97090 .scope module, "fSub" "FloatingAdd" 3 74, 5 1 0, S_0x7fe4faf6b710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "negate"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7fe4faf98580_0 .net "a", 31 0, v0x7fe4faf9a480_0;  alias, 1 drivers
v0x7fe4faf986b0_0 .var "aExp", 7 0;
v0x7fe4faf98740_0 .var "aMant", 31 0;
v0x7fe4faf987d0_0 .net "b", 31 0, v0x7fe4faf99990_0;  alias, 1 drivers
v0x7fe4faf98860_0 .var "bExp", 7 0;
v0x7fe4faf98950_0 .var "bMant", 31 0;
v0x7fe4faf98a00_0 .net "clk", 0 0, v0x7fe4faf9acb0_0;  alias, 1 drivers
v0x7fe4faf98a90_0 .var "clz", 31 0;
v0x7fe4faf98b40_0 .var "debug", 31 0;
v0x7fe4faf98c50_0 .net "enable", 0 0, L_0x7fe4faf9c1f0;  1 drivers
L_0x1057d8128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe4faf98cf0_0 .net "negate", 0 0, L_0x1057d8128;  1 drivers
v0x7fe4faf98da0_0 .var "normMant", 31 0;
v0x7fe4faf98e50_0 .var "out", 31 0;
v0x7fe4faf98f00_0 .var "sign", 1 0;
v0x7fe4faf98fb0_0 .var "totalMant", 31 0;
E_0x7fe4faf8e6e0 .event posedge, v0x7fe4faf98c50_0, v0x7fe4faf86200_0;
S_0x7fe4faf972c0 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7fe4faf97090;
 .timescale 0 0;
v0x7fe4faf97480_0 .var "inter", 31 0;
v0x7fe4faf97540_0 .var "num", 31 0;
v0x7fe4faf975f0_0 .var "res", 31 0;
TD_test.alu.fSub.CLZ ;
    %load/vec4 v0x7fe4faf97540_0;
    %store/vec4 v0x7fe4faf97480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf975f0_0, 0, 32;
    %load/vec4 v0x7fe4faf97480_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.166, 4;
    %load/vec4 v0x7fe4faf975f0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7fe4faf975f0_0, 0, 32;
    %load/vec4 v0x7fe4faf97480_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf97480_0, 4, 16;
T_38.166 ;
    %load/vec4 v0x7fe4faf97480_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.168, 4;
    %load/vec4 v0x7fe4faf975f0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7fe4faf975f0_0, 0, 32;
    %load/vec4 v0x7fe4faf97480_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf97480_0, 4, 8;
T_38.168 ;
    %load/vec4 v0x7fe4faf97480_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.170, 4;
    %load/vec4 v0x7fe4faf975f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fe4faf975f0_0, 0, 32;
    %load/vec4 v0x7fe4faf97480_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf97480_0, 4, 4;
T_38.170 ;
    %load/vec4 v0x7fe4faf97480_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_38.172, 4;
    %load/vec4 v0x7fe4faf975f0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7fe4faf975f0_0, 0, 32;
    %load/vec4 v0x7fe4faf97480_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf97480_0, 4, 2;
T_38.172 ;
    %load/vec4 v0x7fe4faf97480_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.174, 4;
    %load/vec4 v0x7fe4faf975f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf975f0_0, 0, 32;
    %load/vec4 v0x7fe4faf97480_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf97480_0, 4, 1;
T_38.174 ;
    %load/vec4 v0x7fe4faf97480_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.176, 4;
    %load/vec4 v0x7fe4faf975f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf975f0_0, 0, 32;
T_38.176 ;
    %end;
S_0x7fe4faf976b0 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7fe4faf97090;
 .timescale 0 0;
v0x7fe4faf97870_0 .var "nmClz", 31 0;
v0x7fe4faf97920_0 .var "nmMant", 31 0;
v0x7fe4faf979d0_0 .var "nmNorm", 31 0;
TD_test.alu.fSub.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf97870_0;
    %cmp/u;
    %jmp/0xz  T_39.178, 5;
    %load/vec4 v0x7fe4faf97920_0;
    %load/vec4 v0x7fe4faf97870_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf979d0_0, 0, 32;
    %jmp T_39.179;
T_39.178 ;
    %load/vec4 v0x7fe4faf97920_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf97870_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fe4faf979d0_0, 0, 32;
T_39.179 ;
    %end;
S_0x7fe4faf97a90 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7fe4faf97090;
 .timescale 0 0;
v0x7fe4faf97c60_0 .var "leading", 31 0;
v0x7fe4faf97d10_0 .var "mask", 31 0;
v0x7fe4faf97dc0_0 .var "ssin", 31 0;
v0x7fe4faf97e80_0 .var "ssout", 31 0;
v0x7fe4faf97f30_0 .var "ssshift", 31 0;
TD_test.alu.fSub.SignedShiftRight ;
    %load/vec4 v0x7fe4faf97dc0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.180, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fe4faf97c60_0, 0, 32;
    %jmp T_40.181;
T_40.180 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4faf97c60_0, 0, 32;
T_40.181 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7fe4faf97f30_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe4faf97d10_0, 0, 32;
    %load/vec4 v0x7fe4faf97d10_0;
    %load/vec4 v0x7fe4faf97c60_0;
    %and;
    %load/vec4 v0x7fe4faf97d10_0;
    %inv;
    %load/vec4 v0x7fe4faf97dc0_0;
    %ix/getv 4, v0x7fe4faf97f30_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7fe4faf97e80_0, 0, 32;
    %end;
S_0x7fe4faf98020 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7fe4faf97090;
 .timescale 0 0;
v0x7fe4faf981d0_0 .var "exp", 7 0;
v0x7fe4faf98290_0 .var "mant", 31 0;
v0x7fe4faf98330_0 .var "neg", 0 0;
v0x7fe4faf983e0_0 .var "num", 31 0;
v0x7fe4faf98490_0 .var "unsignedMant", 31 0;
TD_test.alu.fSub.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7fe4faf983e0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe4faf98490_0, 0, 32;
    %load/vec4 v0x7fe4faf983e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7fe4faf98330_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.182, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fe4faf98490_0;
    %inv;
    %add;
    %store/vec4 v0x7fe4faf98290_0, 0, 32;
    %jmp T_41.183;
T_41.182 ;
    %load/vec4 v0x7fe4faf98490_0;
    %store/vec4 v0x7fe4faf98290_0, 0, 32;
T_41.183 ;
    %load/vec4 v0x7fe4faf983e0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7fe4faf981d0_0, 0, 8;
    %end;
    .scope S_0x7fe4faf847e0;
T_42 ;
    %wait E_0x7fe4faf84aa0;
    %load/vec4 v0x7fe4faf86460_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.0, 4;
    %load/vec4 v0x7fe4faf85da0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7fe4faf85fb0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_42.2, 5;
    %load/vec4 v0x7fe4faf85da0_0;
    %store/vec4 v0x7fe4faf85c00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf85b50_0, 0, 1;
    %fork TD_test.alu.fAdd0.UnpackFloat, S_0x7fe4faf85840;
    %join;
    %load/vec4 v0x7fe4faf85ab0_0;
    %store/vec4 v0x7fe4faf85f00_0, 0, 32;
    %load/vec4 v0x7fe4faf859f0_0;
    %store/vec4 v0x7fe4faf85e60_0, 0, 8;
    %load/vec4 v0x7fe4faf85fb0_0;
    %store/vec4 v0x7fe4faf85c00_0, 0, 32;
    %load/vec4 v0x7fe4faf86510_0;
    %store/vec4 v0x7fe4faf85b50_0, 0, 1;
    %fork TD_test.alu.fAdd0.UnpackFloat, S_0x7fe4faf85840;
    %join;
    %load/vec4 v0x7fe4faf85ab0_0;
    %store/vec4 v0x7fe4faf86150_0, 0, 32;
    %load/vec4 v0x7fe4faf859f0_0;
    %store/vec4 v0x7fe4faf86060_0, 0, 8;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x7fe4faf85fb0_0;
    %store/vec4 v0x7fe4faf85c00_0, 0, 32;
    %load/vec4 v0x7fe4faf86510_0;
    %store/vec4 v0x7fe4faf85b50_0, 0, 1;
    %fork TD_test.alu.fAdd0.UnpackFloat, S_0x7fe4faf85840;
    %join;
    %load/vec4 v0x7fe4faf85ab0_0;
    %store/vec4 v0x7fe4faf85f00_0, 0, 32;
    %load/vec4 v0x7fe4faf859f0_0;
    %store/vec4 v0x7fe4faf85e60_0, 0, 8;
    %load/vec4 v0x7fe4faf85da0_0;
    %store/vec4 v0x7fe4faf85c00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf85b50_0, 0, 1;
    %fork TD_test.alu.fAdd0.UnpackFloat, S_0x7fe4faf85840;
    %join;
    %load/vec4 v0x7fe4faf85ab0_0;
    %store/vec4 v0x7fe4faf86150_0, 0, 32;
    %load/vec4 v0x7fe4faf859f0_0;
    %store/vec4 v0x7fe4faf86060_0, 0, 8;
T_42.3 ;
    %load/vec4 v0x7fe4faf85f00_0;
    %store/vec4 v0x7fe4faf855e0_0, 0, 32;
    %load/vec4 v0x7fe4faf86060_0;
    %pad/u 32;
    %load/vec4 v0x7fe4faf85e60_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7fe4faf85750_0, 0, 32;
    %fork TD_test.alu.fAdd0.SignedShiftRight, S_0x7fe4faf852b0;
    %join;
    %load/vec4 v0x7fe4faf856a0_0;
    %store/vec4 v0x7fe4faf867d0_0, 0, 32;
    %load/vec4 v0x7fe4faf867d0_0;
    %load/vec4 v0x7fe4faf86150_0;
    %add;
    %store/vec4 v0x7fe4faf867d0_0, 0, 32;
    %load/vec4 v0x7fe4faf867d0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe4faf86720_0, 0, 2;
    %load/vec4 v0x7fe4faf867d0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf867d0_0, 0, 32;
    %jmp T_42.5;
T_42.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe4faf86720_0, 0, 2;
T_42.5 ;
    %load/vec4 v0x7fe4faf867d0_0;
    %store/vec4 v0x7fe4faf84d60_0, 0, 32;
    %fork TD_test.alu.fAdd0.CLZ, S_0x7fe4faf84ae0;
    %join;
    %load/vec4 v0x7fe4faf84e10_0;
    %store/vec4 v0x7fe4faf862a0_0, 0, 32;
    %load/vec4 v0x7fe4faf867d0_0;
    %store/vec4 v0x7fe4faf85140_0, 0, 32;
    %load/vec4 v0x7fe4faf862a0_0;
    %store/vec4 v0x7fe4faf85090_0, 0, 32;
    %fork TD_test.alu.fAdd0.NormalizeMantissa, S_0x7fe4faf84ed0;
    %join;
    %load/vec4 v0x7fe4faf851f0_0;
    %store/vec4 v0x7fe4faf865c0_0, 0, 32;
    %load/vec4 v0x7fe4faf86720_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf86670_0, 4, 1;
    %load/vec4 v0x7fe4faf86060_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf862a0_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf86670_0, 4, 8;
    %load/vec4 v0x7fe4faf865c0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf86670_0, 4, 23;
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0x7fe4faf86670_0, 0, 32;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fe4faf868f0;
T_43 ;
    %wait E_0x7fe4faf86b50;
    %load/vec4 v0x7fe4faf88530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v0x7fe4faf87e60_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7fe4faf88070_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_43.2, 5;
    %load/vec4 v0x7fe4faf87e60_0;
    %store/vec4 v0x7fe4faf87cc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf87c10_0, 0, 1;
    %fork TD_test.alu.fAdd1.UnpackFloat, S_0x7fe4faf87900;
    %join;
    %load/vec4 v0x7fe4faf87b70_0;
    %store/vec4 v0x7fe4faf87fc0_0, 0, 32;
    %load/vec4 v0x7fe4faf87ab0_0;
    %store/vec4 v0x7fe4faf87f20_0, 0, 8;
    %load/vec4 v0x7fe4faf88070_0;
    %store/vec4 v0x7fe4faf87cc0_0, 0, 32;
    %load/vec4 v0x7fe4faf885c0_0;
    %store/vec4 v0x7fe4faf87c10_0, 0, 1;
    %fork TD_test.alu.fAdd1.UnpackFloat, S_0x7fe4faf87900;
    %join;
    %load/vec4 v0x7fe4faf87b70_0;
    %store/vec4 v0x7fe4faf88210_0, 0, 32;
    %load/vec4 v0x7fe4faf87ab0_0;
    %store/vec4 v0x7fe4faf88120_0, 0, 8;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x7fe4faf88070_0;
    %store/vec4 v0x7fe4faf87cc0_0, 0, 32;
    %load/vec4 v0x7fe4faf885c0_0;
    %store/vec4 v0x7fe4faf87c10_0, 0, 1;
    %fork TD_test.alu.fAdd1.UnpackFloat, S_0x7fe4faf87900;
    %join;
    %load/vec4 v0x7fe4faf87b70_0;
    %store/vec4 v0x7fe4faf87fc0_0, 0, 32;
    %load/vec4 v0x7fe4faf87ab0_0;
    %store/vec4 v0x7fe4faf87f20_0, 0, 8;
    %load/vec4 v0x7fe4faf87e60_0;
    %store/vec4 v0x7fe4faf87cc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf87c10_0, 0, 1;
    %fork TD_test.alu.fAdd1.UnpackFloat, S_0x7fe4faf87900;
    %join;
    %load/vec4 v0x7fe4faf87b70_0;
    %store/vec4 v0x7fe4faf88210_0, 0, 32;
    %load/vec4 v0x7fe4faf87ab0_0;
    %store/vec4 v0x7fe4faf88120_0, 0, 8;
T_43.3 ;
    %load/vec4 v0x7fe4faf87fc0_0;
    %store/vec4 v0x7fe4faf876a0_0, 0, 32;
    %load/vec4 v0x7fe4faf88120_0;
    %pad/u 32;
    %load/vec4 v0x7fe4faf87f20_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7fe4faf87810_0, 0, 32;
    %fork TD_test.alu.fAdd1.SignedShiftRight, S_0x7fe4faf87370;
    %join;
    %load/vec4 v0x7fe4faf87760_0;
    %store/vec4 v0x7fe4faf88850_0, 0, 32;
    %load/vec4 v0x7fe4faf88850_0;
    %load/vec4 v0x7fe4faf88210_0;
    %add;
    %store/vec4 v0x7fe4faf88850_0, 0, 32;
    %load/vec4 v0x7fe4faf88850_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe4faf887a0_0, 0, 2;
    %load/vec4 v0x7fe4faf88850_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf88850_0, 0, 32;
    %jmp T_43.5;
T_43.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe4faf887a0_0, 0, 2;
T_43.5 ;
    %load/vec4 v0x7fe4faf88850_0;
    %store/vec4 v0x7fe4faf86e20_0, 0, 32;
    %fork TD_test.alu.fAdd1.CLZ, S_0x7fe4faf86ba0;
    %join;
    %load/vec4 v0x7fe4faf86ed0_0;
    %store/vec4 v0x7fe4faf88350_0, 0, 32;
    %load/vec4 v0x7fe4faf88850_0;
    %store/vec4 v0x7fe4faf87200_0, 0, 32;
    %load/vec4 v0x7fe4faf88350_0;
    %store/vec4 v0x7fe4faf87150_0, 0, 32;
    %fork TD_test.alu.fAdd1.NormalizeMantissa, S_0x7fe4faf86f90;
    %join;
    %load/vec4 v0x7fe4faf872b0_0;
    %store/vec4 v0x7fe4faf88650_0, 0, 32;
    %load/vec4 v0x7fe4faf887a0_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf886f0_0, 4, 1;
    %load/vec4 v0x7fe4faf88120_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf88350_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf886f0_0, 4, 8;
    %load/vec4 v0x7fe4faf88650_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf886f0_0, 4, 23;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0x7fe4faf886f0_0, 0, 32;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7fe4faf889b0;
T_44 ;
    %wait E_0x7fe4faf88c50;
    %load/vec4 v0x7fe4faf8a610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.0, 4;
    %load/vec4 v0x7fe4faf89f40_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7fe4faf8a150_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_44.2, 5;
    %load/vec4 v0x7fe4faf89f40_0;
    %store/vec4 v0x7fe4faf89da0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf89cf0_0, 0, 1;
    %fork TD_test.alu.fAdd2.UnpackFloat, S_0x7fe4faf899e0;
    %join;
    %load/vec4 v0x7fe4faf89c50_0;
    %store/vec4 v0x7fe4faf8a0a0_0, 0, 32;
    %load/vec4 v0x7fe4faf89b90_0;
    %store/vec4 v0x7fe4faf8a000_0, 0, 8;
    %load/vec4 v0x7fe4faf8a150_0;
    %store/vec4 v0x7fe4faf89da0_0, 0, 32;
    %load/vec4 v0x7fe4faf8a6b0_0;
    %store/vec4 v0x7fe4faf89cf0_0, 0, 1;
    %fork TD_test.alu.fAdd2.UnpackFloat, S_0x7fe4faf899e0;
    %join;
    %load/vec4 v0x7fe4faf89c50_0;
    %store/vec4 v0x7fe4faf8a2f0_0, 0, 32;
    %load/vec4 v0x7fe4faf89b90_0;
    %store/vec4 v0x7fe4faf8a200_0, 0, 8;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x7fe4faf8a150_0;
    %store/vec4 v0x7fe4faf89da0_0, 0, 32;
    %load/vec4 v0x7fe4faf8a6b0_0;
    %store/vec4 v0x7fe4faf89cf0_0, 0, 1;
    %fork TD_test.alu.fAdd2.UnpackFloat, S_0x7fe4faf899e0;
    %join;
    %load/vec4 v0x7fe4faf89c50_0;
    %store/vec4 v0x7fe4faf8a0a0_0, 0, 32;
    %load/vec4 v0x7fe4faf89b90_0;
    %store/vec4 v0x7fe4faf8a000_0, 0, 8;
    %load/vec4 v0x7fe4faf89f40_0;
    %store/vec4 v0x7fe4faf89da0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf89cf0_0, 0, 1;
    %fork TD_test.alu.fAdd2.UnpackFloat, S_0x7fe4faf899e0;
    %join;
    %load/vec4 v0x7fe4faf89c50_0;
    %store/vec4 v0x7fe4faf8a2f0_0, 0, 32;
    %load/vec4 v0x7fe4faf89b90_0;
    %store/vec4 v0x7fe4faf8a200_0, 0, 8;
T_44.3 ;
    %load/vec4 v0x7fe4faf8a0a0_0;
    %store/vec4 v0x7fe4faf89780_0, 0, 32;
    %load/vec4 v0x7fe4faf8a200_0;
    %pad/u 32;
    %load/vec4 v0x7fe4faf8a000_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7fe4faf898f0_0, 0, 32;
    %fork TD_test.alu.fAdd2.SignedShiftRight, S_0x7fe4faf89450;
    %join;
    %load/vec4 v0x7fe4faf89840_0;
    %store/vec4 v0x7fe4faf8a970_0, 0, 32;
    %load/vec4 v0x7fe4faf8a970_0;
    %load/vec4 v0x7fe4faf8a2f0_0;
    %add;
    %store/vec4 v0x7fe4faf8a970_0, 0, 32;
    %load/vec4 v0x7fe4faf8a970_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe4faf8a8c0_0, 0, 2;
    %load/vec4 v0x7fe4faf8a970_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf8a970_0, 0, 32;
    %jmp T_44.5;
T_44.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe4faf8a8c0_0, 0, 2;
T_44.5 ;
    %load/vec4 v0x7fe4faf8a970_0;
    %store/vec4 v0x7fe4faf88f20_0, 0, 32;
    %fork TD_test.alu.fAdd2.CLZ, S_0x7fe4faf88ca0;
    %join;
    %load/vec4 v0x7fe4faf88fc0_0;
    %store/vec4 v0x7fe4faf8a470_0, 0, 32;
    %load/vec4 v0x7fe4faf8a970_0;
    %store/vec4 v0x7fe4faf892e0_0, 0, 32;
    %load/vec4 v0x7fe4faf8a470_0;
    %store/vec4 v0x7fe4faf89230_0, 0, 32;
    %fork TD_test.alu.fAdd2.NormalizeMantissa, S_0x7fe4faf89070;
    %join;
    %load/vec4 v0x7fe4faf89390_0;
    %store/vec4 v0x7fe4faf8a760_0, 0, 32;
    %load/vec4 v0x7fe4faf8a8c0_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8a810_0, 4, 1;
    %load/vec4 v0x7fe4faf8a200_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf8a470_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8a810_0, 4, 8;
    %load/vec4 v0x7fe4faf8a760_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8a810_0, 4, 23;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0x7fe4faf8a810_0, 0, 32;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7fe4faf8aad0;
T_45 ;
    %wait E_0x7fe4faf8ad30;
    %load/vec4 v0x7fe4faf8c6d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %load/vec4 v0x7fe4faf8c020_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7fe4faf8c230_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_45.2, 5;
    %load/vec4 v0x7fe4faf8c020_0;
    %store/vec4 v0x7fe4faf8be80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf8bdd0_0, 0, 1;
    %fork TD_test.alu.fAdd3.UnpackFloat, S_0x7fe4faf8bac0;
    %join;
    %load/vec4 v0x7fe4faf8bd30_0;
    %store/vec4 v0x7fe4faf8c180_0, 0, 32;
    %load/vec4 v0x7fe4faf8bc70_0;
    %store/vec4 v0x7fe4faf8c0e0_0, 0, 8;
    %load/vec4 v0x7fe4faf8c230_0;
    %store/vec4 v0x7fe4faf8be80_0, 0, 32;
    %load/vec4 v0x7fe4faf8c770_0;
    %store/vec4 v0x7fe4faf8bdd0_0, 0, 1;
    %fork TD_test.alu.fAdd3.UnpackFloat, S_0x7fe4faf8bac0;
    %join;
    %load/vec4 v0x7fe4faf8bd30_0;
    %store/vec4 v0x7fe4faf8c3d0_0, 0, 32;
    %load/vec4 v0x7fe4faf8bc70_0;
    %store/vec4 v0x7fe4faf8c2e0_0, 0, 8;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x7fe4faf8c230_0;
    %store/vec4 v0x7fe4faf8be80_0, 0, 32;
    %load/vec4 v0x7fe4faf8c770_0;
    %store/vec4 v0x7fe4faf8bdd0_0, 0, 1;
    %fork TD_test.alu.fAdd3.UnpackFloat, S_0x7fe4faf8bac0;
    %join;
    %load/vec4 v0x7fe4faf8bd30_0;
    %store/vec4 v0x7fe4faf8c180_0, 0, 32;
    %load/vec4 v0x7fe4faf8bc70_0;
    %store/vec4 v0x7fe4faf8c0e0_0, 0, 8;
    %load/vec4 v0x7fe4faf8c020_0;
    %store/vec4 v0x7fe4faf8be80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf8bdd0_0, 0, 1;
    %fork TD_test.alu.fAdd3.UnpackFloat, S_0x7fe4faf8bac0;
    %join;
    %load/vec4 v0x7fe4faf8bd30_0;
    %store/vec4 v0x7fe4faf8c3d0_0, 0, 32;
    %load/vec4 v0x7fe4faf8bc70_0;
    %store/vec4 v0x7fe4faf8c2e0_0, 0, 8;
T_45.3 ;
    %load/vec4 v0x7fe4faf8c180_0;
    %store/vec4 v0x7fe4faf8b860_0, 0, 32;
    %load/vec4 v0x7fe4faf8c2e0_0;
    %pad/u 32;
    %load/vec4 v0x7fe4faf8c0e0_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7fe4faf8b9d0_0, 0, 32;
    %fork TD_test.alu.fAdd3.SignedShiftRight, S_0x7fe4faf8b530;
    %join;
    %load/vec4 v0x7fe4faf8b920_0;
    %store/vec4 v0x7fe4faf8ca30_0, 0, 32;
    %load/vec4 v0x7fe4faf8ca30_0;
    %load/vec4 v0x7fe4faf8c3d0_0;
    %add;
    %store/vec4 v0x7fe4faf8ca30_0, 0, 32;
    %load/vec4 v0x7fe4faf8ca30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe4faf8c980_0, 0, 2;
    %load/vec4 v0x7fe4faf8ca30_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf8ca30_0, 0, 32;
    %jmp T_45.5;
T_45.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe4faf8c980_0, 0, 2;
T_45.5 ;
    %load/vec4 v0x7fe4faf8ca30_0;
    %store/vec4 v0x7fe4faf8afe0_0, 0, 32;
    %fork TD_test.alu.fAdd3.CLZ, S_0x7fe4faf8ad60;
    %join;
    %load/vec4 v0x7fe4faf8b090_0;
    %store/vec4 v0x7fe4faf8c510_0, 0, 32;
    %load/vec4 v0x7fe4faf8ca30_0;
    %store/vec4 v0x7fe4faf8b3c0_0, 0, 32;
    %load/vec4 v0x7fe4faf8c510_0;
    %store/vec4 v0x7fe4faf8b310_0, 0, 32;
    %fork TD_test.alu.fAdd3.NormalizeMantissa, S_0x7fe4faf8b150;
    %join;
    %load/vec4 v0x7fe4faf8b470_0;
    %store/vec4 v0x7fe4faf8c820_0, 0, 32;
    %load/vec4 v0x7fe4faf8c980_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8c8d0_0, 4, 1;
    %load/vec4 v0x7fe4faf8c2e0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf8c510_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8c8d0_0, 4, 8;
    %load/vec4 v0x7fe4faf8c820_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8c8d0_0, 4, 23;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0x7fe4faf8c8d0_0, 0, 32;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fe4faf97090;
T_46 ;
    %wait E_0x7fe4faf8e6e0;
    %load/vec4 v0x7fe4faf98c50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.0, 4;
    %load/vec4 v0x7fe4faf98580_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7fe4faf987d0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_46.2, 5;
    %load/vec4 v0x7fe4faf98580_0;
    %store/vec4 v0x7fe4faf983e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf98330_0, 0, 1;
    %fork TD_test.alu.fSub.UnpackFloat, S_0x7fe4faf98020;
    %join;
    %load/vec4 v0x7fe4faf98290_0;
    %store/vec4 v0x7fe4faf98740_0, 0, 32;
    %load/vec4 v0x7fe4faf981d0_0;
    %store/vec4 v0x7fe4faf986b0_0, 0, 8;
    %load/vec4 v0x7fe4faf987d0_0;
    %store/vec4 v0x7fe4faf983e0_0, 0, 32;
    %load/vec4 v0x7fe4faf98cf0_0;
    %store/vec4 v0x7fe4faf98330_0, 0, 1;
    %fork TD_test.alu.fSub.UnpackFloat, S_0x7fe4faf98020;
    %join;
    %load/vec4 v0x7fe4faf98290_0;
    %store/vec4 v0x7fe4faf98950_0, 0, 32;
    %load/vec4 v0x7fe4faf981d0_0;
    %store/vec4 v0x7fe4faf98860_0, 0, 8;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x7fe4faf987d0_0;
    %store/vec4 v0x7fe4faf983e0_0, 0, 32;
    %load/vec4 v0x7fe4faf98cf0_0;
    %store/vec4 v0x7fe4faf98330_0, 0, 1;
    %fork TD_test.alu.fSub.UnpackFloat, S_0x7fe4faf98020;
    %join;
    %load/vec4 v0x7fe4faf98290_0;
    %store/vec4 v0x7fe4faf98740_0, 0, 32;
    %load/vec4 v0x7fe4faf981d0_0;
    %store/vec4 v0x7fe4faf986b0_0, 0, 8;
    %load/vec4 v0x7fe4faf98580_0;
    %store/vec4 v0x7fe4faf983e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf98330_0, 0, 1;
    %fork TD_test.alu.fSub.UnpackFloat, S_0x7fe4faf98020;
    %join;
    %load/vec4 v0x7fe4faf98290_0;
    %store/vec4 v0x7fe4faf98950_0, 0, 32;
    %load/vec4 v0x7fe4faf981d0_0;
    %store/vec4 v0x7fe4faf98860_0, 0, 8;
T_46.3 ;
    %load/vec4 v0x7fe4faf98740_0;
    %store/vec4 v0x7fe4faf97dc0_0, 0, 32;
    %load/vec4 v0x7fe4faf98860_0;
    %pad/u 32;
    %load/vec4 v0x7fe4faf986b0_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7fe4faf97f30_0, 0, 32;
    %fork TD_test.alu.fSub.SignedShiftRight, S_0x7fe4faf97a90;
    %join;
    %load/vec4 v0x7fe4faf97e80_0;
    %store/vec4 v0x7fe4faf98fb0_0, 0, 32;
    %load/vec4 v0x7fe4faf98fb0_0;
    %load/vec4 v0x7fe4faf98950_0;
    %add;
    %store/vec4 v0x7fe4faf98fb0_0, 0, 32;
    %load/vec4 v0x7fe4faf98fb0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe4faf98f00_0, 0, 2;
    %load/vec4 v0x7fe4faf98fb0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf98fb0_0, 0, 32;
    %jmp T_46.5;
T_46.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe4faf98f00_0, 0, 2;
T_46.5 ;
    %load/vec4 v0x7fe4faf98fb0_0;
    %store/vec4 v0x7fe4faf97540_0, 0, 32;
    %fork TD_test.alu.fSub.CLZ, S_0x7fe4faf972c0;
    %join;
    %load/vec4 v0x7fe4faf975f0_0;
    %store/vec4 v0x7fe4faf98a90_0, 0, 32;
    %load/vec4 v0x7fe4faf98fb0_0;
    %store/vec4 v0x7fe4faf97920_0, 0, 32;
    %load/vec4 v0x7fe4faf98a90_0;
    %store/vec4 v0x7fe4faf97870_0, 0, 32;
    %fork TD_test.alu.fSub.NormalizeMantissa, S_0x7fe4faf976b0;
    %join;
    %load/vec4 v0x7fe4faf979d0_0;
    %store/vec4 v0x7fe4faf98da0_0, 0, 32;
    %load/vec4 v0x7fe4faf98f00_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf98e50_0, 4, 1;
    %load/vec4 v0x7fe4faf98860_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf98a90_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf98e50_0, 4, 8;
    %load/vec4 v0x7fe4faf98da0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf98e50_0, 4, 23;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0x7fe4faf98e50_0, 0, 32;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7fe4faf8e9a0;
T_47 ;
    %wait E_0x7fe4faf8e3f0;
    %load/vec4 v0x7fe4faf902d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.0, 4;
    %load/vec4 v0x7fe4faf90000_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.2, 4;
    %load/vec4 v0x7fe4faf90000_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf8fea0_0, 0, 32;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x7fe4faf90000_0;
    %store/vec4 v0x7fe4faf8fea0_0, 0, 32;
T_47.3 ;
    %load/vec4 v0x7fe4faf8fea0_0;
    %store/vec4 v0x7fe4faf90230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8ff60_0, 4, 32;
    %load/vec4 v0x7fe4faf8fea0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf8ff60_0, 4, 32;
    %load/vec4 v0x7fe4faf8ff60_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fe4faf8ff60_0, 0, 64;
    %load/vec4 v0x7fe4faf8fea0_0;
    %store/vec4 v0x7fe4faf8ee60_0, 0, 32;
    %fork TD_test.alu.fConv.CLZ, S_0x7fe4faf8ebe0;
    %join;
    %load/vec4 v0x7fe4faf8ef10_0;
    %store/vec4 v0x7fe4faf90160_0, 0, 32;
    %load/vec4 v0x7fe4faf90160_0;
    %addi 9, 0, 32;
    %store/vec4 v0x7fe4faf90160_0, 0, 32;
    %load/vec4 v0x7fe4faf8ff60_0;
    %pushi/vec4 40, 0, 32;
    %load/vec4 v0x7fe4faf90160_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fe4faf8ff60_0, 0, 64;
    %load/vec4 v0x7fe4faf90000_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf90380_0, 4, 1;
    %pushi/vec4 127, 0, 32;
    %pushi/vec4 40, 0, 32;
    %load/vec4 v0x7fe4faf90160_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf90380_0, 4, 8;
    %load/vec4 v0x7fe4faf8ff60_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf90380_0, 4, 23;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0x7fe4faf90380_0, 0, 32;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fe4faf92630;
T_48 ;
    %wait E_0x7fe4faf91d80;
    %load/vec4 v0x7fe4faf94330_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.0, 4;
    %load/vec4 v0x7fe4faf93b40_0;
    %store/vec4 v0x7fe4faf939a0_0, 0, 32;
    %load/vec4 v0x7fe4faf93b40_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7fe4faf938f0_0, 0, 1;
    %fork TD_test.alu.fMul.UnpackFloat, S_0x7fe4faf935e0;
    %join;
    %load/vec4 v0x7fe4faf93850_0;
    %store/vec4 v0x7fe4faf93c90_0, 0, 32;
    %load/vec4 v0x7fe4faf93790_0;
    %store/vec4 v0x7fe4faf93bf0_0, 0, 8;
    %load/vec4 v0x7fe4faf93ee0_0;
    %store/vec4 v0x7fe4faf939a0_0, 0, 32;
    %load/vec4 v0x7fe4faf93ee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7fe4faf938f0_0, 0, 1;
    %fork TD_test.alu.fMul.UnpackFloat, S_0x7fe4faf935e0;
    %join;
    %load/vec4 v0x7fe4faf93850_0;
    %store/vec4 v0x7fe4faf94020_0, 0, 32;
    %load/vec4 v0x7fe4faf93790_0;
    %store/vec4 v0x7fe4faf93f80_0, 0, 8;
    %load/vec4 v0x7fe4faf93c90_0;
    %pad/u 64;
    %load/vec4 v0x7fe4faf94020_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7fe4faf945e0_0, 0, 64;
    %load/vec4 v0x7fe4faf945e0_0;
    %parti/s 32, 23, 6;
    %store/vec4 v0x7fe4faf93df0_0, 0, 32;
    %load/vec4 v0x7fe4faf93b40_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %load/vec4 v0x7fe4faf93ee0_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %xor;
    %store/vec4 v0x7fe4faf94480_0, 0, 2;
    %load/vec4 v0x7fe4faf93df0_0;
    %store/vec4 v0x7fe4faf92b00_0, 0, 32;
    %fork TD_test.alu.fMul.CLZ, S_0x7fe4faf92880;
    %join;
    %load/vec4 v0x7fe4faf92bb0_0;
    %store/vec4 v0x7fe4faf941e0_0, 0, 32;
    %load/vec4 v0x7fe4faf93df0_0;
    %store/vec4 v0x7fe4faf92ee0_0, 0, 32;
    %load/vec4 v0x7fe4faf941e0_0;
    %store/vec4 v0x7fe4faf92e30_0, 0, 32;
    %fork TD_test.alu.fMul.NormalizeMantissa, S_0x7fe4faf92c70;
    %join;
    %load/vec4 v0x7fe4faf92f90_0;
    %store/vec4 v0x7fe4faf93d40_0, 0, 32;
    %load/vec4 v0x7fe4faf93bf0_0;
    %pad/u 32;
    %load/vec4 v0x7fe4faf93f80_0;
    %pad/u 32;
    %add;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf941e0_0;
    %sub;
    %add;
    %subi 127, 0, 32;
    %pad/u 16;
    %store/vec4 v0x7fe4faf94530_0, 0, 16;
    %load/vec4 v0x7fe4faf94530_0;
    %pad/u 32;
    %store/vec4 v0x7fe4faf94290_0, 0, 32;
    %load/vec4 v0x7fe4faf94480_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf943d0_0, 4, 1;
    %load/vec4 v0x7fe4faf94530_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf943d0_0, 4, 8;
    %load/vec4 v0x7fe4faf93d40_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf943d0_0, 4, 23;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 3567, 0, 32;
    %store/vec4 v0x7fe4faf943d0_0, 0, 32;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7fe4faf94720;
T_49 ;
    %wait E_0x7fe4faf8cd00;
    %load/vec4 v0x7fe4faf96c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %load/vec4 v0x7fe4faf95c60_0;
    %store/vec4 v0x7fe4faf95ac0_0, 0, 32;
    %load/vec4 v0x7fe4faf95c60_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7fe4faf95a10_0, 0, 1;
    %fork TD_test.alu.fMulAdd.UnpackFloat, S_0x7fe4faf95700;
    %join;
    %load/vec4 v0x7fe4faf95970_0;
    %store/vec4 v0x7fe4faf95db0_0, 0, 32;
    %load/vec4 v0x7fe4faf958b0_0;
    %store/vec4 v0x7fe4faf95d10_0, 0, 8;
    %load/vec4 v0x7fe4faf963d0_0;
    %store/vec4 v0x7fe4faf95ac0_0, 0, 32;
    %load/vec4 v0x7fe4faf963d0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7fe4faf95a10_0, 0, 1;
    %fork TD_test.alu.fMulAdd.UnpackFloat, S_0x7fe4faf95700;
    %join;
    %load/vec4 v0x7fe4faf95970_0;
    %store/vec4 v0x7fe4faf96580_0, 0, 32;
    %load/vec4 v0x7fe4faf958b0_0;
    %store/vec4 v0x7fe4faf964f0_0, 0, 8;
    %load/vec4 v0x7fe4faf95db0_0;
    %pad/u 64;
    %load/vec4 v0x7fe4faf96580_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7fe4faf96e70_0, 0, 64;
    %load/vec4 v0x7fe4faf96e70_0;
    %parti/s 32, 23, 6;
    %store/vec4 v0x7fe4faf96000_0, 0, 32;
    %load/vec4 v0x7fe4faf96000_0;
    %store/vec4 v0x7fe4faf94c20_0, 0, 32;
    %fork TD_test.alu.fMulAdd.CLZ, S_0x7fe4faf949a0;
    %join;
    %load/vec4 v0x7fe4faf94cd0_0;
    %store/vec4 v0x7fe4faf95e60_0, 0, 32;
    %load/vec4 v0x7fe4faf96000_0;
    %store/vec4 v0x7fe4faf95000_0, 0, 32;
    %load/vec4 v0x7fe4faf95e60_0;
    %store/vec4 v0x7fe4faf94f50_0, 0, 32;
    %fork TD_test.alu.fMulAdd.NormalizeMantissa, S_0x7fe4faf94d90;
    %join;
    %load/vec4 v0x7fe4faf950b0_0;
    %store/vec4 v0x7fe4faf960b0_0, 0, 32;
    %load/vec4 v0x7fe4faf95d10_0;
    %pad/u 32;
    %load/vec4 v0x7fe4faf964f0_0;
    %pad/u 32;
    %add;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf95e60_0;
    %sub;
    %add;
    %subi 127, 0, 32;
    %pad/u 16;
    %store/vec4 v0x7fe4faf95f10_0, 0, 16;
    %load/vec4 v0x7fe4faf95c60_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %load/vec4 v0x7fe4faf963d0_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %xor;
    %store/vec4 v0x7fe4faf96160_0, 0, 2;
    %load/vec4 v0x7fe4faf96160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.2, 4;
    %load/vec4 v0x7fe4faf960b0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf960b0_0, 0, 32;
T_49.2 ;
    %load/vec4 v0x7fe4faf95f10_0;
    %load/vec4 v0x7fe4faf96770_0;
    %parti/s 8, 23, 6;
    %pad/u 16;
    %cmp/u;
    %jmp/0xz  T_49.4, 5;
    %load/vec4 v0x7fe4faf95f10_0;
    %pad/u 8;
    %store/vec4 v0x7fe4faf96210_0, 0, 8;
    %load/vec4 v0x7fe4faf960b0_0;
    %store/vec4 v0x7fe4faf96320_0, 0, 32;
    %load/vec4 v0x7fe4faf96770_0;
    %store/vec4 v0x7fe4faf95ac0_0, 0, 32;
    %load/vec4 v0x7fe4faf96770_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7fe4faf95a10_0, 0, 1;
    %fork TD_test.alu.fMulAdd.UnpackFloat, S_0x7fe4faf95700;
    %join;
    %load/vec4 v0x7fe4faf95970_0;
    %store/vec4 v0x7fe4faf966c0_0, 0, 32;
    %load/vec4 v0x7fe4faf958b0_0;
    %store/vec4 v0x7fe4faf96610_0, 0, 8;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v0x7fe4faf95f10_0;
    %pad/u 8;
    %store/vec4 v0x7fe4faf96610_0, 0, 8;
    %load/vec4 v0x7fe4faf960b0_0;
    %store/vec4 v0x7fe4faf966c0_0, 0, 32;
    %load/vec4 v0x7fe4faf96770_0;
    %store/vec4 v0x7fe4faf95ac0_0, 0, 32;
    %load/vec4 v0x7fe4faf96770_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7fe4faf95a10_0, 0, 1;
    %fork TD_test.alu.fMulAdd.UnpackFloat, S_0x7fe4faf95700;
    %join;
    %load/vec4 v0x7fe4faf95970_0;
    %store/vec4 v0x7fe4faf96320_0, 0, 32;
    %load/vec4 v0x7fe4faf958b0_0;
    %store/vec4 v0x7fe4faf96210_0, 0, 8;
T_49.5 ;
    %load/vec4 v0x7fe4faf96320_0;
    %store/vec4 v0x7fe4faf954a0_0, 0, 32;
    %load/vec4 v0x7fe4faf96610_0;
    %pad/u 32;
    %load/vec4 v0x7fe4faf96210_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7fe4faf95610_0, 0, 32;
    %fork TD_test.alu.fMulAdd.SignedShiftRight, S_0x7fe4faf95170;
    %join;
    %load/vec4 v0x7fe4faf95560_0;
    %store/vec4 v0x7fe4faf96d50_0, 0, 32;
    %load/vec4 v0x7fe4faf96d50_0;
    %load/vec4 v0x7fe4faf966c0_0;
    %add;
    %store/vec4 v0x7fe4faf96d50_0, 0, 32;
    %load/vec4 v0x7fe4faf96d50_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe4faf96de0_0, 0, 2;
    %load/vec4 v0x7fe4faf96d50_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4faf96d50_0, 0, 32;
    %jmp T_49.7;
T_49.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe4faf96de0_0, 0, 2;
T_49.7 ;
    %load/vec4 v0x7fe4faf96d50_0;
    %store/vec4 v0x7fe4faf94c20_0, 0, 32;
    %fork TD_test.alu.fMulAdd.CLZ, S_0x7fe4faf949a0;
    %join;
    %load/vec4 v0x7fe4faf94cd0_0;
    %store/vec4 v0x7fe4faf96cc0_0, 0, 32;
    %load/vec4 v0x7fe4faf96d50_0;
    %store/vec4 v0x7fe4faf95000_0, 0, 32;
    %load/vec4 v0x7fe4faf96cc0_0;
    %store/vec4 v0x7fe4faf94f50_0, 0, 32;
    %fork TD_test.alu.fMulAdd.NormalizeMantissa, S_0x7fe4faf94d90;
    %join;
    %load/vec4 v0x7fe4faf950b0_0;
    %store/vec4 v0x7fe4faf96f00_0, 0, 32;
    %load/vec4 v0x7fe4faf96de0_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf96f90_0, 4, 1;
    %load/vec4 v0x7fe4faf96610_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf96cc0_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf96f90_0, 4, 8;
    %load/vec4 v0x7fe4faf96f00_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf96f90_0, 4, 23;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 14610723, 0, 32;
    %store/vec4 v0x7fe4faf96f90_0, 0, 32;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x7fe4faf8cb50;
T_50 ;
    %wait E_0x7fe4faf8cdc0;
    %load/vec4 v0x7fe4faf8e710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v0x7fe4faf8e090_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7fe4faf8e2a0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_50.2, 5;
    %load/vec4 v0x7fe4faf8e090_0;
    %store/vec4 v0x7fe4faf8def0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf8de40_0, 0, 1;
    %fork TD_test.alu.fComp.UnpackFloat, S_0x7fe4faf8db30;
    %join;
    %load/vec4 v0x7fe4faf8dda0_0;
    %store/vec4 v0x7fe4faf8e1f0_0, 0, 32;
    %load/vec4 v0x7fe4faf8dce0_0;
    %store/vec4 v0x7fe4faf8e150_0, 0, 8;
    %load/vec4 v0x7fe4faf8e2a0_0;
    %store/vec4 v0x7fe4faf8def0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe4faf8de40_0, 0, 1;
    %fork TD_test.alu.fComp.UnpackFloat, S_0x7fe4faf8db30;
    %join;
    %load/vec4 v0x7fe4faf8dda0_0;
    %store/vec4 v0x7fe4faf8e440_0, 0, 32;
    %load/vec4 v0x7fe4faf8dce0_0;
    %store/vec4 v0x7fe4faf8e360_0, 0, 8;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x7fe4faf8e2a0_0;
    %store/vec4 v0x7fe4faf8def0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe4faf8de40_0, 0, 1;
    %fork TD_test.alu.fComp.UnpackFloat, S_0x7fe4faf8db30;
    %join;
    %load/vec4 v0x7fe4faf8dda0_0;
    %store/vec4 v0x7fe4faf8e1f0_0, 0, 32;
    %load/vec4 v0x7fe4faf8dce0_0;
    %store/vec4 v0x7fe4faf8e150_0, 0, 8;
    %load/vec4 v0x7fe4faf8e090_0;
    %store/vec4 v0x7fe4faf8def0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf8de40_0, 0, 1;
    %fork TD_test.alu.fComp.UnpackFloat, S_0x7fe4faf8db30;
    %join;
    %load/vec4 v0x7fe4faf8dda0_0;
    %store/vec4 v0x7fe4faf8e440_0, 0, 32;
    %load/vec4 v0x7fe4faf8dce0_0;
    %store/vec4 v0x7fe4faf8e360_0, 0, 8;
T_50.3 ;
    %load/vec4 v0x7fe4faf8e1f0_0;
    %store/vec4 v0x7fe4faf8d8d0_0, 0, 32;
    %load/vec4 v0x7fe4faf8e360_0;
    %pad/u 32;
    %load/vec4 v0x7fe4faf8e150_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7fe4faf8da40_0, 0, 32;
    %fork TD_test.alu.fComp.SignedShiftRight, S_0x7fe4faf8d5a0;
    %join;
    %load/vec4 v0x7fe4faf8d990_0;
    %store/vec4 v0x7fe4faf8e8b0_0, 0, 32;
    %load/vec4 v0x7fe4faf8e8b0_0;
    %load/vec4 v0x7fe4faf8e440_0;
    %add;
    %store/vec4 v0x7fe4faf8e8b0_0, 0, 32;
    %load/vec4 v0x7fe4faf8e8b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.4, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe4faf8e820_0, 0, 2;
    %jmp T_50.5;
T_50.4 ;
    %load/vec4 v0x7fe4faf8e8b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_50.6, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe4faf8e820_0, 0, 2;
    %jmp T_50.7;
T_50.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe4faf8e820_0, 0, 2;
T_50.7 ;
T_50.5 ;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x7fe4faf904b0;
T_51 ;
    %wait E_0x7fe4faf90770;
    %load/vec4 v0x7fe4faf92240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_51.0, 4;
    %load/vec4 v0x7fe4faf91a20_0;
    %store/vec4 v0x7fe4faf91880_0, 0, 32;
    %load/vec4 v0x7fe4faf91a20_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7fe4faf917d0_0, 0, 1;
    %fork TD_test.alu.fDiv.UnpackFloat, S_0x7fe4faf914c0;
    %join;
    %load/vec4 v0x7fe4faf91730_0;
    %store/vec4 v0x7fe4faf91ba0_0, 0, 32;
    %load/vec4 v0x7fe4faf91670_0;
    %store/vec4 v0x7fe4faf91b10_0, 0, 8;
    %load/vec4 v0x7fe4faf91de0_0;
    %store/vec4 v0x7fe4faf91880_0, 0, 32;
    %load/vec4 v0x7fe4faf91de0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7fe4faf917d0_0, 0, 1;
    %fork TD_test.alu.fDiv.UnpackFloat, S_0x7fe4faf914c0;
    %join;
    %load/vec4 v0x7fe4faf91730_0;
    %store/vec4 v0x7fe4faf91f50_0, 0, 32;
    %load/vec4 v0x7fe4faf91670_0;
    %store/vec4 v0x7fe4faf91ec0_0, 0, 8;
    %load/vec4 v0x7fe4faf91ba0_0;
    %pad/u 64;
    %store/vec4 v0x7fe4faf924f0_0, 0, 64;
    %load/vec4 v0x7fe4faf924f0_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fe4faf924f0_0, 0, 64;
    %load/vec4 v0x7fe4faf924f0_0;
    %load/vec4 v0x7fe4faf91f50_0;
    %pad/u 64;
    %div;
    %pad/u 32;
    %store/vec4 v0x7fe4faf91cf0_0, 0, 32;
    %load/vec4 v0x7fe4faf91a20_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %load/vec4 v0x7fe4faf91de0_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %xor;
    %store/vec4 v0x7fe4faf92390_0, 0, 2;
    %load/vec4 v0x7fe4faf91cf0_0;
    %store/vec4 v0x7fe4faf90a20_0, 0, 32;
    %fork TD_test.alu.fDiv.CLZ, S_0x7fe4faf907a0;
    %join;
    %load/vec4 v0x7fe4faf90ac0_0;
    %store/vec4 v0x7fe4faf92110_0, 0, 32;
    %load/vec4 v0x7fe4faf91cf0_0;
    %store/vec4 v0x7fe4faf90dc0_0, 0, 32;
    %load/vec4 v0x7fe4faf92110_0;
    %store/vec4 v0x7fe4faf90d10_0, 0, 32;
    %fork TD_test.alu.fDiv.NormalizeMantissa, S_0x7fe4faf90b50;
    %join;
    %load/vec4 v0x7fe4faf90e70_0;
    %store/vec4 v0x7fe4faf91c40_0, 0, 32;
    %load/vec4 v0x7fe4faf91b10_0;
    %pad/u 32;
    %load/vec4 v0x7fe4faf91ec0_0;
    %pad/u 32;
    %sub;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fe4faf92110_0;
    %sub;
    %add;
    %addi 127, 0, 32;
    %pad/u 16;
    %store/vec4 v0x7fe4faf92440_0, 0, 16;
    %load/vec4 v0x7fe4faf92440_0;
    %pad/u 32;
    %store/vec4 v0x7fe4faf921a0_0, 0, 32;
    %load/vec4 v0x7fe4faf92390_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf922e0_0, 4, 1;
    %load/vec4 v0x7fe4faf92440_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf922e0_0, 4, 8;
    %load/vec4 v0x7fe4faf91c40_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe4faf922e0_0, 4, 23;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x7fe4faf6b710;
T_52 ;
    %wait E_0x7fe4faf77310;
    %load/vec4 v0x7fe4faf9a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe4faf99660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe4faf99780_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fe4faf99810_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7fe4faf99db0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe4faf996f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4faf9a1c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fe4faf994b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4faf99170_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x7fe4faf996f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_52.8, 6;
    %jmp T_52.9;
T_52.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4faf9a1c0_0, 0;
    %load/vec4 v0x7fe4faf99660_0;
    %assign/vec4 v0x7fe4faf99e60_0, 0;
    %pushi/vec4 195948557, 0, 32;
    %assign/vec4 v0x7fe4faf99810_0, 0;
    %load/vec4 v0x7fe4faf99660_0;
    %pad/u 24;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf99210_0, 4, 5;
    %load/vec4 v0x7fe4faf996f0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf99210_0, 4, 5;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fe4faf994b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4faf99170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fe4faf996f0_0, 0;
    %jmp T_52.9;
T_52.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4faf9a1c0_0, 0;
    %load/vec4 v0x7fe4faf9a120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v0x7fe4faf99f10_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fe4faf99780_0, 0;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x7fe4faf99f10_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_52.12, 8;
    %load/vec4 v0x7fe4faf99f10_0;
    %parti/s 8, 8, 5;
    %subi 64, 0, 8;
    %jmp/1 T_52.13, 8;
T_52.12 ; End of true expr.
    %load/vec4 v0x7fe4faf99f10_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fe4faf99db0_0;
    %add;
    %jmp/0 T_52.13, 8;
 ; End of false expr.
    %blend;
T_52.13;
    %assign/vec4 v0x7fe4faf9a270_0, 0;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x7fe4faf99f10_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_52.14, 8;
    %load/vec4 v0x7fe4faf99f10_0;
    %parti/s 8, 16, 6;
    %subi 64, 0, 8;
    %jmp/1 T_52.15, 8;
T_52.14 ; End of true expr.
    %load/vec4 v0x7fe4faf99f10_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fe4faf99db0_0;
    %add;
    %jmp/0 T_52.15, 8;
 ; End of false expr.
    %blend;
T_52.15;
    %assign/vec4 v0x7fe4faf9a320_0, 0;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x7fe4faf99f10_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_52.16, 8;
    %load/vec4 v0x7fe4faf99f10_0;
    %parti/s 8, 24, 6;
    %subi 64, 0, 8;
    %jmp/1 T_52.17, 8;
T_52.16 ; End of true expr.
    %load/vec4 v0x7fe4faf99f10_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fe4faf99db0_0;
    %add;
    %jmp/0 T_52.17, 8;
 ; End of false expr.
    %blend;
T_52.17;
    %assign/vec4 v0x7fe4faf9a3d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fe4faf996f0_0, 0;
T_52.10 ;
    %load/vec4 v0x7fe4faf99f10_0;
    %parti/s 24, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf99210_0, 4, 5;
    %load/vec4 v0x7fe4faf996f0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf99210_0, 4, 5;
    %jmp T_52.9;
T_52.4 ;
    %ix/getv 4, v0x7fe4faf9a270_0;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a480, 0, 4;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_52.18, 4;
    %load/vec4 v0x7fe4faf9a270_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a480, 0, 4;
    %load/vec4 v0x7fe4faf9a270_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a480, 0, 4;
    %load/vec4 v0x7fe4faf9a270_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a480, 0, 4;
T_52.18 ;
    %ix/getv 4, v0x7fe4faf9a320_0;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf99990, 0, 4;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_52.20, 4;
    %load/vec4 v0x7fe4faf9a320_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf99990, 0, 4;
    %load/vec4 v0x7fe4faf9a320_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf99990, 0, 4;
    %load/vec4 v0x7fe4faf9a320_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf99990, 0, 4;
T_52.20 ;
    %ix/getv 4, v0x7fe4faf9a3d0_0;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a790, 0, 4;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_52.22, 4;
    %load/vec4 v0x7fe4faf9a3d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a790, 0, 4;
    %load/vec4 v0x7fe4faf9a3d0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a790, 0, 4;
    %load/vec4 v0x7fe4faf9a3d0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a790, 0, 4;
T_52.22 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_52.24, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf994b0_0, 4, 5;
T_52.24 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_52.26, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf994b0_0, 4, 5;
T_52.26 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 26, 0, 32;
    %jmp/0xz  T_52.28, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf994b0_0, 4, 5;
T_52.28 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_52.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf994b0_0, 4, 5;
T_52.30 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 29, 0, 32;
    %jmp/0xz  T_52.32, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf994b0_0, 4, 5;
T_52.32 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_52.34, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf994b0_0, 4, 5;
T_52.34 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_52.36, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf994b0_0, 4, 5;
T_52.36 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %jmp/0xz  T_52.38, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf994b0_0, 4, 5;
T_52.38 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.40, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4faf99170_0, 0;
T_52.40 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4faf99170_0, 0;
T_52.42 ;
    %load/vec4 v0x7fe4faf99780_0;
    %store/vec4 v0x7fe4faf84430_0, 0, 8;
    %fork TD_test.alu.Is8ByteOpcode, S_0x7fe4faf66430;
    %join;
    %load/vec4  v0x7fe4faf6be30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.44, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4faf9a1c0_0, 0;
    %load/vec4 v0x7fe4faf99660_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fe4faf99e60_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fe4faf996f0_0, 0;
    %jmp T_52.45;
T_52.44 ;
    %load/vec4 v0x7fe4faf99780_0;
    %store/vec4 v0x7fe4faf84730_0, 0, 8;
    %fork TD_test.alu.IsRAMOpcode, S_0x7fe4faf844d0;
    %join;
    %load/vec4  v0x7fe4faf84680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.46, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fe4faf996f0_0, 0;
    %jmp T_52.47;
T_52.46 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fe4faf996f0_0, 0;
T_52.47 ;
T_52.45 ;
    %load/vec4 v0x7fe4faf9a270_0;
    %pad/u 24;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf99210_0, 4, 5;
    %load/vec4 v0x7fe4faf996f0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf99210_0, 4, 5;
    %jmp T_52.9;
T_52.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4faf9a1c0_0, 0;
    %load/vec4 v0x7fe4faf9a120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.48, 4;
    %load/vec4 v0x7fe4faf99f10_0;
    %assign/vec4 v0x7fe4faf99810_0, 0;
    %load/vec4 v0x7fe4faf99780_0;
    %store/vec4 v0x7fe4faf84730_0, 0, 8;
    %fork TD_test.alu.IsRAMOpcode, S_0x7fe4faf844d0;
    %join;
    %load/vec4  v0x7fe4faf84680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.50, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fe4faf996f0_0, 0;
    %jmp T_52.51;
T_52.50 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fe4faf996f0_0, 0;
T_52.51 ;
T_52.48 ;
    %load/vec4 v0x7fe4faf99f10_0;
    %pad/u 24;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf99210_0, 4, 5;
    %load/vec4 v0x7fe4faf996f0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf99210_0, 4, 5;
    %jmp T_52.9;
T_52.6 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_52.52, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4faf9a1c0_0, 0;
    %load/vec4 v0x7fe4faf99810_0;
    %assign/vec4 v0x7fe4faf99e60_0, 0;
T_52.52 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_52.54, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4faf9a1c0_0, 0;
    %load/vec4 v0x7fe4faf99810_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf99990, 4;
    %add;
    %assign/vec4 v0x7fe4faf99e60_0, 0;
T_52.54 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_52.56, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4faf9a1c0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf99990, 4;
    %assign/vec4 v0x7fe4faf99e60_0, 0;
T_52.56 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_52.58, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4faf9a1c0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %subi 4, 0, 32;
    %assign/vec4 v0x7fe4faf99e60_0, 0;
T_52.58 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_52.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4faf9aa50_0, 0;
    %load/vec4 v0x7fe4faf99810_0;
    %assign/vec4 v0x7fe4faf99e60_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf99990, 4;
    %assign/vec4 v0x7fe4faf99fc0_0, 0;
T_52.60 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_52.62, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4faf9aa50_0, 0;
    %load/vec4 v0x7fe4faf99810_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a480, 4;
    %add;
    %assign/vec4 v0x7fe4faf99e60_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf99990, 4;
    %assign/vec4 v0x7fe4faf99fc0_0, 0;
T_52.62 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_52.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4faf9aa50_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %assign/vec4 v0x7fe4faf99e60_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a480, 4;
    %assign/vec4 v0x7fe4faf99fc0_0, 0;
T_52.64 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_52.66, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4faf9aa50_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %assign/vec4 v0x7fe4faf99e60_0, 0;
    %load/vec4 v0x7fe4faf99660_0;
    %assign/vec4 v0x7fe4faf99fc0_0, 0;
T_52.66 ;
    %load/vec4 v0x7fe4faf99810_0;
    %pad/u 24;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf99210_0, 4, 5;
    %load/vec4 v0x7fe4faf996f0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf99210_0, 4, 5;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fe4faf996f0_0, 0;
    %jmp T_52.9;
T_52.7 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_52.68, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4faf9a1c0_0, 0;
    %load/vec4 v0x7fe4faf9a120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.70, 8;
    %load/vec4 v0x7fe4faf99f10_0;
    %assign/vec4 v0x7fe4faf9a070_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fe4faf996f0_0, 0;
T_52.70 ;
    %jmp T_52.69;
T_52.68 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_52.72, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4faf9aa50_0, 0;
    %load/vec4 v0x7fe4faf9a9c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.74, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fe4faf996f0_0, 0;
T_52.74 ;
    %jmp T_52.73;
T_52.72 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fe4faf996f0_0, 0;
T_52.73 ;
T_52.69 ;
    %load/vec4 v0x7fe4faf99f10_0;
    %parti/s 24, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf99210_0, 4, 5;
    %load/vec4 v0x7fe4faf996f0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf99210_0, 4, 5;
    %jmp T_52.9;
T_52.8 ;
    %load/vec4 v0x7fe4faf99780_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_52.76, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_52.77, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_52.78, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_52.79, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_52.80, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_52.81, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_52.82, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_52.83, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_52.84, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_52.85, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_52.86, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_52.87, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_52.88, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_52.89, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_52.90, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_52.91, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_52.92, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_52.93, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_52.94, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 8;
    %cmp/u;
    %jmp/1 T_52.95, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 8;
    %cmp/u;
    %jmp/1 T_52.96, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 8;
    %cmp/u;
    %jmp/1 T_52.97, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_52.98, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 8;
    %cmp/u;
    %jmp/1 T_52.99, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 8;
    %cmp/u;
    %jmp/1 T_52.100, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 8;
    %cmp/u;
    %jmp/1 T_52.101, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_52.102, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_52.103, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_52.104, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_52.105, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_52.106, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_52.107, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_52.108, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_52.109, 6;
    %vpi_call 3 477 "$display", "Unknown instruction %h", v0x7fe4faf99780_0 {0 0 0};
    %jmp T_52.111;
T_52.76 ;
    %load/vec4 v0x7fe4faf99810_0;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.77 ;
    %load/vec4 v0x7fe4faf9a070_0;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.78 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf99990, 4;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.79 ;
    %load/vec4 v0x7fe4faf9a070_0;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.80 ;
    %load/vec4 v0x7fe4faf9a070_0;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.81 ;
    %jmp T_52.111;
T_52.82 ;
    %jmp T_52.111;
T_52.83 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.84 ;
    %load/vec4 v0x7fe4faf9a070_0;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %subi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.85 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a480, 4;
    %assign/vec4 v0x7fe4faf99660_0, 0;
    %jmp T_52.111;
T_52.86 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %subi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %load/vec4 v0x7fe4faf9a070_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fe4faf99660_0, 0;
    %jmp T_52.111;
T_52.87 ;
    %load/vec4 v0x7fe4faf99660_0;
    %load/vec4 v0x7fe4faf99db0_0;
    %pad/u 33;
    %load/vec4 v0x7fe4faf99810_0;
    %pad/u 33;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %load/vec4 v0x7fe4faf99810_0;
    %load/vec4 v0x7fe4faf99db0_0;
    %pad/u 34;
    %load/vec4 v0x7fe4faf99810_0;
    %pad/u 34;
    %add;
    %addi 1, 0, 34;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %load/vec4 v0x7fe4faf99db0_0;
    %pad/u 32;
    %load/vec4 v0x7fe4faf99810_0;
    %add;
    %addi 2, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x7fe4faf99db0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a480, 4;
    %assign/vec4 v0x7fe4faf99660_0, 0;
    %jmp T_52.111;
T_52.88 ;
    %load/vec4 v0x7fe4faf99db0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %addi 8, 0, 32;
    %assign/vec4 v0x7fe4faf99660_0, 0;
    %load/vec4 v0x7fe4faf99db0_0;
    %pad/u 32;
    %load/vec4 v0x7fe4faf99db0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %addi 2, 0, 32;
    %sub;
    %pad/u 8;
    %assign/vec4 v0x7fe4faf99db0_0, 0;
    %jmp T_52.111;
T_52.89 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a480, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf99990, 4;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_52.112, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_52.113, 8;
T_52.112 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_52.113, 8;
 ; End of false expr.
    %blend;
T_52.113;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a480, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf99990, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_52.114, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_52.115, 8;
T_52.114 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_52.115, 8;
 ; End of false expr.
    %blend;
T_52.115;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf99990, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a480, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_52.116, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_52.117, 8;
T_52.116 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_52.117, 8;
 ; End of false expr.
    %blend;
T_52.117;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 4, 5;
    %jmp T_52.111;
T_52.90 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a480, 4;
    %load/vec4 v0x7fe4faf99810_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_52.118, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_52.119, 8;
T_52.118 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_52.119, 8;
 ; End of false expr.
    %blend;
T_52.119;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a480, 4;
    %load/vec4 v0x7fe4faf99810_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_52.120, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_52.121, 8;
T_52.120 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_52.121, 8;
 ; End of false expr.
    %blend;
T_52.121;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 4, 5;
    %load/vec4 v0x7fe4faf99810_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a480, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_52.122, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_52.123, 8;
T_52.122 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_52.123, 8;
 ; End of false expr.
    %blend;
T_52.123;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 4, 5;
    %jmp T_52.111;
T_52.91 ;
    %load/vec4 v0x7fe4faf99810_0;
    %assign/vec4 v0x7fe4faf99660_0, 0;
    %jmp T_52.111;
T_52.92 ;
    %jmp T_52.111;
T_52.93 ;
    %jmp T_52.111;
T_52.94 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf992a0, 4;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.95 ;
    %load/vec4 v0x7fe4faf99540_0;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.96 ;
    %load/vec4 v0x7fe4fac14130_0;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.97 ;
    %load/vec4 v0x7fe4fac1a8b0_0;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.98 ;
    %load/vec4 v0x7fe4fac12590_0;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.99 ;
    %load/vec4 v0x7fe4fac1ac80_0;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.100 ;
    %load/vec4 v0x7fe4faf993e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_52.124, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf99990, 4;
    %jmp/1 T_52.125, 8;
T_52.124 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a480, 4;
    %jmp/0 T_52.125, 8;
 ; End of false expr.
    %blend;
T_52.125;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.101 ;
    %load/vec4 v0x7fe4faf993e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_52.126, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf99990, 4;
    %jmp/1 T_52.127, 8;
T_52.126 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a480, 4;
    %jmp/0 T_52.127, 8;
 ; End of false expr.
    %blend;
T_52.127;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.102 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf992a0, 4;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf992a0, 4;
    %load/vec4 v0x7fe4faf9a270_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf992a0, 4;
    %load/vec4 v0x7fe4faf9a270_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf992a0, 4;
    %load/vec4 v0x7fe4faf9a270_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.103 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf99990, 4;
    %load/vec4 v0x7fe4faf99810_0;
    %add;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.104 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf99990, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a790, 4;
    %add;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.105 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a480, 4;
    %addi 1, 0, 32;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.106 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a480, 4;
    %subi 1, 0, 32;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.107 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf9a480, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe4faf99990, 4;
    %load/vec4 v0x7fe4faf99810_0;
    %mul;
    %add;
    %ix/getv 3, v0x7fe4faf9a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9a8a0, 0, 4;
    %jmp T_52.111;
T_52.108 ;
    %vpi_call 3 471 "$display", "DebugOut %h", &A<v0x7fe4faf9a480, 0> {0 0 0};
    %jmp T_52.111;
T_52.109 ;
    %jmp T_52.111;
T_52.111 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe4faf9a270_0;
    %pad/u 24;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf99210_0, 4, 5;
    %load/vec4 v0x7fe4faf996f0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf99210_0, 4, 5;
    %load/vec4 v0x7fe4faf99170_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_52.128, 4;
    %load/vec4 v0x7fe4faf99810_0;
    %assign/vec4 v0x7fe4faf99660_0, 0;
    %jmp T_52.129;
T_52.128 ;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %pushi/vec4 17, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %pushi/vec4 18, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fe4faf99780_0;
    %pad/u 32;
    %pushi/vec4 34, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.130, 8;
    %load/vec4 v0x7fe4faf99780_0;
    %store/vec4 v0x7fe4faf84430_0, 0, 8;
    %fork TD_test.alu.Is8ByteOpcode, S_0x7fe4faf66430;
    %join;
    %load/vec4  v0x7fe4faf6be30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.132, 4;
    %load/vec4 v0x7fe4faf99660_0;
    %addi 8, 0, 32;
    %assign/vec4 v0x7fe4faf99660_0, 0;
    %jmp T_52.133;
T_52.132 ;
    %load/vec4 v0x7fe4faf99660_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fe4faf99660_0, 0;
T_52.133 ;
T_52.130 ;
T_52.129 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe4faf996f0_0, 0;
    %jmp T_52.9;
T_52.9 ;
    %pop/vec4 1;
    %ix/getv 4, v0x7fe4faf99db0_0;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %assign/vec4 v0x7fe4faf998a0_0, 0;
    %load/vec4 v0x7fe4faf99db0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %assign/vec4 v0x7fe4faf99a40_0, 0;
    %load/vec4 v0x7fe4faf99db0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %assign/vec4 v0x7fe4faf99af0_0, 0;
    %load/vec4 v0x7fe4faf99db0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %assign/vec4 v0x7fe4faf99ba0_0, 0;
    %load/vec4 v0x7fe4faf99db0_0;
    %pad/u 33;
    %addi 4, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %assign/vec4 v0x7fe4faf99c50_0, 0;
    %load/vec4 v0x7fe4faf99db0_0;
    %pad/u 33;
    %addi 5, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9a8a0, 4;
    %assign/vec4 v0x7fe4faf99d00_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x7fe4faf653f0;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf9bac0_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0x7fe4faf653f0;
T_54 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe4faf9bac0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf9bac0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x7fe4faf653f0;
T_55 ;
    %vpi_func 2 19 "$value$plusargs" 32, "ROMFILE=%s", v0x7fe4faf9bb50_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x7fe4faf9adf0_0, 0, 1;
    %vpi_call 2 20 "$readmemh", v0x7fe4faf9bb50_0, v0x7fe4faf9ae80, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_55;
    .scope S_0x7fe4faf653f0;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4faf9acb0_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0x7fe4faf653f0;
T_57 ;
    %delay 5, 0;
    %load/vec4 v0x7fe4faf9acb0_0;
    %nor/r;
    %store/vec4 v0x7fe4faf9acb0_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_0x7fe4faf653f0;
T_58 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe4faf9afa0_0, 0, 8;
    %end;
    .thread T_58;
    .scope S_0x7fe4faf653f0;
T_59 ;
    %wait E_0x7fe4faf725c0;
    %load/vec4 v0x7fe4faf9afa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_59.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4faf9b910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4faf9bbe0_0, 0;
    %load/vec4 v0x7fe4faf9b9a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_59.2, 4;
    %load/vec4 v0x7fe4faf9b600_0;
    %assign/vec4 v0x7fe4faf9ba30_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fe4faf9afa0_0, 0;
T_59.2 ;
    %load/vec4 v0x7fe4faf9bca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_59.4, 4;
    %load/vec4 v0x7fe4faf9b600_0;
    %assign/vec4 v0x7fe4faf9ba30_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7fe4faf9afa0_0, 0;
T_59.4 ;
T_59.0 ;
    %load/vec4 v0x7fe4faf9afa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_59.6, 4;
    %ix/getv 4, v0x7fe4faf9ba30_0;
    %load/vec4a v0x7fe4faf9ae80, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf9b760_0, 4, 5;
    %load/vec4 v0x7fe4faf9ba30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9ae80, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf9b760_0, 4, 5;
    %load/vec4 v0x7fe4faf9ba30_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9ae80, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf9b760_0, 4, 5;
    %load/vec4 v0x7fe4faf9ba30_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe4faf9ae80, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe4faf9b760_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4faf9b910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe4faf9afa0_0, 0;
T_59.6 ;
    %load/vec4 v0x7fe4faf9afa0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_59.8, 4;
    %load/vec4 v0x7fe4faf9b6b0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7fe4faf9ba30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9ae80, 0, 4;
    %load/vec4 v0x7fe4faf9b6b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fe4faf9ba30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9ae80, 0, 4;
    %load/vec4 v0x7fe4faf9b6b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fe4faf9ba30_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9ae80, 0, 4;
    %load/vec4 v0x7fe4faf9b6b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fe4faf9ba30_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4faf9ae80, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4faf9bbe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe4faf9afa0_0, 0;
T_59.8 ;
    %jmp T_59;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "ALU.v";
    "./../PhaethonISA/Generated/PhaethonOpCode.v";
    "FloatingAdd.v";
    "./FloatingHelper.v";
    "FloatingCompare.v";
    "FloatingFromInt.v";
    "FloatingDivide.v";
    "FloatingMultiply.v";
    "FloatingMultiplyAdd.v";
