<stg><name>encoder0_c1</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="64">
<![CDATA[
entry:4 %padded = alloca i64 1

]]></Node>
<StgValue><ssdm name="padded"/><MemPortTyVec>2 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="18" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %padded_addr = getelementptr i16 %padded, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="padded_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="16" op_1_bw="18">
<![CDATA[
entry:6 %store_ln32 = store i16 0, i18 %padded_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %input_read, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="63">
<![CDATA[
entry:8 %sext_ln35 = sext i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %gmem_in_addr = getelementptr i16 %gmem_in, i64 %sext_ln35

]]></Node>
<StgValue><ssdm name="gmem_in_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_in_addr, i32 150528

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_in_addr, i32 150528

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_in_addr, i32 150528

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_in_addr, i32 150528

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_in_addr, i32 150528

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="30" st_id="6" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_in_addr, i32 150528

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="31" st_id="7" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_in_addr, i32 150528

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="32" st_id="8" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_in_addr, i32 150528

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="33" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:11 %call_ln35 = call void @encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3, i16 %gmem_in, i63 %trunc_ln, i16 %padded

]]></Node>
<StgValue><ssdm name="call_ln35"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="34" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r

]]></Node>
<StgValue><ssdm name="output_read"/></StgValue>
</operation>

<operation id="35" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:11 %call_ln35 = call void @encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3, i16 %gmem_in, i63 %trunc_ln, i16 %padded

]]></Node>
<StgValue><ssdm name="call_ln35"/></StgValue>
</operation>

<operation id="36" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %output_read, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="37" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="63">
<![CDATA[
entry:13 %sext_ln48 = sext i63 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="38" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %gmem_out_addr = getelementptr i16 %gmem_out, i64 %sext_ln48

]]></Node>
<StgValue><ssdm name="gmem_out_addr"/></StgValue>
</operation>

<operation id="39" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:15 %empty_48 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i64 %gmem_out_addr, i32 401408

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="40" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:16 %call_ln48 = call void @encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5, i16 %gmem_out, i63 %trunc_ln1, i16 %padded

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="41" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:16 %call_ln48 = call void @encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5, i16 %gmem_out, i63 %trunc_ln1, i16 %padded

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="42" st_id="13" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:17 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_out_addr

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="43" st_id="14" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:17 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_out_addr

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="44" st_id="15" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:17 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_out_addr

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="45" st_id="16" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:17 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_out_addr

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="46" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 401408, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 150528, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="17" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:17 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_out_addr

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="49" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
entry:18 %ret_ln84 = ret

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="gmem_in" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem_in"/></StgValue>
</port>
<port id="67" name="input_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r"/></StgValue>
</port>
<port id="68" name="gmem_out" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem_out"/></StgValue>
</port>
<port id="69" name="output_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="_ssdm_op_Read.ap_auto.i64" to="input_read" fromId="70" toId="18">
</dataflow>
<dataflow id="72" from="input_r" to="input_read" fromId="67" toId="18">
</dataflow>
<dataflow id="74" from="StgValue_73" to="padded" fromId="73" toId="19">
</dataflow>
<dataflow id="75" from="padded" to="padded_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="77" from="StgValue_76" to="padded_addr" fromId="76" toId="20">
</dataflow>
<dataflow id="78" from="StgValue_76" to="padded_addr" fromId="76" toId="20">
</dataflow>
<dataflow id="80" from="StgValue_79" to="store_ln32" fromId="79" toId="21">
</dataflow>
<dataflow id="81" from="padded_addr" to="store_ln32" fromId="20" toId="21">
</dataflow>
<dataflow id="83" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="trunc_ln" fromId="82" toId="22">
</dataflow>
<dataflow id="84" from="input_read" to="trunc_ln" fromId="18" toId="22">
</dataflow>
<dataflow id="86" from="StgValue_85" to="trunc_ln" fromId="85" toId="22">
</dataflow>
<dataflow id="88" from="StgValue_87" to="trunc_ln" fromId="87" toId="22">
</dataflow>
<dataflow id="89" from="trunc_ln" to="sext_ln35" fromId="22" toId="23">
</dataflow>
<dataflow id="90" from="gmem_in" to="gmem_in_addr" fromId="66" toId="24">
</dataflow>
<dataflow id="91" from="sext_ln35" to="gmem_in_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="93" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="92" toId="25">
</dataflow>
<dataflow id="94" from="gmem_in_addr" to="empty" fromId="24" toId="25">
</dataflow>
<dataflow id="96" from="StgValue_95" to="empty" fromId="95" toId="25">
</dataflow>
<dataflow id="97" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="92" toId="26">
</dataflow>
<dataflow id="98" from="gmem_in_addr" to="empty" fromId="24" toId="26">
</dataflow>
<dataflow id="99" from="StgValue_95" to="empty" fromId="95" toId="26">
</dataflow>
<dataflow id="100" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="92" toId="27">
</dataflow>
<dataflow id="101" from="gmem_in_addr" to="empty" fromId="24" toId="27">
</dataflow>
<dataflow id="102" from="StgValue_95" to="empty" fromId="95" toId="27">
</dataflow>
<dataflow id="103" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="92" toId="28">
</dataflow>
<dataflow id="104" from="gmem_in_addr" to="empty" fromId="24" toId="28">
</dataflow>
<dataflow id="105" from="StgValue_95" to="empty" fromId="95" toId="28">
</dataflow>
<dataflow id="106" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="92" toId="29">
</dataflow>
<dataflow id="107" from="gmem_in_addr" to="empty" fromId="24" toId="29">
</dataflow>
<dataflow id="108" from="StgValue_95" to="empty" fromId="95" toId="29">
</dataflow>
<dataflow id="109" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="92" toId="30">
</dataflow>
<dataflow id="110" from="gmem_in_addr" to="empty" fromId="24" toId="30">
</dataflow>
<dataflow id="111" from="StgValue_95" to="empty" fromId="95" toId="30">
</dataflow>
<dataflow id="112" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="92" toId="31">
</dataflow>
<dataflow id="113" from="gmem_in_addr" to="empty" fromId="24" toId="31">
</dataflow>
<dataflow id="114" from="StgValue_95" to="empty" fromId="95" toId="31">
</dataflow>
<dataflow id="115" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="92" toId="32">
</dataflow>
<dataflow id="116" from="gmem_in_addr" to="empty" fromId="24" toId="32">
</dataflow>
<dataflow id="117" from="StgValue_95" to="empty" fromId="95" toId="32">
</dataflow>
<dataflow id="119" from="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" to="call_ln35" fromId="118" toId="33">
</dataflow>
<dataflow id="120" from="gmem_in" to="call_ln35" fromId="66" toId="33">
</dataflow>
<dataflow id="121" from="trunc_ln" to="call_ln35" fromId="22" toId="33">
</dataflow>
<dataflow id="122" from="padded" to="call_ln35" fromId="19" toId="33">
</dataflow>
<dataflow id="123" from="_ssdm_op_Read.ap_auto.i64" to="output_read" fromId="70" toId="34">
</dataflow>
<dataflow id="124" from="output_r" to="output_read" fromId="69" toId="34">
</dataflow>
<dataflow id="125" from="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" to="call_ln35" fromId="118" toId="35">
</dataflow>
<dataflow id="126" from="gmem_in" to="call_ln35" fromId="66" toId="35">
</dataflow>
<dataflow id="127" from="trunc_ln" to="call_ln35" fromId="22" toId="35">
</dataflow>
<dataflow id="128" from="padded" to="call_ln35" fromId="19" toId="35">
</dataflow>
<dataflow id="129" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="trunc_ln1" fromId="82" toId="36">
</dataflow>
<dataflow id="130" from="output_read" to="trunc_ln1" fromId="34" toId="36">
</dataflow>
<dataflow id="131" from="StgValue_85" to="trunc_ln1" fromId="85" toId="36">
</dataflow>
<dataflow id="132" from="StgValue_87" to="trunc_ln1" fromId="87" toId="36">
</dataflow>
<dataflow id="133" from="trunc_ln1" to="sext_ln48" fromId="36" toId="37">
</dataflow>
<dataflow id="134" from="gmem_out" to="gmem_out_addr" fromId="68" toId="38">
</dataflow>
<dataflow id="135" from="sext_ln48" to="gmem_out_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="137" from="_ssdm_op_WriteReq.m_axi.p1i16" to="empty_48" fromId="136" toId="39">
</dataflow>
<dataflow id="138" from="gmem_out_addr" to="empty_48" fromId="38" toId="39">
</dataflow>
<dataflow id="140" from="StgValue_139" to="empty_48" fromId="139" toId="39">
</dataflow>
<dataflow id="142" from="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" to="call_ln48" fromId="141" toId="40">
</dataflow>
<dataflow id="143" from="gmem_out" to="call_ln48" fromId="68" toId="40">
</dataflow>
<dataflow id="144" from="trunc_ln1" to="call_ln48" fromId="36" toId="40">
</dataflow>
<dataflow id="145" from="padded" to="call_ln48" fromId="19" toId="40">
</dataflow>
<dataflow id="146" from="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" to="call_ln48" fromId="141" toId="41">
</dataflow>
<dataflow id="147" from="gmem_out" to="call_ln48" fromId="68" toId="41">
</dataflow>
<dataflow id="148" from="trunc_ln1" to="call_ln48" fromId="36" toId="41">
</dataflow>
<dataflow id="149" from="padded" to="call_ln48" fromId="19" toId="41">
</dataflow>
<dataflow id="151" from="_ssdm_op_WriteResp.m_axi.p1i16" to="empty_49" fromId="150" toId="42">
</dataflow>
<dataflow id="152" from="gmem_out_addr" to="empty_49" fromId="38" toId="42">
</dataflow>
<dataflow id="153" from="_ssdm_op_WriteResp.m_axi.p1i16" to="empty_49" fromId="150" toId="43">
</dataflow>
<dataflow id="154" from="gmem_out_addr" to="empty_49" fromId="38" toId="43">
</dataflow>
<dataflow id="155" from="_ssdm_op_WriteResp.m_axi.p1i16" to="empty_49" fromId="150" toId="44">
</dataflow>
<dataflow id="156" from="gmem_out_addr" to="empty_49" fromId="38" toId="44">
</dataflow>
<dataflow id="157" from="_ssdm_op_WriteResp.m_axi.p1i16" to="empty_49" fromId="150" toId="45">
</dataflow>
<dataflow id="158" from="gmem_out_addr" to="empty_49" fromId="38" toId="45">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="159" toId="46">
</dataflow>
<dataflow id="161" from="gmem_out" to="specinterface_ln0" fromId="68" toId="46">
</dataflow>
<dataflow id="163" from="empty" to="specinterface_ln0" fromId="162" toId="46">
</dataflow>
<dataflow id="165" from="StgValue_164" to="specinterface_ln0" fromId="164" toId="46">
</dataflow>
<dataflow id="166" from="StgValue_164" to="specinterface_ln0" fromId="164" toId="46">
</dataflow>
<dataflow id="168" from="empty_0" to="specinterface_ln0" fromId="167" toId="46">
</dataflow>
<dataflow id="169" from="StgValue_164" to="specinterface_ln0" fromId="164" toId="46">
</dataflow>
<dataflow id="170" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="46">
</dataflow>
<dataflow id="172" from="empty_3" to="specinterface_ln0" fromId="171" toId="46">
</dataflow>
<dataflow id="174" from="empty_2" to="specinterface_ln0" fromId="173" toId="46">
</dataflow>
<dataflow id="175" from="empty_0" to="specinterface_ln0" fromId="167" toId="46">
</dataflow>
<dataflow id="177" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="46">
</dataflow>
<dataflow id="178" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="46">
</dataflow>
<dataflow id="179" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="46">
</dataflow>
<dataflow id="180" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="46">
</dataflow>
<dataflow id="181" from="empty_0" to="specinterface_ln0" fromId="167" toId="46">
</dataflow>
<dataflow id="182" from="empty_0" to="specinterface_ln0" fromId="167" toId="46">
</dataflow>
<dataflow id="184" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="46">
</dataflow>
<dataflow id="185" from="StgValue_164" to="specinterface_ln0" fromId="164" toId="46">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="159" toId="47">
</dataflow>
<dataflow id="187" from="gmem_in" to="specinterface_ln0" fromId="66" toId="47">
</dataflow>
<dataflow id="188" from="empty" to="specinterface_ln0" fromId="162" toId="47">
</dataflow>
<dataflow id="189" from="StgValue_164" to="specinterface_ln0" fromId="164" toId="47">
</dataflow>
<dataflow id="190" from="StgValue_164" to="specinterface_ln0" fromId="164" toId="47">
</dataflow>
<dataflow id="191" from="empty_0" to="specinterface_ln0" fromId="167" toId="47">
</dataflow>
<dataflow id="192" from="StgValue_164" to="specinterface_ln0" fromId="164" toId="47">
</dataflow>
<dataflow id="193" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="47">
</dataflow>
<dataflow id="195" from="empty_1" to="specinterface_ln0" fromId="194" toId="47">
</dataflow>
<dataflow id="196" from="empty_2" to="specinterface_ln0" fromId="173" toId="47">
</dataflow>
<dataflow id="197" from="empty_0" to="specinterface_ln0" fromId="167" toId="47">
</dataflow>
<dataflow id="198" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="47">
</dataflow>
<dataflow id="199" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="47">
</dataflow>
<dataflow id="200" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="47">
</dataflow>
<dataflow id="201" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="47">
</dataflow>
<dataflow id="202" from="empty_0" to="specinterface_ln0" fromId="167" toId="47">
</dataflow>
<dataflow id="203" from="empty_0" to="specinterface_ln0" fromId="167" toId="47">
</dataflow>
<dataflow id="204" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="47">
</dataflow>
<dataflow id="205" from="StgValue_164" to="specinterface_ln0" fromId="164" toId="47">
</dataflow>
<dataflow id="206" from="_ssdm_op_WriteResp.m_axi.p1i16" to="empty_49" fromId="150" toId="48">
</dataflow>
<dataflow id="207" from="gmem_out_addr" to="empty_49" fromId="38" toId="48">
</dataflow>
</dataflows>


</stg>
