0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/User/Desktop/LSTM_IOT_SEC/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1557847221,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/LSTM_IOT_SEC/project_1/project_1.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v,1557853487,verilog,,C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v,,SRAM_128x2048,,,,,,,,
C:/Users/User/Desktop/LSTM_IOT_SEC/project_1/project_1.srcs/sources_1/ip/SRAM_32x512/sim/SRAM_32x512.v,1557853547,verilog,,C:/Users/User/Desktop/LSTM_IOT_SEC/project_1/project_1.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v,,SRAM_32x512,,,,,,,,
C:/Users/User/Desktop/LSTM_IOT_SEC/project_1/project_1.srcs/sources_1/ip/SRAM_512x128/sim/SRAM_512x128.v,1557853516,verilog,,C:/Users/User/Desktop/LSTM_IOT_SEC/project_1/project_1.srcs/sources_1/ip/SRAM_32x512/sim/SRAM_32x512.v,,SRAM_512x128,,,,,,,,
C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v,1557665028,verilog,,C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v,,br_bias_memory,,,,,,,,
C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_input_data_memory.v,1557665028,verilog,,C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v,,br_input_data_memory,,,,,,,,
C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_output_memory.v,1557665028,verilog,,C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v,,br_output_memory,,,,,,,,
C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v,1557665028,verilog,,C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v,,br_weight_memory,,,,,,,,
C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert_5.13.v,1557847221,verilog,,,,lstm_tb_ctxt_convert,,,,,,,,
C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v,1557665028,verilog,,C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v,,bias_memory,,,,,,,,
C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v,1557665028,verilog,,C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_16_innerproduct_2.v,,input_data_memory,,,,,,,,
C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v,1557665028,verilog,,C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v,,output_memory,,,,,,,,
C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v,1557665028,verilog,,C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert_5.13.v,,weight_memory,,,,,,,,
C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v,1557665028,verilog,,C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v,,inpdt_16_mid,,,,,,,,
C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_16_innerproduct_2.v,1557853838,verilog,,C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v,,LSTM,,,,,,,,
C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v,1557490171,verilog,,C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v,,sigmoid_LUT,,,,,,,,
C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v,1557490171,verilog,,C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v,,tanh_LUT,,,,,,,,
