<?xml version="1.0" encoding="UTF-8"?>
<!--Product Version: eLinx v1.0.0.0-->
<!--								-->
<!--Copyright 2017-2024 eHiWay, Inc. All Rights Reserved.-->
<Hierarchy>
    <DesignSources>
        <Node ModuleName="clk_gen" PortName="areset,c0,c1,c2,c3,inclk0,locked" PortSignal="input,output,output,output,output,input,output" ParameterName="" InstName="" IsIP="true" IsUserIP="false" EciPath="/ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.eci" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.v">
            <Child ModuleName="altpll" InstName="altpll_component" FilePath="" IsIP="true" EciPath="/ov5640_vga.srcs/sources_1/ip/clk_gen/clk_gen.eci" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="fifo_ctrl" PortName="init_end,pingpang_en,rd_burst_len[9:0],rd_fifo_num[9:0],rd_fifo_rd_clk,rd_fifo_rd_data[15:0],rd_fifo_rd_req,rd_rst,read_valid,sdram_data_in[15:0],sdram_data_out[15:0],sdram_rd_ack,sdram_rd_addr[23:0],sdram_rd_b_addr[23:0],sdram_rd_e_addr[23:0],sdram_rd_req,sdram_wr_ack,sdram_wr_addr[23:0],sdram_wr_b_addr[23:0],sdram_wr_e_addr[23:0],sdram_wr_req,sys_clk,sys_rst_n,wr_burst_len[9:0],wr_fifo_wr_clk,wr_fifo_wr_data[15:0],wr_fifo_wr_req,wr_rst" PortSignal="input,input,input,output,input,output,input,input,input,output,input,input,output,input,input,output,input,output,input,input,output,input,input,input,input,input,input,input" ParameterName="" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/ov5640_vga.srcs/sources_1/new/fifo_ctrl.v">
            <Child ModuleName="fifo_data" InstName="wr_fifo_data" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="fifo_data" InstName="rd_fifo_data" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="fifo_data" PortName="aclr,data[15:0],q[15:0],rdclk,rdreq,rdusedw[9:0],wrclk,wrreq,wrusedw[9:0]" PortSignal="input,input,output,input,input,output,input,input,output" ParameterName="" InstName="" IsIP="true" IsUserIP="false" EciPath="/ov5640_vga.srcs/sources_1/ip/fifo_data/fifo_data.eci" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/ov5640_vga.srcs/sources_1/ip/fifo_data/fifo_data.v">
            <Child ModuleName="dcfifo" InstName="dcfifo" FilePath="" IsIP="true" EciPath="/ov5640_vga.srcs/sources_1/ip/fifo_data/fifo_data.eci" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="i2c_ctrl" PortName="addr_num,byte_addr[15:0],i2c_clk,i2c_end,i2c_scl,i2c_sda,i2c_start,rd_data[7:0],rd_en,sys_clk,sys_rst_n,wr_data[7:0],wr_en" PortSignal="input,input,output,output,output,inout,input,output,input,input,input,input,input" ParameterName="DEVICE_ADDR,SYS_CLK_FREQ,SCL_FREQ,CNT_CLK_MAX,CNT_START_MAX,IDLE,START_1,SEND_D_ADDR,ACK_1,SEND_B_ADDR_H,ACK_2,SEND_B_ADDR_L,ACK_3,WR_DATA,ACK_4,START_2,SEND_RD_ADDR,ACK_5,RD_DATA,N_ACK,STOP" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/ov5640_vga.srcs/sources_1/new/i2c_ctrl.v"/>
        <Node ModuleName="ov5640_cfg" PortName="cfg_data[23:0],cfg_done,cfg_end,cfg_start,sys_clk,sys_rst_n" PortSignal="output,output,input,output,input,input" ParameterName="REG_NUM,CNT_WAIT_MAX" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/ov5640_vga.srcs/sources_1/new/ov5640_cfg.v"/>
        <Node ModuleName="ov5640_data" PortName="ov5640_data[7:0],ov5640_data_out[15:0],ov5640_href,ov5640_pclk,ov5640_vsync,ov5640_wr_en,sys_rst_n" PortSignal="input,output,input,input,input,output,input" ParameterName="PIC_WAIT" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/ov5640_vga.srcs/sources_1/new/ov5640_data.v"/>
        <Node ModuleName="ov5640_top" PortName="cfg_done,ov5640_data[7:0],ov5640_data_out[15:0],ov5640_href,ov5640_pclk,ov5640_vsync,ov5640_wr_en,sccb_scl,sccb_sda,sys_clk,sys_init_done,sys_rst_n" PortSignal="output,input,output,input,input,input,output,output,inout,input,input,input" ParameterName="SLAVE_ADDR,BIT_CTRL,CLK_FREQ,I2C_FREQ" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/ov5640_vga.srcs/sources_1/new/ov5640_top.v">
            <Child ModuleName="i2c_ctrl" InstName="i2c_ctrl_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="ov5640_cfg" InstName="ov5640_cfg_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="ov5640_data" InstName="ov5640_data_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="ov5640_vga_640x480" PortName="ov5640_data[7:0],ov5640_href,ov5640_pclk,ov5640_pwdn,ov5640_rst_n,ov5640_vsync,sccb_scl,sccb_sda,sdram_addr[12:0],sdram_ba[1:0],sdram_cas_n,sdram_cke,sdram_clk,sdram_cs_n,sdram_dq[15:0],sdram_ras_n,sdram_we_n,sys_clk,sys_rst_n,vga_hs,vga_rgb[15:0],vga_vs,xclk" PortSignal="input,input,input,output,output,input,output,inout,output,output,output,output,output,output,inout,output,output,input,input,output,output,output,output" ParameterName="H_PIXEL,V_PIXEL" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/ov5640_vga.srcs/sources_1/new/ov5640_vga_640x480.v">
            <Child ModuleName="clk_gen" InstName="clk_gen_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="ov5640_top" InstName="ov5640_top_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="sdram_top" InstName="sdram_top_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="vga_ctrl" InstName="vga_ctrl_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="sdram_a_ref" PortName="aref_addr[12:0],aref_ba[1:0],aref_cmd[3:0],aref_en,aref_end,aref_req,init_end,sys_clk,sys_rst_n" PortSignal="output,output,output,input,output,output,input,input,input" ParameterName="CNT_REF_MAX,TRP_CLK,TRC_CLK,P_CHARGE,A_REF,NOP,AREF_IDLE,AREF_PCHA,AREF_TRP,AUTO_REF,AREF_TRF,AREF_END" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/ov5640_vga.srcs/sources_1/new/sdram_a_ref.v"/>
        <Node ModuleName="sdram_arbit" PortName="aref_addr[12:0],aref_ba[1:0],aref_cmd[3:0],aref_en,aref_end,aref_req,init_addr[12:0],init_ba[1:0],init_cmd[3:0],init_end,rd_addr[12:0],rd_ba[1:0],rd_cmd[3:0],rd_en,rd_end,rd_req,sdram_addr[12:0],sdram_ba[1:0],sdram_cas_n,sdram_cke,sdram_cs_n,sdram_dq[15:0],sdram_ras_n,sdram_we_n,sys_clk,sys_rst_n,wr_addr[12:0],wr_ba[1:0],wr_cmd[3:0],wr_data[15:0],wr_en,wr_end,wr_req,wr_sdram_en" PortSignal="input,input,input,output,input,input,input,input,input,input,input,input,input,output,input,input,output,output,output,output,output,inout,output,output,input,input,input,input,input,input,output,input,input,input" ParameterName="IDLE,ARBIT,AREF,WRITE,READ,CMD_NOP" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/ov5640_vga.srcs/sources_1/new/sdram_arbit.v"/>
        <Node ModuleName="sdram_ctrl" PortName="init_end,rd_burst_len[9:0],sdram_addr[12:0],sdram_ba[1:0],sdram_cas_n,sdram_cke,sdram_cs_n,sdram_data_in[15:0],sdram_data_out[15:0],sdram_dq[15:0],sdram_ras_n,sdram_rd_ack,sdram_rd_addr[23:0],sdram_rd_req,sdram_we_n,sdram_wr_ack,sdram_wr_addr[23:0],sdram_wr_req,sys_clk,sys_rst_n,wr_burst_len[9:0]" PortSignal="output,input,output,output,output,output,output,input,output,inout,output,output,input,input,output,output,input,input,input,input,input" ParameterName="" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/ov5640_vga.srcs/sources_1/new/sdram_ctrl.v">
            <Child ModuleName="sdram_init" InstName="sdram_init_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="sdram_arbit" InstName="sdram_arbit_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="sdram_a_ref" InstName="sdram_a_ref_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="sdram_write" InstName="sdram_write_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="sdram_read" InstName="sdram_read_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="sdram_init" PortName="init_addr[12:0],init_ba[1:0],init_cmd[3:0],init_end,sys_clk,sys_rst_n" PortSignal="output,output,output,output,input,input" ParameterName="T_POWER,P_CHARGE,AUTO_REF,NOP,M_REG_SET,INIT_IDLE,INIT_PRE,INIT_TRP,INIT_AR,INIT_TRF,INIT_MRS,INIT_TMRD,INIT_END,TRP_CLK,TRC_CLK,TMRD_CLK" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/ov5640_vga.srcs/sources_1/new/sdram_init.v"/>
        <Node ModuleName="sdram_read" PortName="init_end,rd_ack,rd_addr[23:0],rd_burst_len[9:0],rd_data[15:0],rd_en,rd_end,rd_sdram_data[15:0],read_addr[12:0],read_ba[1:0],read_cmd[3:0],sys_clk,sys_rst_n" PortSignal="input,output,input,input,input,input,output,output,output,output,output,input,input" ParameterName="TRCD_CLK,TCL_CLK,TRP_CLK,RD_IDLE,RD_ACTIVE,RD_TRCD,RD_READ,RD_CL,RD_DATA,RD_PRE,RD_TRP,RD_END,NOP,ACTIVE,READ,B_STOP,P_CHARGE" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="false" FilePath="/ov5640_vga.srcs/sources_1/new/sdram_read.v"/>
        <Node ModuleName="sdram_top" PortName="clk_out,init_end,pingpang_en,rd_burst_len[9:0],rd_fifo_num[9:0],rd_fifo_rd_clk,rd_fifo_rd_data[15:0],rd_fifo_rd_req,rd_rst,read_valid,sdram_addr[12:0],sdram_ba[1:0],sdram_cas_n,sdram_cke,sdram_clk,sdram_cs_n,sdram_dq[15:0],sdram_ras_n,sdram_rd_b_addr[23:0],sdram_rd_e_addr[23:0],sdram_we_n,sdram_wr_b_addr[23:0],sdram_wr_e_addr[23:0],sys_clk,sys_rst_n,wr_burst_len[9:0],wr_fifo_wr_clk,wr_fifo_wr_data[15:0],wr_fifo_wr_req,wr_rst" PortSignal="input,output,input,input,output,input,output,input,input,input,output,output,output,output,output,output,inout,output,input,input,output,input,input,input,input,input,input,input,input,input" ParameterName="" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/ov5640_vga.srcs/sources_1/new/sdram_top.v">
            <Child ModuleName="fifo_ctrl" InstName="fifo_ctrl_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="sdram_ctrl" InstName="sdram_ctrl_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="sdram_write" PortName="init_end,sys_clk,sys_rst_n,wr_ack,wr_addr[23:0],wr_burst_len[9:0],wr_data[15:0],wr_en,wr_end,wr_sdram_data[15:0],wr_sdram_en,write_addr[12:0],write_ba[1:0],write_cmd[3:0]" PortSignal="input,input,input,output,input,input,input,input,output,output,output,output,output,output" ParameterName="TRCD_CLK,TRP_CLK,WR_IDLE,WR_ACTIVE,WR_TRCD,WR_WRITE,WR_DATA,WR_PRE,WR_TRP,WR_END,NOP,ACTIVE,WRITE,B_STOP,P_CHARGE" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/ov5640_vga.srcs/sources_1/new/sdram_write.v"/>
        <Node ModuleName="vga_ctrl" PortName="hsync,pix_data[15:0],pix_data_req,rgb[15:0],sys_rst_n,vga_clk,vsync" PortSignal="output,input,output,output,input,input,output" ParameterName="H_SYNC,H_BACK,H_LEFT,H_VALID,H_RIGHT,H_FRONT,H_TOTAL,V_SYNC,V_BACK,V_TOP,V_VALID,V_BOTTOM,V_FRONT,V_TOTAL" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/ov5640_vga.srcs/sources_1/new/vga_ctrl.v"/>
        <MifHexFiles/>
        <SyntaxErrorFiles/>
        <OtherFiles/>
        <BlockDesignFiles/>
    </DesignSources>
    <SimulationSources>
        <SimSet Name="sim_1">
            <MifHexFiles/>
            <SyntaxErrorFiles/>
            <OtherFiles/>
        </SimSet>
    </SimulationSources>
</Hierarchy>
