Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_0 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_0/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_1 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_1/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_2 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_2/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_3 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_3/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_4 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_4/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_5 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_5/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_6 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_6/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_7 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_7/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_0 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_0/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_1 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_1/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_2 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_2/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_3 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_3/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[10] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[6]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[11] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[7]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[12] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[8]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[4] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[5] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[1]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[6] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[2]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[7] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[3]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[8] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[4]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[9] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[5]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ENARDEN (net: patmos_inst_0/core/dcache/sc/MemBlock/mem_reg_i_1__1_n_0) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[10] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[6]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[11] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[7]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[12] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[8]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[4] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[5] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[1]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[6] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[2]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[7] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[3]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[8] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[4]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[9] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[5]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ENARDEN (net: patmos_inst_0/core/dcache/sc/MemBlock_1/T131) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8375 ; free virtual = 19817
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8375 ; free virtual = 19817

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 114e1407f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8375 ; free virtual = 19818

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 159424693

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8375 ; free virtual = 19817

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 159424693

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8375 ; free virtual = 19817
Phase 1 Placer Initialization | Checksum: 159424693

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8375 ; free virtual = 19817

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 190879f02

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8380 ; free virtual = 19815

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 190879f02

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8380 ; free virtual = 19815

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19bb3cb86

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8381 ; free virtual = 19816

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d3a86382

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8382 ; free virtual = 19816

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d3a86382

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8382 ; free virtual = 19816

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 143344c14

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8382 ; free virtual = 19816

Phase 3.6 Small Shape Detail Placement

Phase 3.6.1 Place Remaining
Phase 3.6.1 Place Remaining | Checksum: 1cf623d2a

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8383 ; free virtual = 19817
Phase 3.6 Small Shape Detail Placement | Checksum: 1cf623d2a

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8383 ; free virtual = 19817

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 210d09f29

Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8383 ; free virtual = 19817

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 210d09f29

Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8383 ; free virtual = 19817
Phase 3 Detail Placement | Checksum: 210d09f29

Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8383 ; free virtual = 19817

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.278. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 224c1797b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8361 ; free virtual = 19795
Phase 4.1 Post Commit Optimization | Checksum: 224c1797b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8361 ; free virtual = 19795

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 224c1797b

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8361 ; free virtual = 19795

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 224c1797b

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8361 ; free virtual = 19795

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1f8c399ff

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8361 ; free virtual = 19795
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f8c399ff

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8361 ; free virtual = 19795
Ending Placer Task | Checksum: 14d54e597

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8361 ; free virtual = 19795
INFO: [Common 17-83] Releasing license: Implementation
1236 Infos, 592 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8361 ; free virtual = 19795
