/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire [7:0] _02_;
  wire [2:0] _03_;
  wire [5:0] _04_;
  wire [7:0] _05_;
  reg [3:0] _06_;
  reg [19:0] _07_;
  wire [6:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [21:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  reg [6:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [38:0] celloutsig_0_29z;
  wire [16:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  reg [43:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [15:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire [11:0] celloutsig_0_37z;
  wire [15:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [13:0] celloutsig_0_48z;
  wire [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [20:0] celloutsig_0_54z;
  wire [5:0] celloutsig_0_5z;
  wire [20:0] celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_79z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_90z;
  wire [15:0] celloutsig_0_91z;
  wire [4:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = ~celloutsig_0_3z[14];
  assign celloutsig_0_24z = celloutsig_0_12z[4] ^ celloutsig_0_11z;
  assign celloutsig_0_33z = _00_ ^ celloutsig_0_2z[15];
  assign celloutsig_0_36z = celloutsig_0_12z[8:5] + celloutsig_0_16z[5:2];
  assign celloutsig_0_4z = celloutsig_0_0z[4:1] + celloutsig_0_2z[3:0];
  assign celloutsig_0_51z = celloutsig_0_23z + { celloutsig_0_37z[5:2], celloutsig_0_18z };
  assign celloutsig_0_5z = celloutsig_0_0z[5:0] + celloutsig_0_3z[10:5];
  assign celloutsig_0_90z = { celloutsig_0_19z[2:1], celloutsig_0_35z, celloutsig_0_36z, celloutsig_0_9z } + { _00_, _01_[10:9], celloutsig_0_42z, celloutsig_0_18z, celloutsig_0_79z, celloutsig_0_24z, celloutsig_0_51z };
  assign celloutsig_0_91z = { celloutsig_0_3z[11:5], celloutsig_0_25z, celloutsig_0_33z } + { celloutsig_0_54z[8:6], celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_63z, celloutsig_0_20z };
  assign celloutsig_1_2z = { in_data[107], _02_[6:0] } + { _02_[0], _02_[6:0] };
  assign celloutsig_1_3z = { in_data[107:105], _02_[6:0] } + { celloutsig_1_2z[3:1], _02_[6:0] };
  assign celloutsig_1_7z = { celloutsig_1_4z[3:2], celloutsig_1_5z } + celloutsig_1_2z[3:1];
  assign celloutsig_1_10z = in_data[169:155] + { celloutsig_1_2z[6], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_13z = celloutsig_1_7z + _03_;
  assign celloutsig_1_16z = { celloutsig_1_9z[8:0], celloutsig_1_13z } + { celloutsig_1_10z[8:0], celloutsig_1_11z };
  assign celloutsig_1_18z = celloutsig_1_16z[5:2] + celloutsig_1_10z[8:5];
  assign celloutsig_0_12z = { celloutsig_0_4z[3:1], celloutsig_0_5z } + in_data[68:60];
  assign celloutsig_0_22z = celloutsig_0_0z[3:0] + celloutsig_0_20z[6:3];
  assign celloutsig_0_23z = celloutsig_0_12z[7:3] + celloutsig_0_2z[6:2];
  reg [6:0] _27_;
  always_ff @(posedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _27_ <= 7'h00;
    else _27_ <= { celloutsig_1_0z[3:1], celloutsig_1_0z };
  assign _02_[6:0] = _27_;
  reg [5:0] _28_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _28_ <= 6'h00;
    else _28_ <= celloutsig_1_3z[9:4];
  assign { _04_[5], _03_, _04_[1:0] } = _28_;
  reg [7:0] _29_;
  always_ff @(posedge clkin_data[64], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _29_ <= 8'h00;
    else _29_ <= { celloutsig_0_6z[3], celloutsig_0_0z };
  assign { _05_[7], _00_, _01_[10:9], _05_[3:0] } = _29_;
  always_ff @(negedge clkin_data[64], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _06_ <= 4'h0;
    else _06_ <= celloutsig_0_6z;
  always_ff @(negedge clkin_data[64], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _07_ <= 20'h00000;
    else _07_ <= { _05_[2:0], celloutsig_0_25z, _06_, celloutsig_0_10z };
  assign celloutsig_1_17z = { celloutsig_1_3z[6:2], celloutsig_1_7z } & { celloutsig_1_9z[9:5], celloutsig_1_14z };
  assign celloutsig_0_3z = { in_data[52:50], celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[21:7] };
  assign celloutsig_0_6z = celloutsig_0_3z[3:0] / { 1'h1, celloutsig_0_5z[4:2] };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_6z } / { 1'h1, in_data[49:47], celloutsig_0_0z };
  assign celloutsig_0_1z = celloutsig_0_0z[5:0] / { 1'h1, in_data[28:24] };
  assign celloutsig_0_2z = { in_data[86:76], celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[4:2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_6z, celloutsig_0_19z } / { 1'h1, celloutsig_0_1z[2:0], celloutsig_0_22z };
  assign celloutsig_1_5z = { in_data[144:123], _02_[6:0], celloutsig_1_4z } && { in_data[166:148], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_44z = ! { celloutsig_0_37z[3], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_63z = ! { celloutsig_0_62z[13:12], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_25z };
  assign celloutsig_1_8z = ! celloutsig_1_2z[7:4];
  assign celloutsig_0_11z = ! { celloutsig_0_6z[3], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_26z = ! { celloutsig_0_6z[0], celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_79z = celloutsig_0_48z[10:7] || { celloutsig_0_37z[4:2], celloutsig_0_53z };
  assign celloutsig_0_8z = celloutsig_0_7z[7:4] || celloutsig_0_5z[3:0];
  assign celloutsig_0_35z = { celloutsig_0_4z[3], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_19z } < celloutsig_0_3z[11:2];
  assign celloutsig_0_53z = { celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_47z } < celloutsig_0_7z[10:4];
  assign celloutsig_1_12z = celloutsig_1_0z % { 1'h1, celloutsig_1_3z[6:4] };
  assign celloutsig_0_0z = in_data[84:78] * in_data[24:18];
  assign celloutsig_0_9z = { celloutsig_0_1z[5], celloutsig_0_4z } * in_data[37:33];
  assign celloutsig_1_11z = - celloutsig_1_4z[8:6];
  assign celloutsig_0_14z = - { celloutsig_0_3z[2:1], celloutsig_0_8z };
  assign celloutsig_0_19z = - celloutsig_0_13z[5:2];
  assign celloutsig_0_29z = - in_data[77:39];
  assign celloutsig_0_42z = { _07_[11:3], celloutsig_0_26z, celloutsig_0_33z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_8z } !== { _07_[15:7], celloutsig_0_17z, celloutsig_0_31z };
  assign celloutsig_0_62z = ~ { celloutsig_0_29z[25:6], celloutsig_0_35z };
  assign celloutsig_0_15z = ~ celloutsig_0_13z[3:0];
  assign celloutsig_1_9z = { celloutsig_1_4z[5:2], _02_[6:0], celloutsig_1_7z } | { _03_[0], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_47z = | { _01_[10:9], _00_, _05_[7], _05_[3:0], celloutsig_0_6z, celloutsig_0_1z[3:0] };
  assign celloutsig_0_17z = | celloutsig_0_3z[10:0];
  assign celloutsig_1_4z = { _02_[5:1], _02_[6:0] } << in_data[166:155];
  assign celloutsig_0_40z = { celloutsig_0_7z[10:5], celloutsig_0_19z, celloutsig_0_25z } >> { celloutsig_0_34z[13:0], _06_ };
  assign celloutsig_1_14z = in_data[177:175] >> celloutsig_1_12z[2:0];
  assign celloutsig_0_16z = { celloutsig_0_13z[5:0], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z } >> { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_31z = celloutsig_0_9z[3:0] >> celloutsig_0_29z[22:19];
  assign celloutsig_0_10z = { celloutsig_0_6z[1], celloutsig_0_6z } <<< celloutsig_0_5z[5:1];
  assign celloutsig_0_13z = celloutsig_0_12z[7:1] <<< { celloutsig_0_6z[1:0], celloutsig_0_9z };
  assign celloutsig_0_37z = { in_data[55:48], celloutsig_0_6z } >>> { celloutsig_0_29z[12:9], celloutsig_0_19z, celloutsig_0_15z };
  assign celloutsig_0_54z = { celloutsig_0_3z[7:0], celloutsig_0_11z, celloutsig_0_37z } - { celloutsig_0_32z[17:1], celloutsig_0_15z };
  assign celloutsig_1_19z = { celloutsig_1_7z[2], celloutsig_1_4z } - { celloutsig_1_9z[12:8], celloutsig_1_17z };
  assign celloutsig_0_34z = { celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_18z } ^ { celloutsig_0_25z[6:2], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_48z = { celloutsig_0_40z[3:2], celloutsig_0_18z, celloutsig_0_13z, _06_ } ^ { in_data[34:33], celloutsig_0_44z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[158:155] ^ in_data[153:150];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_20z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_20z = { celloutsig_0_12z[3:2], celloutsig_0_11z, celloutsig_0_6z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_32z = 44'h00000000000;
    else if (!clkin_data[0]) celloutsig_0_32z = { celloutsig_0_31z[2:1], celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_4z };
  assign { _01_[11], _01_[8:0] } = { _00_, celloutsig_0_42z, celloutsig_0_18z, celloutsig_0_79z, celloutsig_0_24z, celloutsig_0_51z };
  assign _02_[7] = in_data[107];
  assign _04_[4:2] = _03_;
  assign _05_[6:4] = { _00_, _01_[10:9] };
  assign { out_data[131:128], out_data[108:96], out_data[43:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
