
lab2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002c  00800100  0000073e  000007d2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000073e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000022b  0080012c  0080012c  000007fe  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000007fe  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000830  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000108  00000000  00000000  00000870  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000014c6  00000000  00000000  00000978  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c4d  00000000  00000000  00001e3e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000944  00000000  00000000  00002a8b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000032c  00000000  00000000  000033d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005fb  00000000  00000000  000036fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000aa5  00000000  00000000  00003cf7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000d8  00000000  00000000  0000479c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2e 00 	jmp	0x5c	; 0x5c <__ctors_end>
   4:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   8:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   c:	0c 94 6a 02 	jmp	0x4d4	; 0x4d4 <__vector_3>
  10:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  14:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  18:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  1c:	0c 94 8f 02 	jmp	0x51e	; 0x51e <__vector_7>
  20:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  24:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  28:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  2c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  30:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  34:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  38:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  3c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  40:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  44:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  48:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  4c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  50:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  54:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  58:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>

0000005c <__ctors_end>:
  5c:	11 24       	eor	r1, r1
  5e:	1f be       	out	0x3f, r1	; 63
  60:	cf ef       	ldi	r28, 0xFF	; 255
  62:	d4 e0       	ldi	r29, 0x04	; 4
  64:	de bf       	out	0x3e, r29	; 62
  66:	cd bf       	out	0x3d, r28	; 61

00000068 <__do_copy_data>:
  68:	11 e0       	ldi	r17, 0x01	; 1
  6a:	a0 e0       	ldi	r26, 0x00	; 0
  6c:	b1 e0       	ldi	r27, 0x01	; 1
  6e:	ee e3       	ldi	r30, 0x3E	; 62
  70:	f7 e0       	ldi	r31, 0x07	; 7
  72:	02 c0       	rjmp	.+4      	; 0x78 <__do_copy_data+0x10>
  74:	05 90       	lpm	r0, Z+
  76:	0d 92       	st	X+, r0
  78:	ac 32       	cpi	r26, 0x2C	; 44
  7a:	b1 07       	cpc	r27, r17
  7c:	d9 f7       	brne	.-10     	; 0x74 <__do_copy_data+0xc>

0000007e <__do_clear_bss>:
  7e:	23 e0       	ldi	r18, 0x03	; 3
  80:	ac e2       	ldi	r26, 0x2C	; 44
  82:	b1 e0       	ldi	r27, 0x01	; 1
  84:	01 c0       	rjmp	.+2      	; 0x88 <.do_clear_bss_start>

00000086 <.do_clear_bss_loop>:
  86:	1d 92       	st	X+, r1

00000088 <.do_clear_bss_start>:
  88:	a7 35       	cpi	r26, 0x57	; 87
  8a:	b2 07       	cpc	r27, r18
  8c:	e1 f7       	brne	.-8      	; 0x86 <.do_clear_bss_loop>
  8e:	0e 94 65 01 	call	0x2ca	; 0x2ca <main>
  92:	0c 94 9d 03 	jmp	0x73a	; 0x73a <_exit>

00000096 <__bad_interrupt>:
  96:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000009a <init_lcd>:
	}
	while(pos>=0){
		write_char(0,pos);
		pos--;
	}
}
  9a:	e4 ee       	ldi	r30, 0xE4	; 228
  9c:	f0 e0       	ldi	r31, 0x00	; 0
  9e:	80 81       	ld	r24, Z
  a0:	80 68       	ori	r24, 0x80	; 128
  a2:	80 83       	st	Z, r24
  a4:	80 81       	ld	r24, Z
  a6:	80 64       	ori	r24, 0x40	; 64
  a8:	80 83       	st	Z, r24
  aa:	80 81       	ld	r24, Z
  ac:	8f 7e       	andi	r24, 0xEF	; 239
  ae:	80 83       	st	Z, r24
  b0:	80 81       	ld	r24, Z
  b2:	8e 7f       	andi	r24, 0xFE	; 254
  b4:	80 83       	st	Z, r24
  b6:	e5 ee       	ldi	r30, 0xE5	; 229
  b8:	f0 e0       	ldi	r31, 0x00	; 0
  ba:	80 81       	ld	r24, Z
  bc:	80 68       	ori	r24, 0x80	; 128
  be:	80 83       	st	Z, r24
  c0:	80 81       	ld	r24, Z
  c2:	8f 7b       	andi	r24, 0xBF	; 191
  c4:	80 83       	st	Z, r24
  c6:	80 81       	ld	r24, Z
  c8:	80 63       	ori	r24, 0x30	; 48
  ca:	80 83       	st	Z, r24
  cc:	80 81       	ld	r24, Z
  ce:	87 60       	ori	r24, 0x07	; 7
  d0:	80 83       	st	Z, r24
  d2:	e6 ee       	ldi	r30, 0xE6	; 230
  d4:	f0 e0       	ldi	r31, 0x00	; 0
  d6:	80 81       	ld	r24, Z
  d8:	8f 78       	andi	r24, 0x8F	; 143
  da:	80 83       	st	Z, r24
  dc:	80 81       	ld	r24, Z
  de:	87 60       	ori	r24, 0x07	; 7
  e0:	80 83       	st	Z, r24
  e2:	e7 ee       	ldi	r30, 0xE7	; 231
  e4:	f0 e0       	ldi	r31, 0x00	; 0
  e6:	80 81       	ld	r24, Z
  e8:	8f 71       	andi	r24, 0x1F	; 31
  ea:	80 83       	st	Z, r24
  ec:	80 81       	ld	r24, Z
  ee:	8f 60       	ori	r24, 0x0F	; 15
  f0:	80 83       	st	Z, r24
  f2:	08 95       	ret

000000f4 <write_char>:
  f4:	cf 93       	push	r28
  f6:	c6 2f       	mov	r28, r22
  f8:	66 30       	cpi	r22, 0x06	; 6
  fa:	71 05       	cpc	r23, r1
  fc:	c0 f5       	brcc	.+112    	; 0x16e <write_char+0x7a>
  fe:	75 95       	asr	r23
 100:	67 95       	ror	r22
 102:	fb 01       	movw	r30, r22
 104:	e4 51       	subi	r30, 0x14	; 20
 106:	ff 4f       	sbci	r31, 0xFF	; 255
 108:	90 ed       	ldi	r25, 0xD0	; 208
 10a:	98 0f       	add	r25, r24
 10c:	9a 30       	cpi	r25, 0x0A	; 10
 10e:	60 f4       	brcc	.+24     	; 0x128 <write_char+0x34>
 110:	a8 2f       	mov	r26, r24
 112:	b0 e0       	ldi	r27, 0x00	; 0
 114:	d0 97       	sbiw	r26, 0x30	; 48
 116:	aa 0f       	add	r26, r26
 118:	bb 1f       	adc	r27, r27
 11a:	aa 0f       	add	r26, r26
 11c:	bb 1f       	adc	r27, r27
 11e:	a0 50       	subi	r26, 0x00	; 0
 120:	bf 4f       	sbci	r27, 0xFF	; 255
 122:	4d 91       	ld	r20, X+
 124:	5c 91       	ld	r21, X
 126:	02 c0       	rjmp	.+4      	; 0x12c <write_char+0x38>
 128:	40 e0       	ldi	r20, 0x00	; 0
 12a:	50 e0       	ldi	r21, 0x00	; 0
 12c:	20 e0       	ldi	r18, 0x00	; 0
 12e:	30 e0       	ldi	r19, 0x00	; 0
 130:	1b c0       	rjmp	.+54     	; 0x168 <write_char+0x74>
 132:	94 2f       	mov	r25, r20
 134:	9f 70       	andi	r25, 0x0F	; 15
 136:	52 95       	swap	r21
 138:	42 95       	swap	r20
 13a:	4f 70       	andi	r20, 0x0F	; 15
 13c:	45 27       	eor	r20, r21
 13e:	5f 70       	andi	r21, 0x0F	; 15
 140:	45 27       	eor	r20, r21
 142:	c0 fd       	sbrc	r28, 0
 144:	05 c0       	rjmp	.+10     	; 0x150 <write_char+0x5c>
 146:	80 81       	ld	r24, Z
 148:	80 7f       	andi	r24, 0xF0	; 240
 14a:	89 2b       	or	r24, r25
 14c:	80 83       	st	Z, r24
 14e:	09 c0       	rjmp	.+18     	; 0x162 <write_char+0x6e>
 150:	80 81       	ld	r24, Z
 152:	68 2f       	mov	r22, r24
 154:	6f 70       	andi	r22, 0x0F	; 15
 156:	70 e1       	ldi	r23, 0x10	; 16
 158:	97 9f       	mul	r25, r23
 15a:	c0 01       	movw	r24, r0
 15c:	11 24       	eor	r1, r1
 15e:	86 2b       	or	r24, r22
 160:	80 83       	st	Z, r24
 162:	35 96       	adiw	r30, 0x05	; 5
 164:	2f 5f       	subi	r18, 0xFF	; 255
 166:	3f 4f       	sbci	r19, 0xFF	; 255
 168:	24 30       	cpi	r18, 0x04	; 4
 16a:	31 05       	cpc	r19, r1
 16c:	14 f3       	brlt	.-60     	; 0x132 <write_char+0x3e>
 16e:	cf 91       	pop	r28
 170:	08 95       	ret

00000172 <is_prime>:


int is_prime(long num){
 172:	8f 92       	push	r8
 174:	9f 92       	push	r9
 176:	af 92       	push	r10
 178:	bf 92       	push	r11
 17a:	cf 92       	push	r12
 17c:	df 92       	push	r13
 17e:	ef 92       	push	r14
 180:	ff 92       	push	r15
 182:	4b 01       	movw	r8, r22
 184:	5c 01       	movw	r10, r24
	
	// base cases 0-3
	if (num <= 3)
 186:	84 e0       	ldi	r24, 0x04	; 4
 188:	88 16       	cp	r8, r24
 18a:	91 04       	cpc	r9, r1
 18c:	a1 04       	cpc	r10, r1
 18e:	b1 04       	cpc	r11, r1
 190:	0c f1       	brlt	.+66     	; 0x1d4 <is_prime+0x62>
	return 1;
	// base case num is even
	if(num%2 == 0)
 192:	80 fe       	sbrs	r8, 0
 194:	22 c0       	rjmp	.+68     	; 0x1da <is_prime+0x68>
 196:	0f 2e       	mov	r0, r31
 198:	f3 e0       	ldi	r31, 0x03	; 3
 19a:	cf 2e       	mov	r12, r31
 19c:	d1 2c       	mov	r13, r1
 19e:	e1 2c       	mov	r14, r1
 1a0:	f1 2c       	mov	r15, r1
 1a2:	f0 2d       	mov	r31, r0
 1a4:	0f c0       	rjmp	.+30     	; 0x1c4 <is_prime+0x52>
	return 0;
	// Start on 3
	long counter = 3;
	// Check all numbers n = 3 ... num since optimizing is not allowed
	while(counter <num){
		if(num%counter == 0)
 1a6:	c5 01       	movw	r24, r10
 1a8:	b4 01       	movw	r22, r8
 1aa:	a7 01       	movw	r20, r14
 1ac:	96 01       	movw	r18, r12
 1ae:	0e 94 1b 03 	call	0x636	; 0x636 <__divmodsi4>
 1b2:	67 2b       	or	r22, r23
 1b4:	68 2b       	or	r22, r24
 1b6:	69 2b       	or	r22, r25
 1b8:	99 f0       	breq	.+38     	; 0x1e0 <is_prime+0x6e>
		return 0;
		// In reality you would increment by two.
		counter++;
 1ba:	8f ef       	ldi	r24, 0xFF	; 255
 1bc:	c8 1a       	sub	r12, r24
 1be:	d8 0a       	sbc	r13, r24
 1c0:	e8 0a       	sbc	r14, r24
 1c2:	f8 0a       	sbc	r15, r24
	if(num%2 == 0)
	return 0;
	// Start on 3
	long counter = 3;
	// Check all numbers n = 3 ... num since optimizing is not allowed
	while(counter <num){
 1c4:	c8 14       	cp	r12, r8
 1c6:	d9 04       	cpc	r13, r9
 1c8:	ea 04       	cpc	r14, r10
 1ca:	fb 04       	cpc	r15, r11
 1cc:	64 f3       	brlt	.-40     	; 0x1a6 <is_prime+0x34>
		if(num%counter == 0)
		return 0;
		// In reality you would increment by two.
		counter++;
	}
	return 1;
 1ce:	81 e0       	ldi	r24, 0x01	; 1
 1d0:	90 e0       	ldi	r25, 0x00	; 0
 1d2:	08 c0       	rjmp	.+16     	; 0x1e4 <is_prime+0x72>

int is_prime(long num){
	
	// base cases 0-3
	if (num <= 3)
	return 1;
 1d4:	81 e0       	ldi	r24, 0x01	; 1
 1d6:	90 e0       	ldi	r25, 0x00	; 0
 1d8:	05 c0       	rjmp	.+10     	; 0x1e4 <is_prime+0x72>
	// base case num is even
	if(num%2 == 0)
	return 0;
 1da:	80 e0       	ldi	r24, 0x00	; 0
 1dc:	90 e0       	ldi	r25, 0x00	; 0
 1de:	02 c0       	rjmp	.+4      	; 0x1e4 <is_prime+0x72>
	// Start on 3
	long counter = 3;
	// Check all numbers n = 3 ... num since optimizing is not allowed
	while(counter <num){
		if(num%counter == 0)
		return 0;
 1e0:	80 e0       	ldi	r24, 0x00	; 0
 1e2:	90 e0       	ldi	r25, 0x00	; 0
		// In reality you would increment by two.
		counter++;
	}
	return 1;
}
 1e4:	ff 90       	pop	r15
 1e6:	ef 90       	pop	r14
 1e8:	df 90       	pop	r13
 1ea:	cf 90       	pop	r12
 1ec:	bf 90       	pop	r11
 1ee:	af 90       	pop	r10
 1f0:	9f 90       	pop	r9
 1f2:	8f 90       	pop	r8
 1f4:	08 95       	ret

000001f6 <printAt>:
mutex pp_mutex = MUTEX_INIT; 
//void writeChar(char ch, int pos); // from lab 1

//bool is_prime(long i); // from lab 1

void printAt(long num, int pos) {
 1f6:	cf 92       	push	r12
 1f8:	df 92       	push	r13
 1fa:	ef 92       	push	r14
 1fc:	ff 92       	push	r15
 1fe:	cf 93       	push	r28
 200:	df 93       	push	r29
 202:	6b 01       	movw	r12, r22
 204:	7c 01       	movw	r14, r24
 206:	ea 01       	movw	r28, r20
	lock(&pp_mutex);
 208:	8c e2       	ldi	r24, 0x2C	; 44
 20a:	91 e0       	ldi	r25, 0x01	; 1
 20c:	0e 94 b7 02 	call	0x56e	; 0x56e <lock>
	pp = pos;
 210:	d0 93 31 01 	sts	0x0131, r29	; 0x800131 <pp+0x1>
 214:	c0 93 30 01 	sts	0x0130, r28	; 0x800130 <pp>
    write_char( (num % 100) / 10 + '0', pp);
 218:	c7 01       	movw	r24, r14
 21a:	b6 01       	movw	r22, r12
 21c:	24 e6       	ldi	r18, 0x64	; 100
 21e:	30 e0       	ldi	r19, 0x00	; 0
 220:	40 e0       	ldi	r20, 0x00	; 0
 222:	50 e0       	ldi	r21, 0x00	; 0
 224:	0e 94 1b 03 	call	0x636	; 0x636 <__divmodsi4>
 228:	2a e0       	ldi	r18, 0x0A	; 10
 22a:	30 e0       	ldi	r19, 0x00	; 0
 22c:	40 e0       	ldi	r20, 0x00	; 0
 22e:	50 e0       	ldi	r21, 0x00	; 0
 230:	0e 94 1b 03 	call	0x636	; 0x636 <__divmodsi4>
 234:	be 01       	movw	r22, r28
 236:	80 e3       	ldi	r24, 0x30	; 48
 238:	82 0f       	add	r24, r18
 23a:	0e 94 7a 00 	call	0xf4	; 0xf4 <write_char>
	unlock(&pp_mutex);
 23e:	8c e2       	ldi	r24, 0x2C	; 44
 240:	91 e0       	ldi	r25, 0x01	; 1
 242:	0e 94 e2 02 	call	0x5c4	; 0x5c4 <unlock>
	for(int i = 0; i <1000; i++);
 246:	80 e0       	ldi	r24, 0x00	; 0
 248:	90 e0       	ldi	r25, 0x00	; 0
 24a:	01 c0       	rjmp	.+2      	; 0x24e <__EEPROM_REGION_LENGTH__+0x4e>
 24c:	01 96       	adiw	r24, 0x01	; 1
 24e:	88 3e       	cpi	r24, 0xE8	; 232
 250:	23 e0       	ldi	r18, 0x03	; 3
 252:	92 07       	cpc	r25, r18
 254:	dc f3       	brlt	.-10     	; 0x24c <__EEPROM_REGION_LENGTH__+0x4c>
	pp = pos+1;
 256:	21 96       	adiw	r28, 0x01	; 1
 258:	d0 93 31 01 	sts	0x0131, r29	; 0x800131 <pp+0x1>
 25c:	c0 93 30 01 	sts	0x0130, r28	; 0x800130 <pp>
	lock(&pp_mutex);
 260:	8c e2       	ldi	r24, 0x2C	; 44
 262:	91 e0       	ldi	r25, 0x01	; 1
 264:	0e 94 b7 02 	call	0x56e	; 0x56e <lock>
    write_char( num % 10 + '0', pp);
 268:	c7 01       	movw	r24, r14
 26a:	b6 01       	movw	r22, r12
 26c:	2a e0       	ldi	r18, 0x0A	; 10
 26e:	30 e0       	ldi	r19, 0x00	; 0
 270:	40 e0       	ldi	r20, 0x00	; 0
 272:	50 e0       	ldi	r21, 0x00	; 0
 274:	0e 94 1b 03 	call	0x636	; 0x636 <__divmodsi4>
 278:	86 2f       	mov	r24, r22
 27a:	60 91 30 01 	lds	r22, 0x0130	; 0x800130 <pp>
 27e:	70 91 31 01 	lds	r23, 0x0131	; 0x800131 <pp+0x1>
 282:	80 5d       	subi	r24, 0xD0	; 208
 284:	0e 94 7a 00 	call	0xf4	; 0xf4 <write_char>
	unlock(&pp_mutex);
 288:	8c e2       	ldi	r24, 0x2C	; 44
 28a:	91 e0       	ldi	r25, 0x01	; 1
 28c:	0e 94 e2 02 	call	0x5c4	; 0x5c4 <unlock>
}
 290:	df 91       	pop	r29
 292:	cf 91       	pop	r28
 294:	ff 90       	pop	r15
 296:	ef 90       	pop	r14
 298:	df 90       	pop	r13
 29a:	cf 90       	pop	r12
 29c:	08 95       	ret

0000029e <computePrimes>:

void computePrimes(int pos) {
 29e:	ec 01       	movw	r28, r24
    long n;
	
    for(n = 1; ; n++) {
 2a0:	c1 2c       	mov	r12, r1
 2a2:	d1 2c       	mov	r13, r1
 2a4:	76 01       	movw	r14, r12
 2a6:	c3 94       	inc	r12
        if (is_prime((long)n)) {
 2a8:	c7 01       	movw	r24, r14
 2aa:	b6 01       	movw	r22, r12
 2ac:	0e 94 b9 00 	call	0x172	; 0x172 <is_prime>
 2b0:	89 2b       	or	r24, r25
 2b2:	29 f0       	breq	.+10     	; 0x2be <computePrimes+0x20>
            printAt(n, pos);
 2b4:	ae 01       	movw	r20, r28
 2b6:	c7 01       	movw	r24, r14
 2b8:	b6 01       	movw	r22, r12
 2ba:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <printAt>
}

void computePrimes(int pos) {
    long n;
	
    for(n = 1; ; n++) {
 2be:	8f ef       	ldi	r24, 0xFF	; 255
 2c0:	c8 1a       	sub	r12, r24
 2c2:	d8 0a       	sbc	r13, r24
 2c4:	e8 0a       	sbc	r14, r24
 2c6:	f8 0a       	sbc	r15, r24
        if (is_prime((long)n)) {
            printAt(n, pos);
			//yield();
        }
    }
 2c8:	ef cf       	rjmp	.-34     	; 0x2a8 <computePrimes+0xa>

000002ca <main>:
}


int main() {
	init();
 2ca:	0e 94 0d 03 	call	0x61a	; 0x61a <init>
	init_lcd();
 2ce:	0e 94 4d 00 	call	0x9a	; 0x9a <init_lcd>
    spawn(computePrimes, 0);
 2d2:	60 e0       	ldi	r22, 0x00	; 0
 2d4:	70 e0       	ldi	r23, 0x00	; 0
 2d6:	8f e4       	ldi	r24, 0x4F	; 79
 2d8:	91 e0       	ldi	r25, 0x01	; 1
 2da:	0e 94 fd 01 	call	0x3fa	; 0x3fa <spawn>
    computePrimes(3);
 2de:	83 e0       	ldi	r24, 0x03	; 3
 2e0:	90 e0       	ldi	r25, 0x00	; 0
 2e2:	0e 94 4f 01 	call	0x29e	; 0x29e <computePrimes>

000002e6 <initialize>:

static void initialize(void) {
	// Setting a pointer to timer 1 reg
	volatile uint16_t * timer = (uint16_t *)0x84;
	// Enabling interrupts
	MCUSR = MCUSR|1<<7;
 2e6:	84 b7       	in	r24, 0x34	; 52
 2e8:	80 68       	ori	r24, 0x80	; 128
 2ea:	84 bf       	out	0x34, r24	; 52
	EICRA = EICRA|3;
 2ec:	e9 e6       	ldi	r30, 0x69	; 105
 2ee:	f0 e0       	ldi	r31, 0x00	; 0
 2f0:	80 81       	ld	r24, Z
 2f2:	83 60       	ori	r24, 0x03	; 3
 2f4:	80 83       	st	Z, r24
	EIMSK = EIMSK | 1<<7|1;
 2f6:	8d b3       	in	r24, 0x1d	; 29
 2f8:	81 68       	ori	r24, 0x81	; 129
 2fa:	8d bb       	out	0x1d, r24	; 29
	PCMSK1 = PCMSK1|1<<7;
 2fc:	ec e6       	ldi	r30, 0x6C	; 108
 2fe:	f0 e0       	ldi	r31, 0x00	; 0
 300:	80 81       	ld	r24, Z
 302:	80 68       	ori	r24, 0x80	; 128
 304:	80 83       	st	Z, r24
	
	// Setting timer int enabled, comment this out to run task 1
	TIMSK1 = TIMSK1|2;
 306:	ef e6       	ldi	r30, 0x6F	; 111
 308:	f0 e0       	ldi	r31, 0x00	; 0
 30a:	80 81       	ld	r24, Z
 30c:	82 60       	ori	r24, 0x02	; 2
 30e:	80 83       	st	Z, r24
	
	
	
	uint16_t * target_time = (uint16_t *)0x88;
	*target_time = 391;						// Approximate form of 50ms in clock cycles * 1024
 310:	87 e8       	ldi	r24, 0x87	; 135
 312:	91 e0       	ldi	r25, 0x01	; 1
 314:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7fc089>
 318:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7fc088>
	
	
	ENABLE();
 31c:	78 94       	sei
    int i;
    for (i=0; i<NTHREADS-1; i++)
 31e:	80 e0       	ldi	r24, 0x00	; 0
 320:	90 e0       	ldi	r25, 0x00	; 0
 322:	15 c0       	rjmp	.+42     	; 0x34e <initialize+0x68>
        threads[i].next = &threads[i+1];
 324:	ac 01       	movw	r20, r24
 326:	4f 5f       	subi	r20, 0xFF	; 255
 328:	5f 4f       	sbci	r21, 0xFF	; 255
 32a:	6d e6       	ldi	r22, 0x6D	; 109
 32c:	64 9f       	mul	r22, r20
 32e:	90 01       	movw	r18, r0
 330:	65 9f       	mul	r22, r21
 332:	30 0d       	add	r19, r0
 334:	11 24       	eor	r1, r1
 336:	2d 55       	subi	r18, 0x5D	; 93
 338:	3e 4f       	sbci	r19, 0xFE	; 254
 33a:	68 9f       	mul	r22, r24
 33c:	f0 01       	movw	r30, r0
 33e:	69 9f       	mul	r22, r25
 340:	f0 0d       	add	r31, r0
 342:	11 24       	eor	r1, r1
 344:	ed 55       	subi	r30, 0x5D	; 93
 346:	fe 4f       	sbci	r31, 0xFE	; 254
 348:	35 83       	std	Z+5, r19	; 0x05
 34a:	24 83       	std	Z+4, r18	; 0x04
	*target_time = 391;						// Approximate form of 50ms in clock cycles * 1024
	
	
	ENABLE();
    int i;
    for (i=0; i<NTHREADS-1; i++)
 34c:	ca 01       	movw	r24, r20
 34e:	83 30       	cpi	r24, 0x03	; 3
 350:	91 05       	cpc	r25, r1
 352:	44 f3       	brlt	.-48     	; 0x324 <initialize+0x3e>
        threads[i].next = &threads[i+1];
    threads[NTHREADS-1].next = NULL;
 354:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <threads+0x14c>
 358:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <threads+0x14b>

	// reseting timer
	*timer = 0;
 35c:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7fc085>
 360:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7fc084>

    initialized = 1;
 364:	81 e0       	ldi	r24, 0x01	; 1
 366:	90 e0       	ldi	r25, 0x00	; 0
 368:	90 93 33 01 	sts	0x0133, r25	; 0x800133 <initialized+0x1>
 36c:	80 93 32 01 	sts	0x0132, r24	; 0x800132 <initialized>
 370:	08 95       	ret

00000372 <enqueue>:
}

static void enqueue(thread p, thread *queue) {
    p->next = NULL;
 372:	dc 01       	movw	r26, r24
 374:	15 96       	adiw	r26, 0x05	; 5
 376:	1c 92       	st	X, r1
 378:	1e 92       	st	-X, r1
 37a:	14 97       	sbiw	r26, 0x04	; 4
    if (*queue == NULL) {
 37c:	db 01       	movw	r26, r22
 37e:	ed 91       	ld	r30, X+
 380:	fc 91       	ld	r31, X
 382:	11 97       	sbiw	r26, 0x01	; 1
 384:	30 97       	sbiw	r30, 0x00	; 0
 386:	21 f4       	brne	.+8      	; 0x390 <enqueue+0x1e>
        *queue = p;
 388:	8d 93       	st	X+, r24
 38a:	9c 93       	st	X, r25
 38c:	08 95       	ret
    } else {
        thread q = *queue;
        while (q->next)
            q = q->next;
 38e:	f9 01       	movw	r30, r18
    p->next = NULL;
    if (*queue == NULL) {
        *queue = p;
    } else {
        thread q = *queue;
        while (q->next)
 390:	24 81       	ldd	r18, Z+4	; 0x04
 392:	35 81       	ldd	r19, Z+5	; 0x05
 394:	21 15       	cp	r18, r1
 396:	31 05       	cpc	r19, r1
 398:	d1 f7       	brne	.-12     	; 0x38e <enqueue+0x1c>
            q = q->next;
        q->next = p;
 39a:	95 83       	std	Z+5, r25	; 0x05
 39c:	84 83       	std	Z+4, r24	; 0x04
 39e:	08 95       	ret

000003a0 <dequeue>:
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 3a0:	dc 01       	movw	r26, r24
 3a2:	ed 91       	ld	r30, X+
 3a4:	fc 91       	ld	r31, X
 3a6:	11 97       	sbiw	r26, 0x01	; 1
    if (*queue) {
 3a8:	30 97       	sbiw	r30, 0x00	; 0
 3aa:	09 f4       	brne	.+2      	; 0x3ae <dequeue+0xe>
 3ac:	ff cf       	rjmp	.-2      	; 0x3ac <dequeue+0xc>
        *queue = (*queue)->next;
 3ae:	24 81       	ldd	r18, Z+4	; 0x04
 3b0:	35 81       	ldd	r19, Z+5	; 0x05
 3b2:	2d 93       	st	X+, r18
 3b4:	3c 93       	st	X, r19
    } else {
        // Empty queue, kernel panic!!!
        while (1) ;  // not much else to do...
    }
    return p;
}
 3b6:	cf 01       	movw	r24, r30
 3b8:	08 95       	ret

000003ba <dispatch>:

static void dispatch(thread next) {
 3ba:	cf 93       	push	r28
 3bc:	df 93       	push	r29
 3be:	00 d0       	rcall	.+0      	; 0x3c0 <dispatch+0x6>
 3c0:	cd b7       	in	r28, 0x3d	; 61
 3c2:	de b7       	in	r29, 0x3e	; 62
 3c4:	9a 83       	std	Y+2, r25	; 0x02
 3c6:	89 83       	std	Y+1, r24	; 0x01
    if (setjmp(current->context) == 0) {
 3c8:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <current>
 3cc:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <current+0x1>
 3d0:	06 96       	adiw	r24, 0x06	; 6
 3d2:	0e 94 5c 03 	call	0x6b8	; 0x6b8 <setjmp>
 3d6:	89 2b       	or	r24, r25
 3d8:	59 f4       	brne	.+22     	; 0x3f0 <dispatch+0x36>
        current = next;
 3da:	89 81       	ldd	r24, Y+1	; 0x01
 3dc:	9a 81       	ldd	r25, Y+2	; 0x02
 3de:	90 93 29 01 	sts	0x0129, r25	; 0x800129 <current+0x1>
 3e2:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <current>
        longjmp(next->context,1);
 3e6:	61 e0       	ldi	r22, 0x01	; 1
 3e8:	70 e0       	ldi	r23, 0x00	; 0
 3ea:	06 96       	adiw	r24, 0x06	; 6
 3ec:	0e 94 7c 03 	call	0x6f8	; 0x6f8 <longjmp>
    }
}
 3f0:	0f 90       	pop	r0
 3f2:	0f 90       	pop	r0
 3f4:	df 91       	pop	r29
 3f6:	cf 91       	pop	r28
 3f8:	08 95       	ret

000003fa <spawn>:

void spawn(void (* function)(int), int arg) {
 3fa:	ef 92       	push	r14
 3fc:	ff 92       	push	r15
 3fe:	0f 93       	push	r16
 400:	1f 93       	push	r17
 402:	cf 93       	push	r28
 404:	df 93       	push	r29
 406:	00 d0       	rcall	.+0      	; 0x408 <__DATA_REGION_LENGTH__+0x8>
 408:	cd b7       	in	r28, 0x3d	; 61
 40a:	de b7       	in	r29, 0x3e	; 62
 40c:	7c 01       	movw	r14, r24
 40e:	8b 01       	movw	r16, r22
    thread newp;

    DISABLE();
 410:	f8 94       	cli
    if (!initialized) initialize();
 412:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <initialized>
 416:	90 91 33 01 	lds	r25, 0x0133	; 0x800133 <initialized+0x1>
 41a:	89 2b       	or	r24, r25
 41c:	11 f4       	brne	.+4      	; 0x422 <__DATA_REGION_LENGTH__+0x22>
 41e:	0e 94 73 01 	call	0x2e6	; 0x2e6 <initialize>

    newp = dequeue(&freeQ);
 422:	8a e2       	ldi	r24, 0x2A	; 42
 424:	91 e0       	ldi	r25, 0x01	; 1
 426:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <dequeue>
 42a:	9a 83       	std	Y+2, r25	; 0x02
 42c:	89 83       	std	Y+1, r24	; 0x01
    newp->function = function;
 42e:	fc 01       	movw	r30, r24
 430:	f1 82       	std	Z+1, r15	; 0x01
 432:	e0 82       	st	Z, r14
    newp->arg = arg;
 434:	13 83       	std	Z+3, r17	; 0x03
 436:	02 83       	std	Z+2, r16	; 0x02
    newp->next = NULL;
 438:	15 82       	std	Z+5, r1	; 0x05
 43a:	14 82       	std	Z+4, r1	; 0x04
    if (setjmp(newp->context) == 1) {
 43c:	06 96       	adiw	r24, 0x06	; 6
 43e:	0e 94 5c 03 	call	0x6b8	; 0x6b8 <setjmp>
 442:	01 97       	sbiw	r24, 0x01	; 1
 444:	e1 f4       	brne	.+56     	; 0x47e <__DATA_REGION_LENGTH__+0x7e>
        ENABLE();
 446:	78 94       	sei
        current->function(current->arg);
 448:	a0 91 28 01 	lds	r26, 0x0128	; 0x800128 <current>
 44c:	b0 91 29 01 	lds	r27, 0x0129	; 0x800129 <current+0x1>
 450:	ed 91       	ld	r30, X+
 452:	fc 91       	ld	r31, X
 454:	11 97       	sbiw	r26, 0x01	; 1
 456:	12 96       	adiw	r26, 0x02	; 2
 458:	8d 91       	ld	r24, X+
 45a:	9c 91       	ld	r25, X
 45c:	13 97       	sbiw	r26, 0x03	; 3
 45e:	09 95       	icall
        DISABLE();
 460:	f8 94       	cli
        enqueue(current, &freeQ);
 462:	6a e2       	ldi	r22, 0x2A	; 42
 464:	71 e0       	ldi	r23, 0x01	; 1
 466:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <current>
 46a:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <current+0x1>
 46e:	0e 94 b9 01 	call	0x372	; 0x372 <enqueue>
        dispatch(dequeue(&readyQ));
 472:	84 e3       	ldi	r24, 0x34	; 52
 474:	91 e0       	ldi	r25, 0x01	; 1
 476:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <dequeue>
 47a:	0e 94 dd 01 	call	0x3ba	; 0x3ba <dispatch>
    }
    SETSTACK(&newp->context, &newp->stack);
 47e:	e9 81       	ldd	r30, Y+1	; 0x01
 480:	fa 81       	ldd	r31, Y+2	; 0x02
 482:	36 96       	adiw	r30, 0x06	; 6
 484:	89 81       	ldd	r24, Y+1	; 0x01
 486:	9a 81       	ldd	r25, Y+2	; 0x02
 488:	87 59       	subi	r24, 0x97	; 151
 48a:	9f 4f       	sbci	r25, 0xFF	; 255
 48c:	91 8b       	std	Z+17, r25	; 0x11
 48e:	80 8b       	std	Z+16, r24	; 0x10
 490:	e9 81       	ldd	r30, Y+1	; 0x01
 492:	fa 81       	ldd	r31, Y+2	; 0x02
 494:	91 8f       	std	Z+25, r25	; 0x19
 496:	80 8f       	std	Z+24, r24	; 0x18

    enqueue(newp, &readyQ);
 498:	64 e3       	ldi	r22, 0x34	; 52
 49a:	71 e0       	ldi	r23, 0x01	; 1
 49c:	cf 01       	movw	r24, r30
 49e:	0e 94 b9 01 	call	0x372	; 0x372 <enqueue>
    ENABLE();
 4a2:	78 94       	sei
}
 4a4:	0f 90       	pop	r0
 4a6:	0f 90       	pop	r0
 4a8:	df 91       	pop	r29
 4aa:	cf 91       	pop	r28
 4ac:	1f 91       	pop	r17
 4ae:	0f 91       	pop	r16
 4b0:	ff 90       	pop	r15
 4b2:	ef 90       	pop	r14
 4b4:	08 95       	ret

000004b6 <yield>:

void yield(void) {
	// Pluck the first thread from the queue
	// Enqueue the thread that was plucked
	enqueue(current,&readyQ);
 4b6:	64 e3       	ldi	r22, 0x34	; 52
 4b8:	71 e0       	ldi	r23, 0x01	; 1
 4ba:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <current>
 4be:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <current+0x1>
 4c2:	0e 94 b9 01 	call	0x372	; 0x372 <enqueue>
	// Dequeue and execute next thread
	dispatch(dequeue(&readyQ));
 4c6:	84 e3       	ldi	r24, 0x34	; 52
 4c8:	91 e0       	ldi	r25, 0x01	; 1
 4ca:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <dequeue>
 4ce:	0e 94 dd 01 	call	0x3ba	; 0x3ba <dispatch>
 4d2:	08 95       	ret

000004d4 <__vector_3>:
}


ISR(PCINT1_vect) {
 4d4:	1f 92       	push	r1
 4d6:	0f 92       	push	r0
 4d8:	0f b6       	in	r0, 0x3f	; 63
 4da:	0f 92       	push	r0
 4dc:	11 24       	eor	r1, r1
 4de:	2f 93       	push	r18
 4e0:	3f 93       	push	r19
 4e2:	4f 93       	push	r20
 4e4:	5f 93       	push	r21
 4e6:	6f 93       	push	r22
 4e8:	7f 93       	push	r23
 4ea:	8f 93       	push	r24
 4ec:	9f 93       	push	r25
 4ee:	af 93       	push	r26
 4f0:	bf 93       	push	r27
 4f2:	ef 93       	push	r30
 4f4:	ff 93       	push	r31
	// Yield only on press, not release
	if(0==(PINB&(1<<7))>>7)
 4f6:	1f 9b       	sbis	0x03, 7	; 3
		yield();
 4f8:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <yield>
	//code for interrupt handler
}
 4fc:	ff 91       	pop	r31
 4fe:	ef 91       	pop	r30
 500:	bf 91       	pop	r27
 502:	af 91       	pop	r26
 504:	9f 91       	pop	r25
 506:	8f 91       	pop	r24
 508:	7f 91       	pop	r23
 50a:	6f 91       	pop	r22
 50c:	5f 91       	pop	r21
 50e:	4f 91       	pop	r20
 510:	3f 91       	pop	r19
 512:	2f 91       	pop	r18
 514:	0f 90       	pop	r0
 516:	0f be       	out	0x3f, r0	; 63
 518:	0f 90       	pop	r0
 51a:	1f 90       	pop	r1
 51c:	18 95       	reti

0000051e <__vector_7>:

ISR(TIMER1_COMPA_vect){
 51e:	1f 92       	push	r1
 520:	0f 92       	push	r0
 522:	0f b6       	in	r0, 0x3f	; 63
 524:	0f 92       	push	r0
 526:	11 24       	eor	r1, r1
 528:	2f 93       	push	r18
 52a:	3f 93       	push	r19
 52c:	4f 93       	push	r20
 52e:	5f 93       	push	r21
 530:	6f 93       	push	r22
 532:	7f 93       	push	r23
 534:	8f 93       	push	r24
 536:	9f 93       	push	r25
 538:	af 93       	push	r26
 53a:	bf 93       	push	r27
 53c:	ef 93       	push	r30
 53e:	ff 93       	push	r31
	volatile uint16_t * timer = (uint16_t *)0x84;
	*timer = 0;
 540:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7fc085>
 544:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7fc084>
	yield();
 548:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <yield>
}
 54c:	ff 91       	pop	r31
 54e:	ef 91       	pop	r30
 550:	bf 91       	pop	r27
 552:	af 91       	pop	r26
 554:	9f 91       	pop	r25
 556:	8f 91       	pop	r24
 558:	7f 91       	pop	r23
 55a:	6f 91       	pop	r22
 55c:	5f 91       	pop	r21
 55e:	4f 91       	pop	r20
 560:	3f 91       	pop	r19
 562:	2f 91       	pop	r18
 564:	0f 90       	pop	r0
 566:	0f be       	out	0x3f, r0	; 63
 568:	0f 90       	pop	r0
 56a:	1f 90       	pop	r1
 56c:	18 95       	reti

0000056e <lock>:

void lock(mutex *m) {
 56e:	cf 93       	push	r28
 570:	df 93       	push	r29
	DISABLE();
 572:	f8 94       	cli
	if(m->locked==0){
 574:	fc 01       	movw	r30, r24
 576:	20 81       	ld	r18, Z
 578:	31 81       	ldd	r19, Z+1	; 0x01
 57a:	23 2b       	or	r18, r19
 57c:	31 f4       	brne	.+12     	; 0x58a <lock+0x1c>
		m->locked = 1;
 57e:	21 e0       	ldi	r18, 0x01	; 1
 580:	30 e0       	ldi	r19, 0x00	; 0
 582:	31 83       	std	Z+1, r19	; 0x01
 584:	20 83       	st	Z, r18
		ENABLE();
 586:	78 94       	sei
		return;
 588:	1a c0       	rjmp	.+52     	; 0x5be <lock+0x50>
	}
	else{
		enqueue(current,&(m->waitQ));
 58a:	ec 01       	movw	r28, r24
 58c:	22 96       	adiw	r28, 0x02	; 2
 58e:	be 01       	movw	r22, r28
 590:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <current>
 594:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <current+0x1>
 598:	0e 94 b9 01 	call	0x372	; 0x372 <enqueue>
		if(readyQ!=NULL)
 59c:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <readyQ>
 5a0:	90 91 35 01 	lds	r25, 0x0135	; 0x800135 <readyQ+0x1>
 5a4:	89 2b       	or	r24, r25
 5a6:	39 f0       	breq	.+14     	; 0x5b6 <lock+0x48>
			dispatch(dequeue(&readyQ));
 5a8:	84 e3       	ldi	r24, 0x34	; 52
 5aa:	91 e0       	ldi	r25, 0x01	; 1
 5ac:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <dequeue>
 5b0:	0e 94 dd 01 	call	0x3ba	; 0x3ba <dispatch>
 5b4:	03 c0       	rjmp	.+6      	; 0x5bc <lock+0x4e>
		else
			dispatch(&(m->waitQ));
 5b6:	ce 01       	movw	r24, r28
 5b8:	0e 94 dd 01 	call	0x3ba	; 0x3ba <dispatch>
	}	
	ENABLE();
 5bc:	78 94       	sei
}
 5be:	df 91       	pop	r29
 5c0:	cf 91       	pop	r28
 5c2:	08 95       	ret

000005c4 <unlock>:

void unlock(mutex *m) {
 5c4:	cf 93       	push	r28
 5c6:	df 93       	push	r29
	DISABLE();
 5c8:	f8 94       	cli
	if(m->locked==0){
 5ca:	fc 01       	movw	r30, r24
 5cc:	20 81       	ld	r18, Z
 5ce:	31 81       	ldd	r19, Z+1	; 0x01
 5d0:	23 2b       	or	r18, r19
 5d2:	11 f4       	brne	.+4      	; 0x5d8 <unlock+0x14>
		ENABLE();
 5d4:	78 94       	sei
		return;
 5d6:	1e c0       	rjmp	.+60     	; 0x614 <unlock+0x50>
 5d8:	ec 01       	movw	r28, r24
	}
	enqueue(current,&readyQ);
 5da:	64 e3       	ldi	r22, 0x34	; 52
 5dc:	71 e0       	ldi	r23, 0x01	; 1
 5de:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <current>
 5e2:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <current+0x1>
 5e6:	0e 94 b9 01 	call	0x372	; 0x372 <enqueue>
	if(m->waitQ!=NULL){
 5ea:	8a 81       	ldd	r24, Y+2	; 0x02
 5ec:	9b 81       	ldd	r25, Y+3	; 0x03
 5ee:	89 2b       	or	r24, r25
 5f0:	41 f0       	breq	.+16     	; 0x602 <unlock+0x3e>
		ENABLE();
 5f2:	78 94       	sei
		dispatch(dequeue(&(m->waitQ)));
 5f4:	ce 01       	movw	r24, r28
 5f6:	02 96       	adiw	r24, 0x02	; 2
 5f8:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <dequeue>
 5fc:	0e 94 dd 01 	call	0x3ba	; 0x3ba <dispatch>
 600:	09 c0       	rjmp	.+18     	; 0x614 <unlock+0x50>
	}
	else{
		m->locked = 0;
 602:	19 82       	std	Y+1, r1	; 0x01
 604:	18 82       	st	Y, r1
		ENABLE();
 606:	78 94       	sei
		dispatch(dequeue(&readyQ));
 608:	84 e3       	ldi	r24, 0x34	; 52
 60a:	91 e0       	ldi	r25, 0x01	; 1
 60c:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <dequeue>
 610:	0e 94 dd 01 	call	0x3ba	; 0x3ba <dispatch>
		
		
	}
	return;

}
 614:	df 91       	pop	r29
 616:	cf 91       	pop	r28
 618:	08 95       	ret

0000061a <init>:


void init(void){
	// Setting power options
	CLKPR = 0x80;
 61a:	e1 e6       	ldi	r30, 0x61	; 97
 61c:	f0 e0       	ldi	r31, 0x00	; 0
 61e:	80 e8       	ldi	r24, 0x80	; 128
 620:	80 83       	st	Z, r24
	CLKPR = 0X00;
 622:	10 82       	st	Z, r1
	
	// Setting the pre-scaling factor to 256
	TCCR1B = TCCR1B|TIMER_SCALING_1024;
 624:	e1 e8       	ldi	r30, 0x81	; 129
 626:	f0 e0       	ldi	r31, 0x00	; 0
 628:	80 81       	ld	r24, Z
 62a:	85 60       	ori	r24, 0x05	; 5
 62c:	80 83       	st	Z, r24
	
	
	
	
	// Setting the pull up
	PORTB = PORTB|(1<<7);
 62e:	85 b1       	in	r24, 0x05	; 5
 630:	80 68       	ori	r24, 0x80	; 128
 632:	85 b9       	out	0x05, r24	; 5
 634:	08 95       	ret

00000636 <__divmodsi4>:
 636:	05 2e       	mov	r0, r21
 638:	97 fb       	bst	r25, 7
 63a:	1e f4       	brtc	.+6      	; 0x642 <__divmodsi4+0xc>
 63c:	00 94       	com	r0
 63e:	0e 94 32 03 	call	0x664	; 0x664 <__negsi2>
 642:	57 fd       	sbrc	r21, 7
 644:	07 d0       	rcall	.+14     	; 0x654 <__divmodsi4_neg2>
 646:	0e 94 3a 03 	call	0x674	; 0x674 <__udivmodsi4>
 64a:	07 fc       	sbrc	r0, 7
 64c:	03 d0       	rcall	.+6      	; 0x654 <__divmodsi4_neg2>
 64e:	4e f4       	brtc	.+18     	; 0x662 <__divmodsi4_exit>
 650:	0c 94 32 03 	jmp	0x664	; 0x664 <__negsi2>

00000654 <__divmodsi4_neg2>:
 654:	50 95       	com	r21
 656:	40 95       	com	r20
 658:	30 95       	com	r19
 65a:	21 95       	neg	r18
 65c:	3f 4f       	sbci	r19, 0xFF	; 255
 65e:	4f 4f       	sbci	r20, 0xFF	; 255
 660:	5f 4f       	sbci	r21, 0xFF	; 255

00000662 <__divmodsi4_exit>:
 662:	08 95       	ret

00000664 <__negsi2>:
 664:	90 95       	com	r25
 666:	80 95       	com	r24
 668:	70 95       	com	r23
 66a:	61 95       	neg	r22
 66c:	7f 4f       	sbci	r23, 0xFF	; 255
 66e:	8f 4f       	sbci	r24, 0xFF	; 255
 670:	9f 4f       	sbci	r25, 0xFF	; 255
 672:	08 95       	ret

00000674 <__udivmodsi4>:
 674:	a1 e2       	ldi	r26, 0x21	; 33
 676:	1a 2e       	mov	r1, r26
 678:	aa 1b       	sub	r26, r26
 67a:	bb 1b       	sub	r27, r27
 67c:	fd 01       	movw	r30, r26
 67e:	0d c0       	rjmp	.+26     	; 0x69a <__udivmodsi4_ep>

00000680 <__udivmodsi4_loop>:
 680:	aa 1f       	adc	r26, r26
 682:	bb 1f       	adc	r27, r27
 684:	ee 1f       	adc	r30, r30
 686:	ff 1f       	adc	r31, r31
 688:	a2 17       	cp	r26, r18
 68a:	b3 07       	cpc	r27, r19
 68c:	e4 07       	cpc	r30, r20
 68e:	f5 07       	cpc	r31, r21
 690:	20 f0       	brcs	.+8      	; 0x69a <__udivmodsi4_ep>
 692:	a2 1b       	sub	r26, r18
 694:	b3 0b       	sbc	r27, r19
 696:	e4 0b       	sbc	r30, r20
 698:	f5 0b       	sbc	r31, r21

0000069a <__udivmodsi4_ep>:
 69a:	66 1f       	adc	r22, r22
 69c:	77 1f       	adc	r23, r23
 69e:	88 1f       	adc	r24, r24
 6a0:	99 1f       	adc	r25, r25
 6a2:	1a 94       	dec	r1
 6a4:	69 f7       	brne	.-38     	; 0x680 <__udivmodsi4_loop>
 6a6:	60 95       	com	r22
 6a8:	70 95       	com	r23
 6aa:	80 95       	com	r24
 6ac:	90 95       	com	r25
 6ae:	9b 01       	movw	r18, r22
 6b0:	ac 01       	movw	r20, r24
 6b2:	bd 01       	movw	r22, r26
 6b4:	cf 01       	movw	r24, r30
 6b6:	08 95       	ret

000006b8 <setjmp>:
 6b8:	dc 01       	movw	r26, r24
 6ba:	2d 92       	st	X+, r2
 6bc:	3d 92       	st	X+, r3
 6be:	4d 92       	st	X+, r4
 6c0:	5d 92       	st	X+, r5
 6c2:	6d 92       	st	X+, r6
 6c4:	7d 92       	st	X+, r7
 6c6:	8d 92       	st	X+, r8
 6c8:	9d 92       	st	X+, r9
 6ca:	ad 92       	st	X+, r10
 6cc:	bd 92       	st	X+, r11
 6ce:	cd 92       	st	X+, r12
 6d0:	dd 92       	st	X+, r13
 6d2:	ed 92       	st	X+, r14
 6d4:	fd 92       	st	X+, r15
 6d6:	0d 93       	st	X+, r16
 6d8:	1d 93       	st	X+, r17
 6da:	cd 93       	st	X+, r28
 6dc:	dd 93       	st	X+, r29
 6de:	ff 91       	pop	r31
 6e0:	ef 91       	pop	r30
 6e2:	8d b7       	in	r24, 0x3d	; 61
 6e4:	8d 93       	st	X+, r24
 6e6:	8e b7       	in	r24, 0x3e	; 62
 6e8:	8d 93       	st	X+, r24
 6ea:	8f b7       	in	r24, 0x3f	; 63
 6ec:	8d 93       	st	X+, r24
 6ee:	ed 93       	st	X+, r30
 6f0:	fd 93       	st	X+, r31
 6f2:	88 27       	eor	r24, r24
 6f4:	99 27       	eor	r25, r25
 6f6:	09 94       	ijmp

000006f8 <longjmp>:
 6f8:	dc 01       	movw	r26, r24
 6fa:	cb 01       	movw	r24, r22
 6fc:	81 30       	cpi	r24, 0x01	; 1
 6fe:	91 05       	cpc	r25, r1
 700:	81 1d       	adc	r24, r1
 702:	2d 90       	ld	r2, X+
 704:	3d 90       	ld	r3, X+
 706:	4d 90       	ld	r4, X+
 708:	5d 90       	ld	r5, X+
 70a:	6d 90       	ld	r6, X+
 70c:	7d 90       	ld	r7, X+
 70e:	8d 90       	ld	r8, X+
 710:	9d 90       	ld	r9, X+
 712:	ad 90       	ld	r10, X+
 714:	bd 90       	ld	r11, X+
 716:	cd 90       	ld	r12, X+
 718:	dd 90       	ld	r13, X+
 71a:	ed 90       	ld	r14, X+
 71c:	fd 90       	ld	r15, X+
 71e:	0d 91       	ld	r16, X+
 720:	1d 91       	ld	r17, X+
 722:	cd 91       	ld	r28, X+
 724:	dd 91       	ld	r29, X+
 726:	ed 91       	ld	r30, X+
 728:	fd 91       	ld	r31, X+
 72a:	0d 90       	ld	r0, X+
 72c:	f8 94       	cli
 72e:	fe bf       	out	0x3e, r31	; 62
 730:	0f be       	out	0x3f, r0	; 63
 732:	ed bf       	out	0x3d, r30	; 61
 734:	ed 91       	ld	r30, X+
 736:	fd 91       	ld	r31, X+
 738:	09 94       	ijmp

0000073a <_exit>:
 73a:	f8 94       	cli

0000073c <__stop_program>:
 73c:	ff cf       	rjmp	.-2      	; 0x73c <__stop_program>
