Resolving CUDA runtime library...
	libcudart.so => /home/ag/local/gpgpu/lib/gcc-4.5.4/cuda-4020/release/libcudart.so (0x00007f972d242000)


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
d33340b430a6e04bc28f1bb6088c0bd2  /data/bigdata/2_Gpgpu_Architecture/parboil/benchmarks/sgemm/build/cuda_default/sgemm
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=src/cuda/main.cu
self exe links to: /data/bigdata/2_Gpgpu_Architecture/parboil/benchmarks/sgemm/build/cuda_default/sgemm
Running md5sum using "md5sum /data/bigdata/2_Gpgpu_Architecture/parboil/benchmarks/sgemm/build/cuda_default/sgemm "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /data/bigdata/2_Gpgpu_Architecture/parboil/benchmarks/sgemm/build/cuda_default/sgemm > _cuobjdump_complete_output_0QZOB2"
Parsing file _cuobjdump_complete_output_0QZOB2
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: src/cuda/main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z9mysgemmNTPKfiS0_iPfiiff : hostFun 0x0x402201, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot0" from 0x0 to 0x40
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_36391_35_non_const_b_s" from 0x0 to 0x200 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9mysgemmNTPKfiS0_iPfiiff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9mysgemmNTPKfiS0_iPfiiff'...
GPGPU-Sim PTX: Finding dominators for '_Z9mysgemmNTPKfiS0_iPfiiff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9mysgemmNTPKfiS0_iPfiiff'...
GPGPU-Sim PTX: Finding postdominators for '_Z9mysgemmNTPKfiS0_iPfiiff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9mysgemmNTPKfiS0_iPfiiff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9mysgemmNTPKfiS0_iPfiiff'...
GPGPU-Sim PTX: reconvergence points for _Z9mysgemmNTPKfiS0_iPfiiff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:56) @%p2 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (_1.ptx:76) mov.u32 %r22, %tid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0a8 (_1.ptx:72) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x058 (_1.ptx:54) setp.lt.s32 %p1, %r52, 16;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x110 (_1.ptx:96) @%p4 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:198) mov.u32 %r45, %ctaid.y;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c0 (_1.ptx:129) @%p6 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:186) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (_1.ptx:147) @%p8 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (_1.ptx:181) add.s32 %r54, %r54, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a0 (_1.ptx:173) bra.uni BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (_1.ptx:145) setp.lt.s32 %p7, %r55, 16;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2b0 (_1.ptx:182) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:127) setp.lt.s32 %p5, %r54, 8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2c8 (_1.ptx:194) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:94) setp.lt.s32 %p3, %r53, %r4;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x300 (_1.ptx:210) @%p10 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a8 (_1.ptx:242) ret;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3a0 (_1.ptx:238) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:208) setp.lt.s32 %p9, %r56, 16;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9mysgemmNTPKfiS0_iPfiiff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9mysgemmNTPKfiS0_iPfiiff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Lz1SQ4"
Running: cat _ptx_Lz1SQ4 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Ei5X56
CF_UTILS: Static Branch stats
extrinsic: 8, intrinsic: 2
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Ei5X56_lab --output-file  /dev/null 2> _ptx_Lz1SQ4info"
GPGPU-Sim PTX: Kernel '_Z9mysgemmNTPKfiS0_iPfiiff' : regs=20, lmem=0, smem=512, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Lz1SQ4 _ptx2_Ei5X56 _ptx_Lz1SQ4info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x402201 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z9mysgemmNTPKfiS0_iPfiiff' to stream 0, gridDim= (1,10,1) blockDim = (16,8,1) 
kernel '_Z9mysgemmNTPKfiS0_iPfiiff' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 7680 (ipc=15.4) sim_rate=7680 (inst/sec) elapsed = 0:0:00:01 / Wed Dec  9 00:54:05 2015
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,9,0) tid=(15,3,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,5,0) tid=(15,5,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 476288 (ipc=86.6) sim_rate=238144 (inst/sec) elapsed = 0:0:00:02 / Wed Dec  9 00:54:07 2015
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,6,0) tid=(15,1,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,3,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 922848 (ipc=102.5) sim_rate=307616 (inst/sec) elapsed = 0:0:00:03 / Wed Dec  9 00:54:08 2015
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,7,0) tid=(15,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 1570720 (ipc=125.7) sim_rate=392680 (inst/sec) elapsed = 0:0:00:04 / Wed Dec  9 00:54:09 2015
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,9,0) tid=(15,3,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,9,0) tid=(15,7,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,9,0) tid=(15,1,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 2163520 (ipc=139.6) sim_rate=432704 (inst/sec) elapsed = 0:0:00:05 / Wed Dec  9 00:54:10 2015
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,6,0) tid=(15,3,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,8,0) tid=(15,3,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,9,0) tid=(15,5,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 2746560 (ipc=148.5) sim_rate=457760 (inst/sec) elapsed = 0:0:00:06 / Wed Dec  9 00:54:11 2015
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,6,0) tid=(15,3,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,7,0) tid=(15,1,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,9,0) tid=(15,7,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 3406336 (ipc=154.8) sim_rate=486619 (inst/sec) elapsed = 0:0:00:07 / Wed Dec  9 00:54:12 2015
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,8,0) tid=(15,5,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,7,0) tid=(15,5,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,8,0) tid=(15,3,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 3922304 (ipc=156.9) sim_rate=490288 (inst/sec) elapsed = 0:0:00:08 / Wed Dec  9 00:54:13 2015
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 4510400 (ipc=161.1) sim_rate=501155 (inst/sec) elapsed = 0:0:00:09 / Wed Dec  9 00:54:14 2015
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,8,0) tid=(15,1,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,8,0) tid=(15,3,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(0,4,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 5168128 (ipc=164.1) sim_rate=516812 (inst/sec) elapsed = 0:0:00:10 / Wed Dec  9 00:54:15 2015
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(0,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 5769312 (ipc=167.2) sim_rate=524482 (inst/sec) elapsed = 0:0:00:11 / Wed Dec  9 00:54:16 2015
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,8,0) tid=(15,1,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(0,8,0) tid=(15,7,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,5,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 6326816 (ipc=168.7) sim_rate=527234 (inst/sec) elapsed = 0:0:00:12 / Wed Dec  9 00:54:17 2015
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,9,0) tid=(15,5,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,6,0) tid=(15,3,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 6913984 (ipc=170.7) sim_rate=531844 (inst/sec) elapsed = 0:0:00:13 / Wed Dec  9 00:54:18 2015
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,8,0) tid=(15,3,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(0,9,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 7530560 (ipc=171.1) sim_rate=537897 (inst/sec) elapsed = 0:0:00:14 / Wed Dec  9 00:54:19 2015
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(0,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(0,8,0) tid=(15,1,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(0,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(0,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,6,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 8086112 (ipc=172.0) sim_rate=539074 (inst/sec) elapsed = 0:0:00:15 / Wed Dec  9 00:54:20 2015
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(0,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(0,9,0) tid=(15,5,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 8674400 (ipc=173.5) sim_rate=542150 (inst/sec) elapsed = 0:0:00:16 / Wed Dec  9 00:54:21 2015
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(0,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(0,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(0,9,0) tid=(15,5,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 9276096 (ipc=175.0) sim_rate=545652 (inst/sec) elapsed = 0:0:00:17 / Wed Dec  9 00:54:22 2015
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(0,7,0) tid=(15,1,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(0,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(0,6,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 9932544 (ipc=175.8) sim_rate=551808 (inst/sec) elapsed = 0:0:00:18 / Wed Dec  9 00:54:23 2015
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(0,5,0) tid=(15,5,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(0,8,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 10526528 (ipc=176.9) sim_rate=554027 (inst/sec) elapsed = 0:0:00:19 / Wed Dec  9 00:54:24 2015
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(0,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(0,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(0,8,0) tid=(15,5,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(0,0,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 11105984 (ipc=176.3) sim_rate=555299 (inst/sec) elapsed = 0:0:00:20 / Wed Dec  9 00:54:25 2015
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(0,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(0,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(0,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(0,8,0) tid=(15,7,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(0,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,8,0) tid=(15,5,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(0,3,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 11696032 (ipc=177.2) sim_rate=556953 (inst/sec) elapsed = 0:0:00:21 / Wed Dec  9 00:54:26 2015
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(0,5,0) tid=(15,5,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(0,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(0,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(0,9,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 12294208 (ipc=178.2) sim_rate=558827 (inst/sec) elapsed = 0:0:00:22 / Wed Dec  9 00:54:27 2015
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(0,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(0,8,0) tid=(15,1,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(0,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(0,6,0) tid=(15,1,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 12863840 (ipc=178.7) sim_rate=559297 (inst/sec) elapsed = 0:0:00:23 / Wed Dec  9 00:54:28 2015
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(0,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 13453504 (ipc=179.4) sim_rate=560562 (inst/sec) elapsed = 0:0:00:24 / Wed Dec  9 00:54:29 2015
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(0,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(0,8,0) tid=(15,7,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(0,6,0) tid=(15,3,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 14081312 (ipc=179.4) sim_rate=563252 (inst/sec) elapsed = 0:0:00:25 / Wed Dec  9 00:54:30 2015
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 14611584 (ipc=179.3) sim_rate=561984 (inst/sec) elapsed = 0:0:00:26 / Wed Dec  9 00:54:31 2015
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(0,7,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 15307520 (ipc=180.1) sim_rate=566945 (inst/sec) elapsed = 0:0:00:27 / Wed Dec  9 00:54:32 2015
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(0,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(0,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(0,9,0) tid=(15,3,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 15870560 (ipc=180.3) sim_rate=566805 (inst/sec) elapsed = 0:0:00:28 / Wed Dec  9 00:54:33 2015
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(0,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(0,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(0,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(0,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(0,9,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 16462496 (ipc=180.9) sim_rate=567672 (inst/sec) elapsed = 0:0:00:29 / Wed Dec  9 00:54:34 2015
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(0,9,0) tid=(15,3,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(0,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(0,7,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 17054176 (ipc=181.4) sim_rate=568472 (inst/sec) elapsed = 0:0:00:30 / Wed Dec  9 00:54:35 2015
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(0,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(0,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(0,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(0,5,0) tid=(15,5,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(0,9,0) tid=(15,5,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(0,9,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 17635680 (ipc=180.9) sim_rate=568892 (inst/sec) elapsed = 0:0:00:31 / Wed Dec  9 00:54:36 2015
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(0,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(0,8,0) tid=(15,3,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,2,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 18214976 (ipc=181.2) sim_rate=569218 (inst/sec) elapsed = 0:0:00:32 / Wed Dec  9 00:54:37 2015
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(0,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(0,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(0,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(0,1,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 18877856 (ipc=181.5) sim_rate=572056 (inst/sec) elapsed = 0:0:00:33 / Wed Dec  9 00:54:38 2015
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,7,0) tid=(15,1,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(0,8,0) tid=(15,5,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 19476352 (ipc=182.0) sim_rate=572833 (inst/sec) elapsed = 0:0:00:34 / Wed Dec  9 00:54:39 2015
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(0,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(0,8,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 20071744 (ipc=182.5) sim_rate=573478 (inst/sec) elapsed = 0:0:00:35 / Wed Dec  9 00:54:40 2015
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(0,9,0) tid=(15,3,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(0,8,0) tid=(15,5,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(0,9,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 20622208 (ipc=182.5) sim_rate=572839 (inst/sec) elapsed = 0:0:00:36 / Wed Dec  9 00:54:41 2015
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(0,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(0,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(0,8,0) tid=(15,5,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(0,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(0,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(0,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 21238304 (ipc=182.3) sim_rate=574008 (inst/sec) elapsed = 0:0:00:37 / Wed Dec  9 00:54:42 2015
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(0,9,0) tid=(15,5,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(0,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(0,8,0) tid=(15,7,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(0,6,0) tid=(15,1,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(0,9,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 21831200 (ipc=182.7) sim_rate=574505 (inst/sec) elapsed = 0:0:00:38 / Wed Dec  9 00:54:43 2015
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(0,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(0,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(0,7,0) tid=(15,5,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(0,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(0,8,0) tid=(15,1,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 22479776 (ipc=182.8) sim_rate=576404 (inst/sec) elapsed = 0:0:00:39 / Wed Dec  9 00:54:44 2015
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(0,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(0,8,0) tid=(15,5,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(0,7,0) tid=(15,5,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(0,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(0,8,0) tid=(15,3,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(0,3,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 23077408 (ipc=183.2) sim_rate=576935 (inst/sec) elapsed = 0:0:00:40 / Wed Dec  9 00:54:45 2015
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(0,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(0,9,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 23623872 (ipc=183.1) sim_rate=576192 (inst/sec) elapsed = 0:0:00:41 / Wed Dec  9 00:54:46 2015
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(0,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(0,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(0,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(0,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(0,3,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 24214176 (ipc=183.4) sim_rate=576528 (inst/sec) elapsed = 0:0:00:42 / Wed Dec  9 00:54:47 2015
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(0,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(0,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(0,5,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 24825344 (ipc=183.2) sim_rate=577333 (inst/sec) elapsed = 0:0:00:43 / Wed Dec  9 00:54:48 2015
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(0,6,0) tid=(15,1,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(0,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(0,8,0) tid=(15,1,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(0,8,0) tid=(15,5,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(0,0,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 25376864 (ipc=183.2) sim_rate=576746 (inst/sec) elapsed = 0:0:00:44 / Wed Dec  9 00:54:49 2015
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(0,8,0) tid=(15,7,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(0,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(0,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(0,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(0,1,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 26077888 (ipc=183.6) sim_rate=579508 (inst/sec) elapsed = 0:0:00:45 / Wed Dec  9 00:54:50 2015
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(0,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 26638624 (ipc=183.7) sim_rate=579100 (inst/sec) elapsed = 0:0:00:46 / Wed Dec  9 00:54:51 2015
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(0,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(0,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(0,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(0,8,0) tid=(15,3,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(0,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(0,6,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 27224608 (ipc=184.0) sim_rate=579246 (inst/sec) elapsed = 0:0:00:47 / Wed Dec  9 00:54:52 2015
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(0,6,0) tid=(15,1,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(0,6,0) tid=(15,1,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(0,9,0) tid=(15,1,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(0,6,0) tid=(15,3,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(0,6,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 27816832 (ipc=184.2) sim_rate=579517 (inst/sec) elapsed = 0:0:00:48 / Wed Dec  9 00:54:53 2015
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(0,6,0) tid=(15,1,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(0,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(0,9,0) tid=(15,1,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(0,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(0,0,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 28395104 (ipc=183.8) sim_rate=579491 (inst/sec) elapsed = 0:0:00:49 / Wed Dec  9 00:54:54 2015
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(0,6,0) tid=(15,3,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,8,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 28984320 (ipc=184.0) sim_rate=579686 (inst/sec) elapsed = 0:0:00:50 / Wed Dec  9 00:54:55 2015
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(0,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(0,7,0) tid=(15,1,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(0,6,0) tid=(15,1,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 29568928 (ipc=184.2) sim_rate=579782 (inst/sec) elapsed = 0:0:00:51 / Wed Dec  9 00:54:56 2015
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(0,9,0) tid=(15,3,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(0,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(0,7,0) tid=(15,1,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(0,9,0) tid=(15,7,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(0,8,0) tid=(15,1,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(0,7,0) tid=(15,1,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 30227264 (ipc=184.3) sim_rate=581293 (inst/sec) elapsed = 0:0:00:52 / Wed Dec  9 00:54:57 2015
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(0,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(0,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(0,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 167000  inst.: 30820832 (ipc=184.6) sim_rate=581525 (inst/sec) elapsed = 0:0:00:53 / Wed Dec  9 00:54:58 2015
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(0,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(0,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(0,8,0) tid=(15,5,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(0,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 31358656 (ipc=184.5) sim_rate=580715 (inst/sec) elapsed = 0:0:00:54 / Wed Dec  9 00:54:59 2015
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(0,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(0,7,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 173500  inst.: 32001920 (ipc=184.4) sim_rate=581853 (inst/sec) elapsed = 0:0:00:55 / Wed Dec  9 00:55:00 2015
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(0,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(0,6,0) tid=(15,1,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(0,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(0,5,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 176500  inst.: 32596224 (ipc=184.7) sim_rate=582075 (inst/sec) elapsed = 0:0:00:56 / Wed Dec  9 00:55:01 2015
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(0,6,0) tid=(15,1,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(0,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(0,5,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 179500  inst.: 33145696 (ipc=184.7) sim_rate=581503 (inst/sec) elapsed = 0:0:00:57 / Wed Dec  9 00:55:02 2015
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(0,9,0) tid=(15,1,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(0,7,0) tid=(15,5,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(0,8,0) tid=(15,3,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(0,1,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 183000  inst.: 33842944 (ipc=184.9) sim_rate=583499 (inst/sec) elapsed = 0:0:00:58 / Wed Dec  9 00:55:03 2015
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(0,7,0) tid=(15,5,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(0,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 186000  inst.: 34397280 (ipc=184.9) sim_rate=583004 (inst/sec) elapsed = 0:0:00:59 / Wed Dec  9 00:55:04 2015
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(0,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(0,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(0,5,0) tid=(15,5,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(0,6,0) tid=(15,3,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 189500  inst.: 35026720 (ipc=184.8) sim_rate=583778 (inst/sec) elapsed = 0:0:01:00 / Wed Dec  9 00:55:05 2015
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(0,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(0,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(0,8,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 35610848 (ipc=185.0) sim_rate=583784 (inst/sec) elapsed = 0:0:01:01 / Wed Dec  9 00:55:06 2015
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(0,8,0) tid=(15,7,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(0,8,0) tid=(15,1,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(0,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(0,6,0) tid=(15,3,0)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(0,9,0) tid=(15,3,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(0,9,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 36164256 (ipc=185.0) sim_rate=583294 (inst/sec) elapsed = 0:0:01:02 / Wed Dec  9 00:55:07 2015
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(0,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(0,9,0) tid=(15,7,0)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(0,6,0) tid=(15,1,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(0,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(0,1,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 198500  inst.: 36751008 (ipc=185.1) sim_rate=583349 (inst/sec) elapsed = 0:0:01:03 / Wed Dec  9 00:55:08 2015
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(0,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(0,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(0,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 37412096 (ipc=185.2) sim_rate=584564 (inst/sec) elapsed = 0:0:01:04 / Wed Dec  9 00:55:09 2015
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(0,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(0,9,0) tid=(15,3,0)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 205000  inst.: 37997504 (ipc=185.4) sim_rate=584576 (inst/sec) elapsed = 0:0:01:05 / Wed Dec  9 00:55:10 2015
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(0,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(0,0,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 208000  inst.: 38521088 (ipc=185.2) sim_rate=583652 (inst/sec) elapsed = 0:0:01:06 / Wed Dec  9 00:55:11 2015
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(0,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(0,9,0) tid=(15,5,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 211500  inst.: 39178016 (ipc=185.2) sim_rate=584746 (inst/sec) elapsed = 0:0:01:07 / Wed Dec  9 00:55:12 2015
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(0,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(0,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(0,5,0) tid=(15,5,0)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(0,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(0,5,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 39759040 (ipc=185.4) sim_rate=584691 (inst/sec) elapsed = 0:0:01:08 / Wed Dec  9 00:55:13 2015
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(0,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(0,8,0) tid=(15,1,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(0,8,0) tid=(15,7,0)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(0,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 217500  inst.: 40344608 (ipc=185.5) sim_rate=584704 (inst/sec) elapsed = 0:0:01:09 / Wed Dec  9 00:55:14 2015
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(0,9,0) tid=(15,7,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(0,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(0,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(0,7,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 221000  inst.: 41002240 (ipc=185.5) sim_rate=585746 (inst/sec) elapsed = 0:0:01:10 / Wed Dec  9 00:55:15 2015
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(0,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(0,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(0,7,0) tid=(15,5,0)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(0,9,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 224000  inst.: 41593312 (ipc=185.7) sim_rate=585821 (inst/sec) elapsed = 0:0:01:11 / Wed Dec  9 00:55:16 2015
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(0,3,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 228000  inst.: 41899904 (ipc=183.8) sim_rate=581943 (inst/sec) elapsed = 0:0:01:12 / Wed Dec  9 00:55:17 2015
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(0,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(0,8,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (231797,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=1, name: '_Z9mysgemmNTPKfiS0_iPfiiff').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           b0       2176     0.058824        0.058824           68
          a8    extrinsic           58       2048     1.000000        1.000000           64
         110    intrinsic          2d0       1664     0.076923        0.076923           52
         1c0    extrinsic          2b8      13824     0.111111        0.111111          432
         210    extrinsic          2a8     208896     0.058824        0.058824         6528
         2a0    extrinsic          200     196608     1.000000        1.000000         6144
         2b0    extrinsic          1b0      12288     1.000000        1.000000          384
         2c8    intrinsic          100       1536     1.000000        1.000000           48
         300    extrinsic          3a8       2176     0.058824        0.058824           68
         3a0    extrinsic          2f0       2048     1.000000        1.000000           64


GPGPU-Sim uArch: Shader 9 finished CTA #0 (231801,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=1, name: '_Z9mysgemmNTPKfiS0_iPfiiff').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           b0       2176     0.058824        0.058824           68
          a8    extrinsic           58       2048     1.000000        1.000000           64
         110    intrinsic          2d0       1664     0.076923        0.076923           52
         1c0    extrinsic          2b8      13824     0.111111        0.111111          432
         210    extrinsic          2a8     208896     0.058824        0.058824         6528
         2a0    extrinsic          200     196608     1.000000        1.000000         6144
         2b0    extrinsic          1b0      12288     1.000000        1.000000          384
         2c8    intrinsic          100       1536     1.000000        1.000000           48
         300    extrinsic          3a8       2176     0.058824        0.058824           68
         3a0    extrinsic          2f0       2048     1.000000        1.000000           64


GPGPU-Sim uArch: Shader 2 finished CTA #0 (231810,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=1, name: '_Z9mysgemmNTPKfiS0_iPfiiff').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           b0       2176     0.058824        0.058824           68
          a8    extrinsic           58       2048     1.000000        1.000000           64
         110    intrinsic          2d0       1664     0.076923        0.076923           52
         1c0    extrinsic          2b8      13824     0.111111        0.111111          432
         210    extrinsic          2a8     208896     0.058824        0.058824         6528
         2a0    extrinsic          200     196608     1.000000        1.000000         6144
         2b0    extrinsic          1b0      12288     1.000000        1.000000          384
         2c8    intrinsic          100       1536     1.000000        1.000000           48
         300    extrinsic          3a8       2176     0.058824        0.058824           68
         3a0    extrinsic          2f0       2048     1.000000        1.000000           64


GPGPU-Sim uArch: Shader 7 finished CTA #0 (231810,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=1, name: '_Z9mysgemmNTPKfiS0_iPfiiff').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           b0       2176     0.058824        0.058824           68
          a8    extrinsic           58       2048     1.000000        1.000000           64
         110    intrinsic          2d0       1664     0.076923        0.076923           52
         1c0    extrinsic          2b8      13824     0.111111        0.111111          432
         210    extrinsic          2a8     208896     0.058824        0.058824         6528
         2a0    extrinsic          200     196608     1.000000        1.000000         6144
         2b0    extrinsic          1b0      12288     1.000000        1.000000          384
         2c8    intrinsic          100       1536     1.000000        1.000000           48
         300    extrinsic          3a8       2176     0.058824        0.058824           68
         3a0    extrinsic          2f0       2048     1.000000        1.000000           64


GPGPU-Sim uArch: Shader 6 finished CTA #0 (231823,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=1, name: '_Z9mysgemmNTPKfiS0_iPfiiff').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           b0       2176     0.058824        0.058824           68
          a8    extrinsic           58       2048     1.000000        1.000000           64
         110    intrinsic          2d0       1664     0.076923        0.076923           52
         1c0    extrinsic          2b8      13824     0.111111        0.111111          432
         210    extrinsic          2a8     208896     0.058824        0.058824         6528
         2a0    extrinsic          200     196608     1.000000        1.000000         6144
         2b0    extrinsic          1b0      12288     1.000000        1.000000          384
         2c8    intrinsic          100       1536     1.000000        1.000000           48
         300    extrinsic          3a8       2176     0.058824        0.058824           68
         3a0    extrinsic          2f0       2048     1.000000        1.000000           64


GPGPU-Sim uArch: Shader 4 finished CTA #0 (231841,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=1, name: '_Z9mysgemmNTPKfiS0_iPfiiff').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           b0       2176     0.058824        0.058824           68
          a8    extrinsic           58       2048     1.000000        1.000000           64
         110    intrinsic          2d0       1664     0.076923        0.076923           52
         1c0    extrinsic          2b8      13824     0.111111        0.111111          432
         210    extrinsic          2a8     208896     0.058824        0.058824         6528
         2a0    extrinsic          200     196608     1.000000        1.000000         6144
         2b0    extrinsic          1b0      12288     1.000000        1.000000          384
         2c8    intrinsic          100       1536     1.000000        1.000000           48
         300    extrinsic          3a8       2176     0.058824        0.058824           68
         3a0    extrinsic          2f0       2048     1.000000        1.000000           64


GPGPU-Sim uArch: Shader 8 finished CTA #0 (232118,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=1, name: '_Z9mysgemmNTPKfiS0_iPfiiff').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           b0       2176     0.058824        0.058824           68
          a8    extrinsic           58       2048     1.000000        1.000000           64
         110    intrinsic          2d0       1664     0.076923        0.076923           52
         1c0    extrinsic          2b8      13824     0.111111        0.111111          432
         210    extrinsic          2a8     208896     0.058824        0.058824         6528
         2a0    extrinsic          200     196608     1.000000        1.000000         6144
         2b0    extrinsic          1b0      12288     1.000000        1.000000          384
         2c8    intrinsic          100       1536     1.000000        1.000000           48
         300    extrinsic          3a8       2176     0.058824        0.058824           68
         3a0    extrinsic          2f0       2048     1.000000        1.000000           64


GPGPU-Sim uArch: Shader 10 finished CTA #0 (232139,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=1, name: '_Z9mysgemmNTPKfiS0_iPfiiff').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           b0       2176     0.058824        0.058824           68
          a8    extrinsic           58       2048     1.000000        1.000000           64
         110    intrinsic          2d0       1664     0.076923        0.076923           52
         1c0    extrinsic          2b8      13824     0.111111        0.111111          432
         210    extrinsic          2a8     208896     0.058824        0.058824         6528
         2a0    extrinsic          200     196608     1.000000        1.000000         6144
         2b0    extrinsic          1b0      12288     1.000000        1.000000          384
         2c8    intrinsic          100       1536     1.000000        1.000000           48
         300    extrinsic          3a8       2176     0.058824        0.058824           68
         3a0    extrinsic          2f0       2048     1.000000        1.000000           64


GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (232291,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=1, name: '_Z9mysgemmNTPKfiS0_iPfiiff').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           b0       2176     0.058824        0.058824           68
          a8    extrinsic           58       2048     1.000000        1.000000           64
         110    intrinsic          2d0       1664     0.076923        0.076923           52
         1c0    extrinsic          2b8      13824     0.111111        0.111111          432
         210    extrinsic          2a8     208896     0.058824        0.058824         6528
         2a0    extrinsic          200     196608     1.000000        1.000000         6144
         2b0    extrinsic          1b0      12288     1.000000        1.000000          384
         2c8    intrinsic          100       1536     1.000000        1.000000           48
         300    extrinsic          3a8       2176     0.058824        0.058824           68
         3a0    extrinsic          2f0       2048     1.000000        1.000000           64


GPGPU-Sim uArch: Shader 1 finished CTA #0 (232480,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z9mysgemmNTPKfiS0_iPfiiff').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=1, name: '_Z9mysgemmNTPKfiS0_iPfiiff').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           b0       2176     0.058824        0.058824           68
          a8    extrinsic           58       2048     1.000000        1.000000           64
         110    intrinsic          2d0       1664     0.076923        0.076923           52
         1c0    extrinsic          2b8      13824     0.111111        0.111111          432
         210    extrinsic          2a8     208896     0.058824        0.058824         6528
         2a0    extrinsic          200     196608     1.000000        1.000000         6144
         2b0    extrinsic          1b0      12288     1.000000        1.000000          384
         2c8    intrinsic          100       1536     1.000000        1.000000           48
         300    extrinsic          3a8       2176     0.058824        0.058824           68
         3a0    extrinsic          2f0       2048     1.000000        1.000000           64


GPGPU-Sim uArch: GPU detected kernel '_Z9mysgemmNTPKfiS0_iPfiiff' finished on shader 1.


BRANCH_STATS_PRINT: For Kernel(uid=1, name: '_Z9mysgemmNTPKfiS0_iPfiiff').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          68    extrinsic           b0      21760     0.058824        0.058824          680
          a8    extrinsic           58      20480     1.000000        1.000000          640
         110    intrinsic          2d0      16640     0.076923        0.076923          520
         1c0    extrinsic          2b8     138240     0.111111        0.111111         4320
         210    extrinsic          2a8    2088960     0.058824        0.058824        65280
         2a0    extrinsic          200    1966080     1.000000        1.000000        61440
         2b0    extrinsic          1b0     122880     1.000000        1.000000         3840
         2c8    intrinsic          100      15360     1.000000        1.000000          480
         300    extrinsic          3a8      21760     0.058824        0.058824          680
         3a0    extrinsic          2f0      20480     1.000000        1.000000          640


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

    44302080,            0,            0

kernel_name = _Z9mysgemmNTPKfiS0_iPfiiff 
kernel_launch_uid = 1 
gpu_sim_cycle = 232481
gpu_sim_insn = 42156800
gpu_ipc =     181.3344
gpu_tot_sim_cycle = 232481
gpu_tot_sim_insn = 42156800
gpu_tot_ipc =     181.3344
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7193
gpu_stall_icnt2sh    = 12808
gpu_total_sim_rate=577490

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 730240
	L1I_total_cache_misses = 320
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 13024, Miss = 929, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 163
	L1D_cache_core[2]: Access = 13024, Miss = 672, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 13024, Miss = 912, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 13024, Miss = 687, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[5]: Access = 13024, Miss = 682, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 13024, Miss = 678, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 13024, Miss = 672, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[8]: Access = 13024, Miss = 870, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 13024, Miss = 675, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 13024, Miss = 909, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 130240
	L1D_total_cache_misses = 7686
	L1D_total_cache_miss_rate = 0.0590
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 522
	L1D_cache_data_port_util = 0.053
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 360
	L1C_total_cache_misses = 320
	L1C_total_cache_miss_rate = 0.8889
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2330
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5440
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 60474
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 1606
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 40
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 640
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 61440
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 640
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 522
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 729920
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 320
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 44302080
gpgpu_n_tot_w_icount = 1384440
gpgpu_n_stall_shd_mem = 3332
gpgpu_n_mem_read_local = 1606
gpgpu_n_mem_write_local = 640
gpgpu_n_mem_read_global = 5440
gpgpu_n_mem_write_global = 1610
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 10
gpgpu_n_load_insn  = 2145280
gpgpu_n_store_insn = 2007040
gpgpu_n_shmem_insn = 1981440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2330
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2330
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1002
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3696	W0_Idle:78999	W0_Scoreboard:3172715	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1384440
traffic_breakdown_coretomem[CONST_ACC_R] = 80 {8:10,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 43520 {8:5440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 87040 {136:640,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 131920 {136:970,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 12848 {8:1606,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 87040 {136:640,}
traffic_breakdown_memtocore[CONST_ACC_R] = 720 {72:10,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 739840 {136:5440,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5120 {8:640,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 218416 {136:1606,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 5120 {8:640,}
maxmrqlatency = 257 
maxdqlatency = 0 
maxmflatency = 1287 
averagemflatency = 244 
max_icnt2mem_latency = 535 
max_icnt2sh_latency = 232480 
mrq_lat_table:1402 	53 	50 	93 	63 	113 	593 	425 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4653 	3271 	354 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8147 	1115 	42 	10 	43 	26 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3399 	3379 	276 	2 	0 	0 	15 	424 	201 	0 	0 	0 	0 	0 	640 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	317 	21 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0        20        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36         0         0         0        20        16         0         0         0         0         0         0         0         0         0         0 
dram[2]:        52         0         0         0        24        24         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52         0         0         0        24        24         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        20         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        16        20         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       342       982      1447      1448      8131     14796      2607      2625     60079     60087    225016    225672    224997    225703         0         0 
dram[1]:      1252       976      1436      1437      8131     14803      2618      2612     60091     60090    225019    225675    225001    225704         0         0 
dram[2]:      2081       957      1659      1614     10077      2355      2690      2691     60081     60091    225691    225022    225679    225040         0         0 
dram[3]:    223713       951      1653      1608     10080      2349      2684      2685     60084     60085    225693    225026    225681    225044         0         0 
dram[4]:       976       963      1440      1480     12579      5911      2626      2610     60088     60088    225004    225697    225038    225715         0         0 
dram[5]:       969       957      1429      1478     12585      5913      2613      2619     60091     60082    225007    225699    225034    225722         0         0 
average row accesses per activate:
dram[0]:  9.750000 40.000000 40.000000 40.000000 15.000000 13.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 20.000000 18.000000      -nan      -nan 
dram[1]: 19.000000 40.000000 40.000000 40.000000 15.000000 13.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 20.000000 18.000000      -nan      -nan 
dram[2]: 27.000000 52.000000 52.000000 52.000000 17.000000 18.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 20.000000 18.000000      -nan      -nan 
dram[3]: 27.000000 52.000000 52.000000 52.000000 17.000000 18.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 20.000000 18.000000      -nan      -nan 
dram[4]: 40.000000 40.000000 40.000000 36.000000 13.000000 16.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 18.000000 18.000000      -nan      -nan 
dram[5]: 40.000000 40.000000 40.000000 36.000000 13.000000 16.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 18.000000 18.000000      -nan      -nan 
average row locality = 2793/102 = 27.382353
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        20        20        20        20        18        32        32        32        32        32        32        20        18         0         0 
dram[1]:        20        20        20        20        20        18        32        32        32        32        32        32        20        18         0         0 
dram[2]:        28        26        26        26        22        24        32        32        32        32        32        32        20        18         0         0 
dram[3]:        28        26        26        26        22        24        32        32        32        32        32        32        20        18         0         0 
dram[4]:        20        20        20        18        18        22        32        32        32        32        32        32        18        18         0         0 
dram[5]:        20        20        20        18        18        22        32        32        32        32        32        32        18        18         0         0 
total reads: 2153
min_bank_accesses = 0!
chip skew: 382/346 = 1.10
number of total write accesses:
dram[0]:        18        20        20        20        10         8         0         0         0         0         0         0         0         0         0         0 
dram[1]:        18        20        20        20        10         8         0         0         0         0         0         0         0         0         0         0 
dram[2]:        26        26        26        26        12        12         0         0         0         0         0         0         0         0         0         0 
dram[3]:        26        26        26        26        12        12         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        20        20        18         8        10         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        20        20        18         8        10         0         0         0         0         0         0         0         0         0         0 
total reads: 640
min_bank_accesses = 0!
chip skew: 128/96 = 1.33
average mf latency per bank:
dram[0]:        438       375       369       473      1237      1121      1796      1685       481       495       405       405       406       405    none      none  
dram[1]:        356       380       370       489      1259      1183      1800      1686       490       499       407       405       406       405    none      none  
dram[2]:        395       494       700       589      1266      1360      1703      1679       492       482       405       407       404       408    none      none  
dram[3]:        394       492       689       591      1237      1372      1732      1650       480       482       406       408       406       408    none      none  
dram[4]:        376       271       456       483      1138      1231      1779      1640       491       480       406       405       406       408    none      none  
dram[5]:        381       263       449       480      1180      1267      1833      1648       487       480       407       406       406       407    none      none  
maximum mf latency per bank:
dram[0]:        567       588       793       780       812       783       360       299       316       311       279       280       279       280         0         0
dram[1]:        527       587       793       779       818       785       358       340       314       318       283       289       283       289         0         0
dram[2]:        807       774      1217      1159      1196      1196       375       369       318       309       280       291       274       297         0         0
dram[3]:        804       772      1215      1158      1287      1225       348       380       319       313       289       295       283       301         0         0
dram[4]:        588       605       803       795       783       800       343       370       320       316       291       280       283       292         0         0
dram[5]:        623       592       809       790       781       794       343       364       323       294       295       289       291       301         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306874 n_nop=305960 n_act=19 n_pre=5 n_req=445 n_rd=698 n_write=192 bw_util=0.0058
n_activity=5152 dram_eff=0.3455
bk0: 42a 305969i bk1: 40a 305972i bk2: 40a 305884i bk3: 40a 305879i bk4: 40a 306317i bk5: 36a 306381i bk6: 64a 306719i bk7: 64a 306703i bk8: 64a 306713i bk9: 64a 306625i bk10: 64a 306728i bk11: 64a 306726i bk12: 40a 306779i bk13: 36a 306785i bk14: 0a 306870i bk15: 0a 306874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0851881
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306874 n_nop=305966 n_act=17 n_pre=3 n_req=444 n_rd=696 n_write=192 bw_util=0.005787
n_activity=4981 dram_eff=0.3566
bk0: 40a 306035i bk1: 40a 305970i bk2: 40a 305874i bk3: 40a 305870i bk4: 40a 306315i bk5: 36a 306376i bk6: 64a 306715i bk7: 64a 306698i bk8: 64a 306701i bk9: 64a 306606i bk10: 64a 306724i bk11: 64a 306726i bk12: 40a 306777i bk13: 36a 306786i bk14: 0a 306871i bk15: 0a 306874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0857485
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306874 n_nop=305834 n_act=17 n_pre=3 n_req=510 n_rd=764 n_write=256 bw_util=0.006648
n_activity=5646 dram_eff=0.3613
bk0: 56a 305647i bk1: 52a 305728i bk2: 52a 305600i bk3: 52a 305611i bk4: 44a 306174i bk5: 48a 306132i bk6: 64a 306723i bk7: 64a 306691i bk8: 64a 306709i bk9: 64a 306660i bk10: 64a 306725i bk11: 64a 306725i bk12: 40a 306779i bk13: 36a 306785i bk14: 0a 306875i bk15: 0a 306877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.121131
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306874 n_nop=305834 n_act=17 n_pre=3 n_req=510 n_rd=764 n_write=256 bw_util=0.006648
n_activity=5601 dram_eff=0.3642
bk0: 56a 305647i bk1: 52a 305729i bk2: 52a 305601i bk3: 52a 305611i bk4: 44a 306176i bk5: 48a 306134i bk6: 64a 306716i bk7: 64a 306690i bk8: 64a 306706i bk9: 64a 306618i bk10: 64a 306714i bk11: 64a 306723i bk12: 40a 306768i bk13: 36a 306783i bk14: 0a 306874i bk15: 0a 306877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.121516
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306874 n_nop=305972 n_act=16 n_pre=2 n_req=442 n_rd=692 n_write=192 bw_util=0.005761
n_activity=5004 dram_eff=0.3533
bk0: 40a 305967i bk1: 40a 305978i bk2: 40a 305845i bk3: 36a 305958i bk4: 36a 306399i bk5: 44a 306322i bk6: 64a 306721i bk7: 64a 306723i bk8: 64a 306708i bk9: 64a 306631i bk10: 64a 306725i bk11: 64a 306722i bk12: 36a 306782i bk13: 36a 306780i bk14: 0a 306872i bk15: 0a 306875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0848198
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306874 n_nop=305972 n_act=16 n_pre=2 n_req=442 n_rd=692 n_write=192 bw_util=0.005761
n_activity=4945 dram_eff=0.3575
bk0: 40a 305918i bk1: 40a 305985i bk2: 40a 305848i bk3: 36a 305983i bk4: 36a 306395i bk5: 44a 306321i bk6: 64a 306724i bk7: 64a 306709i bk8: 64a 306691i bk9: 64a 306618i bk10: 64a 306718i bk11: 64a 306724i bk12: 36a 306787i bk13: 36a 306786i bk14: 0a 306872i bk15: 0a 306876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0852891

========= L2 cache stats =========
L2_cache_bank[0]: Access = 766, Miss = 177, Miss_rate = 0.231, Pending_hits = 126, Reservation_fails = 2111
L2_cache_bank[1]: Access = 718, Miss = 172, Miss_rate = 0.240, Pending_hits = 118, Reservation_fails = 1745
L2_cache_bank[2]: Access = 748, Miss = 176, Miss_rate = 0.235, Pending_hits = 124, Reservation_fails = 2368
L2_cache_bank[3]: Access = 728, Miss = 172, Miss_rate = 0.236, Pending_hits = 119, Reservation_fails = 2313
L2_cache_bank[4]: Access = 912, Miss = 192, Miss_rate = 0.211, Pending_hits = 125, Reservation_fails = 2055
L2_cache_bank[5]: Access = 898, Miss = 190, Miss_rate = 0.212, Pending_hits = 119, Reservation_fails = 1781
L2_cache_bank[6]: Access = 900, Miss = 192, Miss_rate = 0.213, Pending_hits = 123, Reservation_fails = 2168
L2_cache_bank[7]: Access = 892, Miss = 190, Miss_rate = 0.213, Pending_hits = 119, Reservation_fails = 2200
L2_cache_bank[8]: Access = 704, Miss = 172, Miss_rate = 0.244, Pending_hits = 119, Reservation_fails = 1708
L2_cache_bank[9]: Access = 708, Miss = 174, Miss_rate = 0.246, Pending_hits = 116, Reservation_fails = 1882
L2_cache_bank[10]: Access = 700, Miss = 172, Miss_rate = 0.246, Pending_hits = 119, Reservation_fails = 2232
L2_cache_bank[11]: Access = 712, Miss = 174, Miss_rate = 0.244, Pending_hits = 121, Reservation_fails = 2301
L2_total_cache_accesses = 9386
L2_total_cache_misses = 2153
L2_total_cache_miss_rate = 0.2294
L2_total_cache_pending_hits = 1448
L2_total_cache_reservation_fails = 24864
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2515
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1421
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23787
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1606
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 640
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 640
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 970
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 968
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=36940
icnt_total_pkts_simt_to_mem=18386
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.4881
	minimum = 6
	maximum = 367
Network latency average = 10.2737
	minimum = 6
	maximum = 350
Slowest packet = 1004
Flit latency average = 8.72704
	minimum = 6
	maximum = 346
Slowest flit = 3629
Fragmentation average = 0.0764521
	minimum = 0
	maximum = 285
Injected packet rate average = 0.00283607
	minimum = 0 (at node 0)
	maximum = 0.0054155 (at node 1)
Accepted packet rate average = 0.00283607
	minimum = 0 (at node 0)
	maximum = 0.00431003 (at node 1)
Injected flit rate average = 0.0088141
	minimum = 0 (at node 0)
	maximum = 0.0148313 (at node 19)
Accepted flit rate average= 0.0088141
	minimum = 0 (at node 0)
	maximum = 0.0193392 (at node 1)
Injected packet length average = 3.10785
Accepted packet length average = 3.10785
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4881 (1 samples)
	minimum = 6 (1 samples)
	maximum = 367 (1 samples)
Network latency average = 10.2737 (1 samples)
	minimum = 6 (1 samples)
	maximum = 350 (1 samples)
Flit latency average = 8.72704 (1 samples)
	minimum = 6 (1 samples)
	maximum = 346 (1 samples)
Fragmentation average = 0.0764521 (1 samples)
	minimum = 0 (1 samples)
	maximum = 285 (1 samples)
Injected packet rate average = 0.00283607 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0054155 (1 samples)
Accepted packet rate average = 0.00283607 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00431003 (1 samples)
Injected flit rate average = 0.0088141 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0148313 (1 samples)
Accepted flit rate average = 0.0088141 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0193392 (1 samples)
Injected packet size average = 3.10785 (1 samples)
Accepted packet size average = 3.10785 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 13 sec (73 sec)
gpgpu_simulation_rate = 577490 (inst/sec)
gpgpu_simulation_rate = 3184 (cycle/sec)
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GFLOPs = 5.38652e-05
IO        : 0.026519
Kernel    : 73.000000
Copy      : 0.005366
Driver    : 72.260571
Compute   : 0.000079
CPU/Kernel Overlap: 73.000000
Timer Wall Time: 72.293106
Pass
Parboil parallel benchmark suite, version 0.2

