Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 18:19:47 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_14/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.828      -21.319                     35                 1267       -0.030       -0.104                      7                 1267        1.725        0.000                       0                  1247  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.828      -21.319                     35                 1267       -0.030       -0.104                      7                 1267        1.725        0.000                       0                  1247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           35  Failing Endpoints,  Worst Slack       -0.828ns,  Total Violation      -21.319ns
Hold  :            7  Failing Endpoints,  Worst Slack       -0.030ns,  Total Violation       -0.104ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.828ns  (required time - arrival time)
  Source:                 genblk1[35].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 2.106ns (45.515%)  route 2.521ns (54.485%))
  Logic Levels:           20  (CARRY8=11 LUT2=8 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 5.638 - 4.000 ) 
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.150ns (routing 0.210ns, distribution 0.940ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.190ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1246, estimated)     1.150     2.096    genblk1[35].reg_in/clk_IBUF_BUFG
    SLICE_X117Y543       FDRE                                         r  genblk1[35].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y543       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.174 r  genblk1[35].reg_in/reg_out_reg[0]/Q
                         net (fo=6, estimated)        0.122     2.296    genblk1[35].reg_in/Q[0]
    SLICE_X118Y543       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     2.420 r  genblk1[35].reg_in/z__0_carry_i_12__6/O
                         net (fo=1, routed)           0.009     2.429    conv/mul22/reg_out[0]_i_654[1]
    SLICE_X118Y543       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     2.662 r  conv/mul22/z__0_carry/O[5]
                         net (fo=2, estimated)        0.246     2.908    conv/add000074/I11[7]
    SLICE_X121Y543       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     2.961 r  conv/add000074/reg_out[0]_i_649/O
                         net (fo=1, routed)           0.015     2.976    conv/add000074/reg_out[0]_i_649_n_0
    SLICE_X121Y543       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.093 r  conv/add000074/reg_out_reg[0]_i_419/CO[7]
                         net (fo=1, estimated)        0.026     3.119    conv/add000074/reg_out_reg[0]_i_419_n_0
    SLICE_X121Y544       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.175 r  conv/add000074/reg_out_reg[0]_i_825/O[0]
                         net (fo=1, estimated)        0.405     3.580    conv/add000074/reg_out_reg[0]_i_825_n_15
    SLICE_X123Y543       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     3.617 r  conv/add000074/reg_out[0]_i_691/O
                         net (fo=1, routed)           0.016     3.633    conv/add000074/reg_out[0]_i_691_n_0
    SLICE_X123Y543       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.870 r  conv/add000074/reg_out_reg[0]_i_456/O[5]
                         net (fo=1, estimated)        0.227     4.097    conv/add000074/reg_out_reg[0]_i_456_n_10
    SLICE_X124Y544       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     4.132 r  conv/add000074/reg_out[0]_i_247/O
                         net (fo=1, routed)           0.011     4.143    conv/add000074/reg_out[0]_i_247_n_0
    SLICE_X124Y544       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.270 r  conv/add000074/reg_out_reg[0]_i_95/O[6]
                         net (fo=2, estimated)        0.279     4.549    conv/add000074/reg_out_reg[0]_i_95_n_9
    SLICE_X123Y548       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.588 r  conv/add000074/reg_out[0]_i_96/O
                         net (fo=1, routed)           0.015     4.603    conv/add000074/reg_out[0]_i_96_n_0
    SLICE_X123Y548       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.720 r  conv/add000074/reg_out_reg[0]_i_49/CO[7]
                         net (fo=1, estimated)        0.026     4.746    conv/add000074/reg_out_reg[0]_i_49_n_0
    SLICE_X123Y549       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.802 r  conv/add000074/reg_out_reg[21]_i_34/O[0]
                         net (fo=1, estimated)        0.184     4.986    conv/add000074/reg_out_reg[21]_i_34_n_15
    SLICE_X123Y551       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     5.025 r  conv/add000074/reg_out[21]_i_21/O
                         net (fo=1, routed)           0.015     5.040    conv/add000074/reg_out[21]_i_21_n_0
    SLICE_X123Y551       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.157 r  conv/add000074/reg_out_reg[21]_i_11/CO[7]
                         net (fo=1, estimated)        0.026     5.183    conv/add000074/reg_out_reg[21]_i_11_n_0
    SLICE_X123Y552       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.239 r  conv/add000074/reg_out_reg[21]_i_10/O[0]
                         net (fo=2, estimated)        0.230     5.469    conv/add000074/reg_out_reg[21]_i_10_n_15
    SLICE_X123Y555       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     5.506 r  conv/add000074/reg_out[21]_i_15/O
                         net (fo=1, routed)           0.016     5.522    conv/add000074/reg_out[21]_i_15_n_0
    SLICE_X123Y555       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     5.726 r  conv/add000074/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, estimated)        0.223     5.949    conv/add000070/reg_out_reg[21]_1[0]
    SLICE_X122Y554       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.999 r  conv/add000070/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.009     6.008    conv/add000074/reg_out_reg[21]_0[0]
    SLICE_X122Y554       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.188 r  conv/add000074/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, estimated)        0.133     6.321    reg_out/a[21]
    SLICE_X122Y554       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.114     6.435 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, estimated)       0.288     6.723    reg_out/reg_out[21]_i_1_n_0
    SLICE_X122Y553       FDRE                                         r  reg_out/reg_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1246, estimated)     0.982     5.638    reg_out/clk_IBUF_BUFG
    SLICE_X122Y553       FDRE                                         r  reg_out/reg_out_reg[2]/C
                         clock pessimism              0.367     6.005    
                         clock uncertainty           -0.035     5.969    
    SLICE_X122Y553       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     5.895    reg_out/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                          5.895    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                 -0.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.030ns  (arrival time - required time)
  Source:                 demux/genblk1[118].z_reg[118][4]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[118].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.059ns (41.844%)  route 0.082ns (58.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      0.917ns (routing 0.190ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.210ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1246, estimated)     0.917     1.573    demux/clk_IBUF_BUFG
    SLICE_X115Y529       FDRE                                         r  demux/genblk1[118].z_reg[118][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y529       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.632 r  demux/genblk1[118].z_reg[118][4]/Q
                         net (fo=1, estimated)        0.082     1.714    genblk1[118].reg_in/D[4]
    SLICE_X116Y529       FDRE                                         r  genblk1[118].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1246, estimated)     1.099     2.045    genblk1[118].reg_in/clk_IBUF_BUFG
    SLICE_X116Y529       FDRE                                         r  genblk1[118].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.364     1.682    
    SLICE_X116Y529       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.744    genblk1[118].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                 -0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X116Y553  demux/genblk1[105].z_reg[105][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X115Y543  demux/genblk1[23].z_reg[23][4]/C



