# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -debugDB mux_tb -do "add wave sim:/mux_tb/*; run -all" 
# Start time: 20:06:40 on Sep 24,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.mux_tb(fast)
# Loading work.mux_2_1(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# add wave sim:/mux_tb/*
#  run -all
# sel = 0: i0 = 0, i1 = 0 --> y = 0
# sel = 0: i0 = 0, i1 = 1 --> y = 0
# sel = 0: i0 = 1, i1 = 0 --> y = 1
# sel = 0: i0 = 1, i1 = 1 --> y = 1
# sel = 1: i0 = 0, i1 = 0 --> y = 0
# sel = 1: i0 = 0, i1 = 1 --> y = 1
# sel = 1: i0 = 1, i1 = 0 --> y = 0
# sel = 1: i0 = 1, i1 = 1 --> y = 1
# End time: 20:09:30 on Sep 24,2025, Elapsed time: 0:02:50
# Errors: 0, Warnings: 2
