Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Wed Apr 24 00:04:56 2024
| Host              : 7ca2124810b8 running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file logicnet_timing_summary_routed.rpt -pb logicnet_timing_summary_routed.pb -rpx logicnet_timing_summary_routed.rpx -warn_on_violation
| Design            : logicnet
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  515         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (58)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (58)
-------------------------------
 There are 58 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.330        0.000                      0                   84        0.050        0.000                      0                   84        0.225        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.330        0.000                      0                   84        0.050        0.000                      0                   84        0.225        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[383]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.228ns (35.023%)  route 0.423ns (64.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X27Y42         FDRE                                         r  layer0_reg/data_out_reg[383]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  layer0_reg/data_out_reg[383]/Q
                         net (fo=1, routed)           0.125     0.231    layer0_reg/data_out_reg_n_0_[383]
    SLICE_X27Y42         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.383 r  layer0_reg/g0_b0__7/O
                         net (fo=2, routed)           0.298     0.681    layer1_reg/M1[15]
    SLICE_X27Y42         FDRE                                         r  layer1_reg/data_out_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=140, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X27Y42         FDRE                                         r  layer1_reg/data_out_reg[124]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X27Y42         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[124]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.681    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.202ns (31.173%)  route 0.446ns (68.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X27Y41         FDRE                                         r  layer0_reg/data_out_reg[270]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  layer0_reg/data_out_reg[270]/Q
                         net (fo=1, routed)           0.147     0.256    layer0_reg/data_out_reg_n_0_[270]
    SLICE_X27Y41         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     0.379 r  layer0_reg/g0_b0__3/O
                         net (fo=2, routed)           0.299     0.678    layer1_reg/M1[7]
    SLICE_X27Y41         FDRE                                         r  layer1_reg/data_out_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=140, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X27Y41         FDRE                                         r  layer1_reg/data_out_reg[64]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X27Y41         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[64]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[247]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.199ns (31.339%)  route 0.436ns (68.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X27Y41         FDRE                                         r  layer0_reg/data_out_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.107 r  layer0_reg/data_out_reg[247]/Q
                         net (fo=1, routed)           0.104     0.211    layer0_reg/data_out_reg_n_0_[247]
    SLICE_X27Y41         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.333 r  layer0_reg/g0_b0__2/O
                         net (fo=2, routed)           0.332     0.665    layer1_reg/M1[5]
    SLICE_X27Y41         FDRE                                         r  layer1_reg/data_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=140, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X27Y41         FDRE                                         r  layer1_reg/data_out_reg[38]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X27Y41         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[38]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.202ns (32.217%)  route 0.425ns (67.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X27Y41         FDRE                                         r  layer0_reg/data_out_reg[270]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  layer0_reg/data_out_reg[270]/Q
                         net (fo=1, routed)           0.147     0.256    layer0_reg/data_out_reg_n_0_[270]
    SLICE_X27Y41         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     0.379 r  layer0_reg/g0_b0__3/O
                         net (fo=2, routed)           0.278     0.657    layer1_reg/M1[7]
    SLICE_X27Y41         FDRE                                         r  layer1_reg/data_out_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=140, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X27Y41         FDRE                                         r  layer1_reg/data_out_reg[65]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X27Y41         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[65]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[250]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[486]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.205ns (34.167%)  route 0.395ns (65.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.028     0.028    layer0_reg/clk
    SLICE_X25Y42         FDRE                                         r  layer0_reg/data_out_reg[250]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 f  layer0_reg/data_out_reg[250]/Q
                         net (fo=1, routed)           0.143     0.252    layer0_reg/data_out_reg_n_0_[250]
    SLICE_X25Y42         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     0.376 r  layer0_reg/g0_b0__17/O
                         net (fo=2, routed)           0.252     0.628    layer1_reg/M1[34]
    SLICE_X25Y42         FDRE                                         r  layer1_reg/data_out_reg[486]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=140, unset)          0.020     1.020    layer1_reg/clk
    SLICE_X25Y42         FDRE                                         r  layer1_reg/data_out_reg[486]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X25Y42         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[486]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[369]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[452]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.131ns (22.091%)  route 0.462ns (77.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X27Y39         FDRE                                         r  layer0_reg/data_out_reg[369]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 f  layer0_reg/data_out_reg[369]/Q
                         net (fo=1, routed)           0.235     0.344    layer0_reg/data_out_reg_n_0_[369]
    SLICE_X27Y39         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     0.396 r  layer0_reg/g0_b0__15/O
                         net (fo=2, routed)           0.227     0.623    layer1_reg/M1[30]
    SLICE_X27Y39         FDRE                                         r  layer1_reg/data_out_reg[452]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=140, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X27Y39         FDRE                                         r  layer1_reg/data_out_reg[452]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X27Y39         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[452]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[383]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.228ns (39.721%)  route 0.346ns (60.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X27Y42         FDRE                                         r  layer0_reg/data_out_reg[383]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  layer0_reg/data_out_reg[383]/Q
                         net (fo=1, routed)           0.125     0.231    layer0_reg/data_out_reg_n_0_[383]
    SLICE_X27Y42         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.383 r  layer0_reg/g0_b0__7/O
                         net (fo=2, routed)           0.221     0.604    layer1_reg/M1[15]
    SLICE_X27Y42         FDRE                                         r  layer1_reg/data_out_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=140, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X27Y42         FDRE                                         r  layer1_reg/data_out_reg[125]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X27Y42         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[125]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[463]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.205ns (36.155%)  route 0.362ns (63.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.029     0.029    layer0_reg/clk
    SLICE_X25Y39         FDRE                                         r  layer0_reg/data_out_reg[463]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  layer0_reg/data_out_reg[463]/Q
                         net (fo=1, routed)           0.100     0.210    layer0_reg/data_out_reg_n_0_[463]
    SLICE_X25Y39         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     0.334 r  layer0_reg/g0_b0__10/O
                         net (fo=2, routed)           0.262     0.596    layer1_reg/M1[22]
    SLICE_X25Y39         FDRE                                         r  layer1_reg/data_out_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=140, unset)          0.020     1.020    layer1_reg/clk
    SLICE_X25Y39         FDRE                                         r  layer1_reg/data_out_reg[250]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X25Y39         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[250]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.230ns (42.751%)  route 0.308ns (57.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.028     0.028    layer1_reg/clk
    SLICE_X26Y39         FDRE                                         r  layer1_reg/data_out_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  layer1_reg/data_out_reg[102]/Q
                         net (fo=2, routed)           0.260     0.369    layer1_reg/data_out_reg_n_0_[102]
    SLICE_X26Y39         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     0.518 r  layer1_reg/g0_b1__14/O
                         net (fo=1, routed)           0.048     0.566    layer2_reg/M2[17]
    SLICE_X26Y39         FDRE                                         r  layer2_reg/data_out_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=140, unset)          0.020     1.020    layer2_reg/clk
    SLICE_X26Y39         FDRE                                         r  layer2_reg/data_out_reg[141]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X26Y39         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     1.010    layer2_reg/data_out_reg[141]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 layer2_reg/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer3_reg/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.169ns (31.648%)  route 0.365ns (68.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.030     0.030    layer2_reg/clk
    SLICE_X27Y40         FDRE                                         r  layer2_reg/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  layer2_reg/data_out_reg[10]/Q
                         net (fo=2, routed)           0.306     0.415    layer2_reg/data_out_reg_n_0_[10]
    SLICE_X27Y40         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     0.505 r  layer2_reg/g0_b0__31/O
                         net (fo=1, routed)           0.059     0.564    layer3_reg/O2[2]
    SLICE_X27Y40         FDRE                                         r  layer3_reg/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=140, unset)          0.021     1.021    layer3_reg/clk
    SLICE_X27Y40         FDRE                                         r  layer3_reg/data_out_reg[4]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X27Y40         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     1.011    layer3_reg/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.062ns (60.784%)  route 0.040ns (39.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.012     0.012    layer1_reg/clk
    SLICE_X26Y41         FDRE                                         r  layer1_reg/data_out_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer1_reg/data_out_reg[88]/Q
                         net (fo=2, routed)           0.025     0.076    layer1_reg/data_out_reg_n_0_[88]
    SLICE_X26Y41         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     0.099 r  layer1_reg/g0_b1__12/O
                         net (fo=1, routed)           0.015     0.114    layer2_reg/M2[13]
    SLICE_X26Y41         FDRE                                         r  layer2_reg/data_out_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.018     0.018    layer2_reg/clk
    SLICE_X26Y41         FDRE                                         r  layer2_reg/data_out_reg[113]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y41         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    layer2_reg/data_out_reg[113]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[299]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.062ns (60.194%)  route 0.041ns (39.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X25Y43         FDRE                                         r  layer0_reg/data_out_reg[299]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[299]/Q
                         net (fo=1, routed)           0.024     0.076    layer0_reg/data_out_reg_n_0_[299]
    SLICE_X25Y43         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     0.099 r  layer0_reg/g0_b0__0/O
                         net (fo=2, routed)           0.017     0.116    layer1_reg/M1[2]
    SLICE_X25Y43         FDRE                                         r  layer1_reg/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X25Y43         FDRE                                         r  layer1_reg/data_out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y43         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.223%)  route 0.042ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.012     0.012    layer1_reg/clk
    SLICE_X26Y41         FDRE                                         r  layer1_reg/data_out_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer1_reg/data_out_reg[88]/Q
                         net (fo=2, routed)           0.026     0.077    layer1_reg/data_out_reg_n_0_[88]
    SLICE_X26Y41         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.022     0.099 r  layer1_reg/g0_b0__25/O
                         net (fo=1, routed)           0.016     0.115    layer2_reg/M2[12]
    SLICE_X26Y41         FDRE                                         r  layer2_reg/data_out_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.018     0.018    layer2_reg/clk
    SLICE_X26Y41         FDRE                                         r  layer2_reg/data_out_reg[112]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y41         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.064    layer2_reg/data_out_reg[112]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[250]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.061ns (58.654%)  route 0.043ns (41.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.013     0.013    layer1_reg/clk
    SLICE_X25Y39         FDRE                                         r  layer1_reg/data_out_reg[250]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer1_reg/data_out_reg[250]/Q
                         net (fo=2, routed)           0.027     0.079    layer1_reg/data_out_reg_n_0_[250]
    SLICE_X25Y39         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     0.101 r  layer1_reg/g0_b0__21/O
                         net (fo=1, routed)           0.016     0.117    layer2_reg/M2[4]
    SLICE_X25Y39         FDRE                                         r  layer2_reg/data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.018     0.018    layer2_reg/clk
    SLICE_X25Y39         FDRE                                         r  layer2_reg/data_out_reg[20]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y39         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer2_reg/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[417]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.061ns (58.654%)  route 0.043ns (41.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.013     0.013    layer1_reg/clk
    SLICE_X25Y43         FDRE                                         r  layer1_reg/data_out_reg[417]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer1_reg/data_out_reg[417]/Q
                         net (fo=2, routed)           0.027     0.079    layer1_reg/data_out_reg_n_0_[417]
    SLICE_X25Y43         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     0.101 r  layer1_reg/g0_b0__23/O
                         net (fo=1, routed)           0.016     0.117    layer2_reg/M2[8]
    SLICE_X25Y43         FDRE                                         r  layer2_reg/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.018     0.018    layer2_reg/clk
    SLICE_X25Y43         FDRE                                         r  layer2_reg/data_out_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y43         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer2_reg/data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[455]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.038ns (34.862%)  route 0.071ns (65.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X27Y40         FDRE                                         r  layer0_reg/data_out_reg[455]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  layer0_reg/data_out_reg[455]/Q
                         net (fo=2, routed)           0.071     0.122    layer1_reg/M1[6]
    SLICE_X27Y40         FDRE                                         r  layer1_reg/data_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X27Y40         FDRE                                         r  layer1_reg/data_out_reg[49]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y40         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.061ns (52.586%)  route 0.055ns (47.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.013     0.013    layer1_reg/clk
    SLICE_X27Y42         FDRE                                         r  layer1_reg/data_out_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  layer1_reg/data_out_reg[124]/Q
                         net (fo=2, routed)           0.029     0.081    layer1_reg/data_out_reg_n_0_[124]
    SLICE_X27Y42         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     0.103 r  layer1_reg/g0_b0__26/O
                         net (fo=1, routed)           0.026     0.129    layer2_reg/M2[14]
    SLICE_X27Y42         FDRE                                         r  layer2_reg/data_out_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.019     0.019    layer2_reg/clk
    SLICE_X27Y42         FDRE                                         r  layer2_reg/data_out_reg[136]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y42         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    layer2_reg/data_out_reg[136]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[453]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.061ns (52.586%)  route 0.055ns (47.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.013     0.013    layer1_reg/clk
    SLICE_X27Y39         FDRE                                         r  layer1_reg/data_out_reg[453]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 f  layer1_reg/data_out_reg[453]/Q
                         net (fo=2, routed)           0.029     0.081    layer1_reg/data_out_reg_n_0_[453]
    SLICE_X27Y39         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     0.103 r  layer1_reg/g0_b0__28/O
                         net (fo=1, routed)           0.026     0.129    layer2_reg/M2[18]
    SLICE_X27Y39         FDRE                                         r  layer2_reg/data_out_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.019     0.019    layer2_reg/clk
    SLICE_X27Y39         FDRE                                         r  layer2_reg/data_out_reg[144]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y39         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    layer2_reg/data_out_reg[144]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[455]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.038ns (32.203%)  route 0.080ns (67.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X27Y40         FDRE                                         r  layer0_reg/data_out_reg[455]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  layer0_reg/data_out_reg[455]/Q
                         net (fo=2, routed)           0.080     0.131    layer1_reg/M1[6]
    SLICE_X27Y40         FDRE                                         r  layer1_reg/data_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X27Y40         FDRE                                         r  layer1_reg/data_out_reg[48]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y40         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    layer1_reg/data_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[259]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.053ns (44.538%)  route 0.066ns (55.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.012     0.012    layer1_reg/clk
    SLICE_X24Y40         FDRE                                         r  layer1_reg/data_out_reg[259]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer1_reg/data_out_reg[259]/Q
                         net (fo=2, routed)           0.050     0.101    layer1_reg/data_out_reg_n_0_[259]
    SLICE_X24Y40         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     0.115 r  layer1_reg/g0_b1__11/O
                         net (fo=1, routed)           0.016     0.131    layer2_reg/M2[11]
    SLICE_X24Y40         FDRE                                         r  layer2_reg/data_out_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.019     0.019    layer2_reg/clk
    SLICE_X24Y40         FDRE                                         r  layer2_reg/data_out_reg[79]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y40         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    layer2_reg/data_out_reg[79]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X27Y38  layer0_reg/data_out_reg[110]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X24Y40  layer0_reg/data_out_reg[129]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X26Y39  layer0_reg/data_out_reg[131]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X27Y39  layer0_reg/data_out_reg[133]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X25Y42  layer0_reg/data_out_reg[134]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X26Y39  layer0_reg/data_out_reg[138]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X25Y39  layer0_reg/data_out_reg[140]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X26Y42  layer0_reg/data_out_reg[150]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X25Y41  layer0_reg/data_out_reg[152]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X25Y42  layer0_reg/data_out_reg[155]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X27Y38  layer0_reg/data_out_reg[110]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X27Y38  layer0_reg/data_out_reg[110]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X24Y40  layer0_reg/data_out_reg[129]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X24Y40  layer0_reg/data_out_reg[129]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X26Y39  layer0_reg/data_out_reg[131]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X26Y39  layer0_reg/data_out_reg[131]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X27Y39  layer0_reg/data_out_reg[133]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X27Y39  layer0_reg/data_out_reg[133]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X25Y42  layer0_reg/data_out_reg[134]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X25Y42  layer0_reg/data_out_reg[134]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X27Y38  layer0_reg/data_out_reg[110]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X27Y38  layer0_reg/data_out_reg[110]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X24Y40  layer0_reg/data_out_reg[129]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X24Y40  layer0_reg/data_out_reg[129]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X26Y39  layer0_reg/data_out_reg[131]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X26Y39  layer0_reg/data_out_reg[131]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X27Y39  layer0_reg/data_out_reg[133]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X27Y39  layer0_reg/data_out_reg[133]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X25Y42  layer0_reg/data_out_reg[134]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X25Y42  layer0_reg/data_out_reg[134]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer3_reg/data_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.823ns  (logic 0.275ns (33.414%)  route 0.548ns (66.586%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.029     0.029    layer3_reg/clk
    SLICE_X26Y43         FDRE                                         r  layer3_reg/data_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  layer3_reg/data_out_reg[18]/Q
                         net (fo=6, routed)           0.312     0.420    layer3_inst/layer3_N0_inst/sel[6]
    SLICE_X25Y40         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.098     0.518 r  layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.236     0.754    layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_1_n_0
    SLICE_X25Y40         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     0.852 r  layer3_inst/layer3_N0_inst/M4[1]_INST_0/O
                         net (fo=0)                   0.000     0.852    M4[1]
                                                                      r  M4[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.723ns  (logic 0.267ns (36.929%)  route 0.456ns (63.071%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.029     0.029    layer3_reg/clk
    SLICE_X26Y43         FDRE                                         r  layer3_reg/data_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  layer3_reg/data_out_reg[18]/Q
                         net (fo=6, routed)           0.367     0.475    layer3_inst/layer3_N0_inst/sel[6]
    SLICE_X25Y40         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     0.564 r  layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.089     0.653    layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_2_n_0
    SLICE_X25Y41         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     0.752 r  layer3_inst/layer3_N0_inst/M4[0]_INST_0/O
                         net (fo=0)                   0.000     0.752    M4[0]
                                                                      r  M4[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer3_reg/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.117ns  (logic 0.061ns (52.137%)  route 0.056ns (47.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.013     0.013    layer3_reg/clk
    SLICE_X27Y40         FDRE                                         r  layer3_reg/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  layer3_reg/data_out_reg[11]/Q
                         net (fo=2, routed)           0.056     0.107    layer3_inst/layer3_N0_inst/sel[5]
    SLICE_X25Y40         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     0.130 r  layer3_inst/layer3_N0_inst/M4[1]_INST_0/O
                         net (fo=0)                   0.000     0.130    M4[1]
                                                                      r  M4[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.053ns (34.194%)  route 0.102ns (65.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.013     0.013    layer3_reg/clk
    SLICE_X27Y40         FDRE                                         r  layer3_reg/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  layer3_reg/data_out_reg[11]/Q
                         net (fo=2, routed)           0.102     0.153    layer3_inst/layer3_N0_inst/sel[5]
    SLICE_X25Y41         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.168 r  layer3_inst/layer3_N0_inst/M4[0]_INST_0/O
                         net (fo=0)                   0.000     0.168    M4[0]
                                                                      r  M4[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[493]
                            (input port)
  Destination:            layer0_reg/data_out_reg[493]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[493] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[53]
    SLICE_X27Y39         FDRE                                         r  layer0_reg/data_out_reg[493]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X27Y39         FDRE                                         r  layer0_reg/data_out_reg[493]/C

Slack:                    inf
  Source:                 M0[78]
                            (input port)
  Destination:            layer0_reg/data_out_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[78] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[9]
    SLICE_X27Y38         FDRE                                         r  layer0_reg/data_out_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X27Y38         FDRE                                         r  layer0_reg/data_out_reg[78]/C

Slack:                    inf
  Source:                 M0[81]
                            (input port)
  Destination:            layer0_reg/data_out_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[81] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[10]
    SLICE_X27Y42         FDRE                                         r  layer0_reg/data_out_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X27Y42         FDRE                                         r  layer0_reg/data_out_reg[81]/C

Slack:                    inf
  Source:                 M0[99]
                            (input port)
  Destination:            layer0_reg/data_out_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[99] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[11]
    SLICE_X27Y43         FDRE                                         r  layer0_reg/data_out_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X27Y43         FDRE                                         r  layer0_reg/data_out_reg[99]/C

Slack:                    inf
  Source:                 M0[314]
                            (input port)
  Destination:            layer0_reg/data_out_reg[314]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.063ns  (logic 0.000ns (0.000%)  route 0.063ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[314] (IN)
                         net (fo=0)                   0.063     0.063    layer0_reg/M0[32]
    SLICE_X27Y38         FDRE                                         r  layer0_reg/data_out_reg[314]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X27Y38         FDRE                                         r  layer0_reg/data_out_reg[314]/C

Slack:                    inf
  Source:                 M0[110]
                            (input port)
  Destination:            layer0_reg/data_out_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.062ns  (logic 0.000ns (0.000%)  route 0.062ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[110] (IN)
                         net (fo=0)                   0.062     0.062    layer0_reg/M0[12]
    SLICE_X27Y38         FDRE                                         r  layer0_reg/data_out_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X27Y38         FDRE                                         r  layer0_reg/data_out_reg[110]/C

Slack:                    inf
  Source:                 M0[133]
                            (input port)
  Destination:            layer0_reg/data_out_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.062ns  (logic 0.000ns (0.000%)  route 0.062ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[133] (IN)
                         net (fo=0)                   0.062     0.062    layer0_reg/M0[15]
    SLICE_X27Y39         FDRE                                         r  layer0_reg/data_out_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X27Y39         FDRE                                         r  layer0_reg/data_out_reg[133]/C

Slack:                    inf
  Source:                 M0[179]
                            (input port)
  Destination:            layer0_reg/data_out_reg[179]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.062ns  (logic 0.000ns (0.000%)  route 0.062ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[179] (IN)
                         net (fo=0)                   0.062     0.062    layer0_reg/M0[22]
    SLICE_X27Y41         FDRE                                         r  layer0_reg/data_out_reg[179]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X27Y41         FDRE                                         r  layer0_reg/data_out_reg[179]/C

Slack:                    inf
  Source:                 M0[220]
                            (input port)
  Destination:            layer0_reg/data_out_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.062ns  (logic 0.000ns (0.000%)  route 0.062ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[220] (IN)
                         net (fo=0)                   0.062     0.062    layer0_reg/M0[25]
    SLICE_X27Y38         FDRE                                         r  layer0_reg/data_out_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X27Y38         FDRE                                         r  layer0_reg/data_out_reg[220]/C

Slack:                    inf
  Source:                 M0[247]
                            (input port)
  Destination:            layer0_reg/data_out_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.062ns  (logic 0.000ns (0.000%)  route 0.062ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[247] (IN)
                         net (fo=0)                   0.062     0.062    layer0_reg/M0[26]
    SLICE_X27Y41         FDRE                                         r  layer0_reg/data_out_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X27Y41         FDRE                                         r  layer0_reg/data_out_reg[247]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[405]
                            (input port)
  Destination:            layer0_reg/data_out_reg[405]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[405] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[44]
    SLICE_X24Y40         FDRE                                         r  layer0_reg/data_out_reg[405]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X24Y40         FDRE                                         r  layer0_reg/data_out_reg[405]/C

Slack:                    inf
  Source:                 M0[129]
                            (input port)
  Destination:            layer0_reg/data_out_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[129] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[13]
    SLICE_X24Y40         FDRE                                         r  layer0_reg/data_out_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X24Y40         FDRE                                         r  layer0_reg/data_out_reg[129]/C

Slack:                    inf
  Source:                 M0[131]
                            (input port)
  Destination:            layer0_reg/data_out_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[131] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[14]
    SLICE_X26Y39         FDRE                                         r  layer0_reg/data_out_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X26Y39         FDRE                                         r  layer0_reg/data_out_reg[131]/C

Slack:                    inf
  Source:                 M0[134]
                            (input port)
  Destination:            layer0_reg/data_out_reg[134]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[134] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[16]
    SLICE_X25Y42         FDRE                                         r  layer0_reg/data_out_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X25Y42         FDRE                                         r  layer0_reg/data_out_reg[134]/C

Slack:                    inf
  Source:                 M0[138]
                            (input port)
  Destination:            layer0_reg/data_out_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[138] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[17]
    SLICE_X26Y39         FDRE                                         r  layer0_reg/data_out_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X26Y39         FDRE                                         r  layer0_reg/data_out_reg[138]/C

Slack:                    inf
  Source:                 M0[140]
                            (input port)
  Destination:            layer0_reg/data_out_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[140] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[18]
    SLICE_X25Y39         FDRE                                         r  layer0_reg/data_out_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X25Y39         FDRE                                         r  layer0_reg/data_out_reg[140]/C

Slack:                    inf
  Source:                 M0[150]
                            (input port)
  Destination:            layer0_reg/data_out_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[150] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[19]
    SLICE_X26Y42         FDRE                                         r  layer0_reg/data_out_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X26Y42         FDRE                                         r  layer0_reg/data_out_reg[150]/C

Slack:                    inf
  Source:                 M0[152]
                            (input port)
  Destination:            layer0_reg/data_out_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[152] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[20]
    SLICE_X25Y41         FDRE                                         r  layer0_reg/data_out_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X25Y41         FDRE                                         r  layer0_reg/data_out_reg[152]/C

Slack:                    inf
  Source:                 M0[155]
                            (input port)
  Destination:            layer0_reg/data_out_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[155] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[21]
    SLICE_X25Y42         FDRE                                         r  layer0_reg/data_out_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X25Y42         FDRE                                         r  layer0_reg/data_out_reg[155]/C

Slack:                    inf
  Source:                 M0[16]
                            (input port)
  Destination:            layer0_reg/data_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[16] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[2]
    SLICE_X26Y41         FDRE                                         r  layer0_reg/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=140, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X26Y41         FDRE                                         r  layer0_reg/data_out_reg[16]/C





