INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/RCA_last/RCA_last.srcs/sources_1/new/FA8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA1b
INFO: [VRFC 10-311] analyzing module FA8b_CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/RCA_last/RCA_last.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
