
---------- Begin Simulation Statistics ----------
final_tick                               869559876000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96634                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739508                       # Number of bytes of host memory used
host_op_rate                                    96946                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10539.89                       # Real time elapsed on the host
host_tick_rate                               82501789                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018513470                       # Number of instructions simulated
sim_ops                                    1021795070                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.869560                       # Number of seconds simulated
sim_ticks                                869559876000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.599303                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116405662                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134418706                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7875337                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185902087                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15830630                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15925384                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           94754                       # Number of indirect misses.
system.cpu0.branchPred.lookups              236141250                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662620                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819866                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5384579                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221013700                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29933785                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       56384479                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892399182                       # Number of instructions committed
system.cpu0.commit.committedOps             893221262                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1564057603                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.571092                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.363310                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1130845312     72.30%     72.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    269547499     17.23%     89.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     52897664      3.38%     92.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     58544013      3.74%     96.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     13780627      0.88%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5336528      0.34%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1234257      0.08%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1937918      0.12%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29933785      1.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1564057603                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18340878                       # Number of function calls committed.
system.cpu0.commit.int_insts                863509696                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280411789                       # Number of loads committed
system.cpu0.commit.membars                    1641836                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641842      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491113623     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281231647     31.49%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109760375     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893221262                       # Class of committed instruction
system.cpu0.commit.refs                     390992046                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892399182                       # Number of Instructions Simulated
system.cpu0.committedOps                    893221262                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.917805                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.917805                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            194205852                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2495001                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115462026                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             963863280                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               693290922                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                678978026                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5393891                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3979278                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2921281                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  236141250                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                169744678                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    877382565                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3883065                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     979787787                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               15769298                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137977                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         689522639                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132236292                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572491                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1574789972                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.624083                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895640                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               872441041     55.40%     55.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               523646397     33.25%     88.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               108470516      6.89%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                56397985      3.58%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5004864      0.32%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4955706      0.31%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  561787      0.04%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643498      0.10%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668178      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1574789972                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      136657661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5428453                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226968861                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.542573                       # Inst execution rate
system.cpu0.iew.exec_refs                   410734622                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112942332                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              159403893                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            302642798                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1997312                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1536213                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117180584                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          949596748                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            297792290                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4394619                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            928584501                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                785144                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3044728                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5393891                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4519869                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        71752                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16646395                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14570                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9934                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3758596                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22231009                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6600327                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9934                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       732553                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4695900                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                374370526                       # num instructions consuming a value
system.cpu0.iew.wb_count                    920470631                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.891422                       # average fanout of values written-back
system.cpu0.iew.wb_producers                333722064                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.537832                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     920517515                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1131785101                       # number of integer regfile reads
system.cpu0.int_regfile_writes              588202535                       # number of integer regfile writes
system.cpu0.ipc                              0.521429                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.521429                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643322      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            508083974     54.46%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839399      0.84%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639152      0.18%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           300244899     32.18%     87.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113528328     12.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             932979121                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                48                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     999276                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001071                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 174657     17.48%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                756615     75.72%     93.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                68002      6.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             932335026                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3441806892                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    920470585                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1005981077                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 943626994                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                932979121                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5969754                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56375482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            59499                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3503626                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30638446                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1574789972                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.592447                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801911                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          890812204     56.57%     56.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          482040168     30.61%     87.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          167601593     10.64%     97.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26498273      1.68%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5124939      0.33%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             816936      0.05%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1696284      0.11%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             117792      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              81783      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1574789972                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.545140                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15331257                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2808092                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           302642798                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117180584                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1508                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1711447633                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27672809                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168812687                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569156398                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3778657                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               699156550                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8824686                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8263                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1168036100                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             957652825                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          613640144                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                674853565                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12863983                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5393891                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             26438398                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44483738                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1168036060                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        134881                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4576                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10678517                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4568                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2483710514                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1909948295                       # The number of ROB writes
system.cpu0.timesIdled                       25530629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1475                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.553835                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11299817                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13207844                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3046912                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18163308                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            228951                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         314200                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           85249                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20543330                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23687                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819630                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2170860                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300254                       # Number of branches committed
system.cpu1.commit.bw_lim_events               733720                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459594                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       30113724                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41844492                       # Number of instructions committed
system.cpu1.commit.committedOps              42664322                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232791269                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183273                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.776572                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    213089471     91.54%     91.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9689793      4.16%     95.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4226244      1.82%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3113769      1.34%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1099503      0.47%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       199058      0.09%     99.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       560305      0.24%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        79406      0.03%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       733720      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232791269                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317217                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40178636                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552298                       # Number of loads committed
system.cpu1.commit.membars                    1639356                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639356      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24988128     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371928     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3664769      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42664322                       # Class of committed instruction
system.cpu1.commit.refs                      16036709                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41844492                       # Number of Instructions Simulated
system.cpu1.committedOps                     42664322                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.698597                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.698597                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            176888993                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               880033                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10361708                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              81986188                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16587095                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39867266                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2171855                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               726890                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2371033                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20543330                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12890936                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    220187149                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               468141                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      92812787                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6095814                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.086152                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14651160                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11528768                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.389226                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237886242                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.402880                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.887802                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               180836919     76.02%     76.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33904257     14.25%     90.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14469697      6.08%     96.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4653369      1.96%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1767449      0.74%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1621744      0.68%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  600678      0.25%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3647      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28482      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237886242                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         568640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2210364                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13416780                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.220107                       # Inst execution rate
system.cpu1.iew.exec_refs                    18200697                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5268209                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              154269192                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19946463                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2031551                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1413776                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8220266                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72768455                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12932488                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1768370                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52485481                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                830591                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               748681                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2171855                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2274634                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        38969                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          216667                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12772                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1989                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2362                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8394165                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3735855                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1989                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       621725                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1588639                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25427894                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51591620                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.777637                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19773676                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216358                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51618297                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67553101                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32303069                       # number of integer regfile writes
system.cpu1.ipc                              0.175482                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175482                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639552      3.02%      3.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33902252     62.49%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  51      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14105648     26.00%     91.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4606250      8.49%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              54253851                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     920019                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.016958                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 144937     15.75%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                677763     73.67%     89.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97317     10.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53534304                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         347374830                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51591608                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102873615                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66687660                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 54253851                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6080795                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       30104132                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            60893                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3621201                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21288339                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237886242                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.228066                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.658155                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          202850091     85.27%     85.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22927733      9.64%     94.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7742571      3.25%     98.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2593273      1.09%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1195754      0.50%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             303170      0.13%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             179686      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67537      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26427      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237886242                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.227523                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12824165                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2293657                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19946463                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8220266                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    196                       # number of misc regfile reads
system.cpu1.numCycles                       238454882                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1500658460                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              161236468                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27214553                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3752152                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19124549                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                753088                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10715                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             98598655                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77722437                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49614380                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38579258                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11474950                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2171855                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16747154                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22399827                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        98598643                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26958                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               834                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9405880                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           824                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   304834581                       # The number of ROB reads
system.cpu1.rob.rob_writes                  150655423                       # The number of ROB writes
system.cpu1.timesIdled                          16214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.973897                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10892679                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            12818853                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2907130                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17914486                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            230269                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         334472                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          104203                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20314100                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24077                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819666                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1991160                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10235923                       # Number of branches committed
system.cpu2.commit.bw_lim_events               704186                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459677                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30106947                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41670844                       # Number of instructions committed
system.cpu2.commit.committedOps              42490709                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    232812485                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.182510                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.771962                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    213111734     91.54%     91.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9688855      4.16%     95.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4254004      1.83%     97.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3125175      1.34%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1078507      0.46%     99.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       209404      0.09%     99.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       560555      0.24%     99.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        80065      0.03%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       704186      0.30%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    232812485                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318441                       # Number of function calls committed.
system.cpu2.commit.int_insts                 40011281                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11492739                       # Number of loads committed
system.cpu2.commit.membars                    1639389                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639389      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24885796     58.57%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12312405     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652978      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42490709                       # Class of committed instruction
system.cpu2.commit.refs                      15965395                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41670844                       # Number of Instructions Simulated
system.cpu2.committedOps                     42490709                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.722029                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.722029                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            178071486                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               921141                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9955609                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              81488266                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16175194                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39140051                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1992190                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               757922                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2360592                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20314100                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 12545953                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    220441394                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               480100                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      92270819                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5816320                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.085195                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14389946                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11122948                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.386974                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         237739513                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.400914                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.890136                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               181618190     76.39%     76.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                32672575     13.74%     90.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                14680571      6.18%     96.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4742089      1.99%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1767185      0.74%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1627685      0.68%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  600100      0.25%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3501      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27617      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           237739513                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         702283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2032545                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                13383799                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.219953                       # Inst execution rate
system.cpu2.iew.exec_refs                    18160466                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5244228                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              155831470                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19927772                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2031680                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1388675                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             8185155                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           72587742                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12916238                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1596433                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             52446095                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                831972                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               772990                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1992190                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2301141                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        37714                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          208881                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12451                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2159                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         2105                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      8435033                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3712499                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2159                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       620503                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1412042                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25261287                       # num instructions consuming a value
system.cpu2.iew.wb_count                     51535491                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.781674                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19746086                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.216134                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      51560236                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                67505219                       # number of integer regfile reads
system.cpu2.int_regfile_writes               32303623                       # number of integer regfile writes
system.cpu2.ipc                              0.174763                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.174763                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639606      3.03%      3.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             33734090     62.42%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  49      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   87      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14085918     26.06%     91.52% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4582766      8.48%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              54042528                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     910486                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.016848                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 138784     15.24%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                     11      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                675879     74.23%     89.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                95810     10.52%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              53313394                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         346792086                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     51535479                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        102685807                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  66505138                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 54042528                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6082604                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30097032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            57057                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3622927                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     21333288                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    237739513                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.227318                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.657107                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          202882414     85.34%     85.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22752132      9.57%     94.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7741500      3.26%     98.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2592789      1.09%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1202762      0.51%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             304753      0.13%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             173045      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              64998      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              25120      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      237739513                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.226649                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         12789928                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2287745                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19927772                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            8185155                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu2.numCycles                       238441796                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1500671546                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              162778794                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27117743                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3656433                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18533082                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                594743                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8550                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             98027788                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              77355823                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           49534851                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37949977                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11330200                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1992190                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16459306                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                22417108                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        98027776                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26164                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               806                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  9494170                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           792                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   304704954                       # The number of ROB reads
system.cpu2.rob.rob_writes                  150126677                       # The number of ROB writes
system.cpu2.timesIdled                          16748                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.470069                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11381751                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11798220                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3035090                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17776601                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            212484                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         308980                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           96496                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20455636                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22180                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819646                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2190266                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10573917                       # Number of branches committed
system.cpu3.commit.bw_lim_events               642021                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459621                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       29651470                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42598952                       # Number of instructions committed
system.cpu3.commit.committedOps              43418777                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234504049                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.185152                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.770646                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    214247200     91.36%     91.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9979313      4.26%     95.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4349169      1.85%     97.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3213419      1.37%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1167821      0.50%     99.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       219266      0.09%     99.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       603793      0.26%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        82047      0.03%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       642021      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234504049                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292143                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40879897                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834448                       # Number of loads committed
system.cpu3.commit.membars                    1639332                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639332      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25387775     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12654094     29.14%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3737435      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43418777                       # Class of committed instruction
system.cpu3.commit.refs                      16391541                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42598952                       # Number of Instructions Simulated
system.cpu3.committedOps                     43418777                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.635965                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.635965                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            177717666                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               850705                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10449439                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              82616719                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16380416                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 41196929                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2191252                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               918369                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2116962                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20455636                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12872122                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    221651099                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               454918                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      92256278                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6072152                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.085201                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14916042                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11594235                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.384263                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         239603225                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.397382                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.881693                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               182801674     76.29%     76.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33435791     13.95%     90.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15208884      6.35%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4209630      1.76%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2070594      0.86%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  868890      0.36%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  977058      0.41%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3280      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27424      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           239603225                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         482967                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2231733                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13525847                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.222161                       # Inst execution rate
system.cpu3.iew.exec_refs                    18805798                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5390287                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              156977548                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             20041665                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1972619                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1579975                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8267677                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           73045538                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13415511                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1635633                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53337882                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                935551                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               909575                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2191252                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2764972                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        43839                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          229379                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15067                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1975                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         2070                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      8207217                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3710584                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1975                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       795684                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1436049                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25484483                       # num instructions consuming a value
system.cpu3.iew.wb_count                     52332551                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.779892                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 19875145                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.217974                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      52361763                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                68483996                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32800729                       # number of integer regfile writes
system.cpu3.ipc                              0.177432                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.177432                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639561      2.98%      2.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33970971     61.80%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14625937     26.61%     91.38% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4736901      8.62%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54973515                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     920833                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016750                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 137512     14.93%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                684871     74.38%     89.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                98448     10.69%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              54254773                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         350535816                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52332539                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        102673266                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  67139185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54973515                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5906353                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       29626760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64754                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3446732                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     21133180                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    239603225                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.229436                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.661371                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          204543385     85.37%     85.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           22326483      9.32%     94.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8250994      3.44%     98.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2688624      1.12%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1271105      0.53%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             259081      0.11%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             172060      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              64957      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              26536      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      239603225                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.228974                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12503562                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2335217                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            20041665                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8267677                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    229                       # number of misc regfile reads
system.cpu3.numCycles                       240086192                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1499027317                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              163294677                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27610815                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3196916                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19013637                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                662143                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7834                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             98618214                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              78081523                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49906168                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 39938922                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10744551                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2191252                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             15136593                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22295353                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        98618202                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         28144                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               860                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7548798                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           850                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   306930871                       # The number of ROB reads
system.cpu3.rob.rob_writes                  151243323                       # The number of ROB writes
system.cpu3.timesIdled                          13012                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4217856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8364878                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       344796                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        69507                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     55413887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4293986                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    111088469                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4363493                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1261326                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3066780                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1080134                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1038                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            568                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2954903                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2954846                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1261326                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           129                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12581050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12581050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    466108928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               466108928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1520                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4217964                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4217964    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4217964                       # Request fanout histogram
system.membus.respLayer1.occupancy        22730335500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21836679500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                279                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5357037789.285714                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   31808933336.938725                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          136     97.14%     97.14% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.71%     97.86% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     98.57% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.71%     99.29% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 266298019500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   119574585500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 749985290500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     12510638                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12510638                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     12510638                       # number of overall hits
system.cpu2.icache.overall_hits::total       12510638                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        35315                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         35315                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        35315                       # number of overall misses
system.cpu2.icache.overall_misses::total        35315                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1127436999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1127436999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1127436999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1127436999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     12545953                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12545953                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     12545953                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12545953                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002815                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002815                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002815                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002815                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 31925.159252                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 31925.159252                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 31925.159252                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 31925.159252                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          306                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25127                       # number of writebacks
system.cpu2.icache.writebacks::total            25127                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        10156                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        10156                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        10156                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        10156                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25159                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25159                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25159                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25159                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    769343499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    769343499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    769343499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    769343499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002005                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 30579.255893                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 30579.255893                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 30579.255893                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30579.255893                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25127                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     12510638                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12510638                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        35315                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        35315                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1127436999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1127436999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     12545953                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12545953                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002815                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002815                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 31925.159252                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 31925.159252                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        10156                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        10156                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25159                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25159                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    769343499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    769343499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 30579.255893                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 30579.255893                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.986907                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12481654                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25127                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           496.742707                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        353772000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.986907                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999591                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999591                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         25117065                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        25117065                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13660270                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13660270                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13660270                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13660270                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2514473                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2514473                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2514473                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2514473                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 345197127636                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 345197127636                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 345197127636                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 345197127636                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16174743                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16174743                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16174743                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16174743                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.155457                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.155457                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.155457                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.155457                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 137284.086024                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 137284.086024                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 137284.086024                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 137284.086024                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2432841                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       377604                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            36515                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4511                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    66.625798                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.707382                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       987089                       # number of writebacks
system.cpu2.dcache.writebacks::total           987089                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1934807                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1934807                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1934807                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1934807                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       579666                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       579666                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       579666                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       579666                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  70958785454                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  70958785454                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  70958785454                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  70958785454                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035838                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035838                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035838                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035838                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 122413.226675                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 122413.226675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 122413.226675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 122413.226675                       # average overall mshr miss latency
system.cpu2.dcache.replacements                987089                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11058126                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11058126                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1464032                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1464032                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 158984162000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 158984162000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12522158                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12522158                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.116915                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.116915                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 108593.365446                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108593.365446                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1183444                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1183444                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       280588                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       280588                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31599493500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31599493500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022407                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022407                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 112618.834376                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112618.834376                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2602144                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2602144                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1050441                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1050441                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 186212965636                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 186212965636                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652585                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652585                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.287588                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.287588                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 177271.227642                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 177271.227642                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       751363                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       751363                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299078                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299078                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39359291954                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39359291954                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081881                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081881                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 131602.096958                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 131602.096958                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          335                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          335                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          189                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          189                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5182000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5182000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.360687                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.360687                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27417.989418                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27417.989418                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          116                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           73                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           73                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       379000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       379000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.139313                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.139313                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5191.780822                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5191.780822                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          155                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       775000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       775000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.430556                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.430556                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         5000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         5000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          152                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       649000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       649000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.422222                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.422222                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4269.736842                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4269.736842                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       406000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       406000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       380000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       380000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400211                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400211                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419455                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419455                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44821543500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44821543500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819666                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819666                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511739                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511739                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106856.619900                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106856.619900                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419455                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419455                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44402088500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44402088500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511739                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511739                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105856.619900                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105856.619900                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.891955                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15059234                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           998911                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.075651                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        353783500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.891955                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.902874                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.902874                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34989525                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34989525                       # Number of data accesses
system.cpu3.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6191373975.206612                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34164229817.143841                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          117     96.69%     96.69% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 266298176500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120403625000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 749156251000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12847107                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12847107                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12847107                       # number of overall hits
system.cpu3.icache.overall_hits::total       12847107                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25015                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25015                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25015                       # number of overall misses
system.cpu3.icache.overall_misses::total        25015                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    706204000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    706204000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    706204000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    706204000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12872122                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12872122                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12872122                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12872122                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001943                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001943                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001943                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001943                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 28231.221267                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 28231.221267                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 28231.221267                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 28231.221267                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    22.833333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        19249                       # number of writebacks
system.cpu3.icache.writebacks::total            19249                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         5734                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         5734                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         5734                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         5734                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        19281                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        19281                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        19281                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        19281                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    526481500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    526481500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    526481500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    526481500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001498                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001498                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001498                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001498                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 27305.715471                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 27305.715471                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 27305.715471                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 27305.715471                       # average overall mshr miss latency
system.cpu3.icache.replacements                 19249                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12847107                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12847107                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25015                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25015                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    706204000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    706204000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12872122                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12872122                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001943                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001943                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 28231.221267                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 28231.221267                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         5734                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         5734                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        19281                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        19281                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    526481500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    526481500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001498                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001498                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 27305.715471                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 27305.715471                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986688                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12826098                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            19249                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           666.325420                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        360604000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986688                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999584                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999584                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         25763525                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        25763525                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14117637                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14117637                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14117637                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14117637                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2585007                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2585007                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2585007                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2585007                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 338880919427                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 338880919427                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 338880919427                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 338880919427                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16702644                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16702644                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16702644                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16702644                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.154766                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.154766                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.154766                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.154766                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 131094.778245                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 131094.778245                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 131094.778245                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 131094.778245                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2601491                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       555786                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            40366                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6531                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    64.447580                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    85.099678                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       998262                       # number of writebacks
system.cpu3.dcache.writebacks::total           998262                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1997593                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1997593                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1997593                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1997593                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       587414                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       587414                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       587414                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       587414                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70477549223                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70477549223                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70477549223                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70477549223                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.035169                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035169                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.035169                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035169                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119979.348846                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119979.348846                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119979.348846                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119979.348846                       # average overall mshr miss latency
system.cpu3.dcache.replacements                998262                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11443394                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11443394                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1522217                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1522217                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 160187223000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 160187223000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12965611                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12965611                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.117404                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.117404                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105232.843281                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105232.843281                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1238198                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1238198                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       284019                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       284019                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31324720500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31324720500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021906                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021906                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110290.933001                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110290.933001                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2674243                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2674243                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1062790                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1062790                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 178693696427                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 178693696427                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3737033                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3737033                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.284394                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.284394                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 168136.411170                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 168136.411170                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       759395                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       759395                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303395                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303395                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39152828723                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39152828723                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081186                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081186                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 129049.024285                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 129049.024285                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          353                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          353                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          192                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5442500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5442500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.352294                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.352294                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28346.354167                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28346.354167                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          121                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           71                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       405500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       405500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.130275                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.130275                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5711.267606                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5711.267606                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          162                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       981000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       981000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.432000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.432000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6055.555556                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6055.555556                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       843000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       843000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.421333                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.421333                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5335.443038                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5335.443038                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       320000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       320000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       300000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       300000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396703                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396703                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422943                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422943                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45051545500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45051545500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819646                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819646                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516007                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516007                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106519.189347                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106519.189347                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422943                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422943                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44628602500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44628602500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516007                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516007                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105519.189347                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105519.189347                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.510274                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15524877                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1010131                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.369172                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        360615500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.510274                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.859696                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.859696                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36056580                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36056580                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1257855454.545455                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3311907815.068178                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11180531000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   855723466000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13836410000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    141189105                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       141189105                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    141189105                       # number of overall hits
system.cpu0.icache.overall_hits::total      141189105                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28555573                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28555573                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28555573                       # number of overall misses
system.cpu0.icache.overall_misses::total     28555573                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 371359115994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 371359115994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 371359115994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 371359115994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    169744678                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    169744678                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    169744678                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    169744678                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.168227                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.168227                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.168227                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.168227                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13004.786001                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13004.786001                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13004.786001                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13004.786001                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2831                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.234375                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26964463                       # number of writebacks
system.cpu0.icache.writebacks::total         26964463                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1591076                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1591076                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1591076                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1591076                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26964497                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26964497                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26964497                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26964497                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 329736871498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 329736871498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 329736871498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 329736871498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.158853                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.158853                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.158853                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.158853                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12228.556368                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12228.556368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12228.556368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12228.556368                       # average overall mshr miss latency
system.cpu0.icache.replacements              26964463                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    141189105                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      141189105                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28555573                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28555573                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 371359115994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 371359115994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    169744678                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    169744678                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.168227                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.168227                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13004.786001                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13004.786001                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1591076                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1591076                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26964497                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26964497                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 329736871498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 329736871498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.158853                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.158853                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12228.556368                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12228.556368                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999938                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          168153376                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26964464                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.236110                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999938                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        366453852                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       366453852                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    343935593                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       343935593                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    343935593                       # number of overall hits
system.cpu0.dcache.overall_hits::total      343935593                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     42915610                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42915610                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     42915610                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42915610                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 992068158809                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 992068158809                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 992068158809                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 992068158809                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    386851203                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    386851203                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    386851203                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    386851203                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.110936                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.110936                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.110936                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.110936                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23116.720438                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23116.720438                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23116.720438                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23116.720438                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4137238                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       199605                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            73347                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2282                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.406370                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.469325                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25513823                       # number of writebacks
system.cpu0.dcache.writebacks::total         25513823                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17810110                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17810110                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17810110                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17810110                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     25105500                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     25105500                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     25105500                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     25105500                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 426979931050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 426979931050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 426979931050                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 426979931050                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.064897                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.064897                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.064897                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.064897                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17007.425905                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17007.425905                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17007.425905                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17007.425905                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25513823                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    248429438                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      248429438                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     28664319                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     28664319                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 583081253000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 583081253000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    277093757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    277093757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103446                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103446                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20341.709601                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20341.709601                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7796982                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7796982                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     20867337                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     20867337                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 326429306500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 326429306500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075308                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075308                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15643.074461                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15643.074461                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     95506155                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      95506155                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14251291                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14251291                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 408986905809                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 408986905809                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109757446                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109757446                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.129844                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.129844                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28698.235536                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28698.235536                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     10013128                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     10013128                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4238163                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4238163                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 100550624550                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 100550624550                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.038614                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038614                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23725.048930                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23725.048930                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1683                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1683                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1350                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1350                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12089500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12089500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.445104                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.445104                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8955.185185                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8955.185185                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1319                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1319                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1649500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1649500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010221                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010221                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 53209.677419                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53209.677419                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2667                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2667                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          277                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          277                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2129500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2129500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2944                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2944                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.094090                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.094090                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7687.725632                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7687.725632                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          272                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          272                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1857500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1857500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.092391                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.092391                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6829.044118                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6829.044118                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       401865                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         401865                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       418001                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       418001                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45263127500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45263127500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819866                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819866                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509841                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509841                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108284.734965                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108284.734965                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       418001                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       418001                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44845126500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44845126500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509841                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509841                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107284.734965                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107284.734965                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.948691                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          369864968                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25523209                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.491319                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.948691                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998397                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998397                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        800877333                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       800877333                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26925593                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24135560                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               18971                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               63415                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               19535                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               61659                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               15839                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               60992                       # number of demand (read+write) hits
system.l2.demand_hits::total                 51301564                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26925593                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24135560                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              18971                       # number of overall hits
system.l2.overall_hits::.cpu1.data              63415                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              19535                       # number of overall hits
system.l2.overall_hits::.cpu2.data              61659                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              15839                       # number of overall hits
system.l2.overall_hits::.cpu3.data              60992                       # number of overall hits
system.l2.overall_hits::total                51301564                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             38903                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1377828                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3933                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            927208                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5624                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            925559                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3442                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            937384                       # number of demand (read+write) misses
system.l2.demand_misses::total                4219881                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            38903                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1377828                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3933                       # number of overall misses
system.l2.overall_misses::.cpu1.data           927208                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5624                       # number of overall misses
system.l2.overall_misses::.cpu2.data           925559                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3442                       # number of overall misses
system.l2.overall_misses::.cpu3.data           937384                       # number of overall misses
system.l2.overall_misses::total               4219881                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3360790000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 147675128000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    371035000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 113163907500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    507785500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 112754618500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    317937500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 112515062000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     490666264000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3360790000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 147675128000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    371035000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 113163907500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    507785500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 112754618500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    317937500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 112515062000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    490666264000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26964496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        25513388                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22904                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          990623                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25159                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          987218                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           19281                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          998376                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55521445                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26964496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       25513388                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22904                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         990623                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25159                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         987218                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          19281                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         998376                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55521445                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001443                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.054004                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.171717                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.935985                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.223538                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.937543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.178518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.938909                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076005                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001443                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.054004                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.171717                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.935985                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.223538                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.937543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.178518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.938909                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076005                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86388.967432                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107179.653774                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94338.927028                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122048.027519                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90289.029161                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121823.264103                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92369.988379                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120030.917959                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116274.905382                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86388.967432                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107179.653774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94338.927028                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122048.027519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90289.029161                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121823.264103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92369.988379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120030.917959                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116274.905382                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3066780                       # number of writebacks
system.l2.writebacks::total                   3066780                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            485                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            367                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            702                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            423                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            714                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            354                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            576                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3708                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           485                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           367                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           702                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           423                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           714                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           354                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           576                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3708                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        38816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1377343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       926506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       924845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       936808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4216173                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        38816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1377343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       926506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       924845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       936808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4216173                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2967045000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 133866009003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    307444000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 103847643001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    424184500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 103452778001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    260507500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 103103697004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 448229308009                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2967045000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 133866009003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    307444000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 103847643001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    424184500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 103452778001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    260507500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 103103697004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 448229308009                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.053985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.155693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.935276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.206725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.936819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.160158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.938332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075938                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.053985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.155693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.935276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.206725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.936819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.160158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.938332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.075938                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76438.710841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97191.483169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86215.367358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112085.235283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 81558.258027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111859.585121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84361.237047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110058.514663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106311.887109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76438.710841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97191.483169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86215.367358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112085.235283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 81558.258027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111859.585121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84361.237047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110058.514663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106311.887109                       # average overall mshr miss latency
system.l2.replacements                        8509070                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7107991                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7107991                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7107991                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7107991                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     48223166                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48223166                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48223166                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48223166                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  109                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            95                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                109                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1622500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1652000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              218                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.969388                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.088235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.127660                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.128205                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17078.947368                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         5900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15155.963303                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           109                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1899000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        61000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       123000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       103500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2186500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.969388                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.088235                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.127660                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.128205                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19989.473684                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20059.633028                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                103                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           69                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            137                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.260870                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.115385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.222222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.248175                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       360500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        86500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       180500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       688000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.260870                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.115385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.222222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.248175                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20027.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        21625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20055.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20235.294118                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3747129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25194                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24620                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            24936                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3821879                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         899428                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682881                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682525                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         690013                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2954847                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  97598926000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82526559000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  82144545000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82167814500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  344437844500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4646557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708075                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6776726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.193569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.964419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.965184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.965122                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.436029                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108512.216653                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120850.571329                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120353.899125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119081.545565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116567.065740                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       899427                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682881                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682525                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       690013                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2954846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  88604604002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75697748501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  75319295000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75267684500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 314889332003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.193568                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.964419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.965184                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.965122                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.436029                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98512.279487                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110850.570599                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 110353.899125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109081.545565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106567.087423                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26925593                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         18971                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         19535                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         15839                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26979938                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        38903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3442                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            51902                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3360790000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    371035000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    507785500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    317937500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4557548000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26964496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25159                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        19281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27031840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.171717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.223538                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.178518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001920                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86388.967432                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94338.927028                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90289.029161                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92369.988379                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87810.643135                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          367                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          423                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          354                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1231                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        38816                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3566                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5201                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        50671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2967045000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    307444000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    424184500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    260507500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3959181000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001440                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.155693                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.206725                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.160158                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001874                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76438.710841                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86215.367358                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 81558.258027                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84361.237047                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78135.047660                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     20388431                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        38221                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        37039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        36056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20499747                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       478400                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       244327                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       243034                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       247371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1213132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  50076202000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30637348500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30610073500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30347247500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 141670871500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     20866831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       282548                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       280073                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       283427                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21712879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.864727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.867752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.872786                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055872                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104674.335284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125394.854028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125949.758059                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122679.083239                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116781.085241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          484                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          702                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          714                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          576                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2476                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       477916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       243625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       242320                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       246795                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1210656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  45261405001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  28149894500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  28133483001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27836012504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 129380795006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.862243                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.865203                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.870753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055758                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94705.774657                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115546.001026                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 116100.540612                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112790.018047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106868.338327                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           34                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           31                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           38                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             129                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           31                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           134                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.871795                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.962687                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          129                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       660000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       613000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       516999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       755000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2544999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.871795                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.962687                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19411.764706                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19774.193548                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19884.576923                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19868.421053                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19728.674419                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999896                       # Cycle average of tags in use
system.l2.tags.total_refs                   110848959                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8509075                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.027146                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.290812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.731127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       21.045261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.198967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.043160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.197375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.028940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.433750                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.535794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.073924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.328832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.022402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 895333867                       # Number of tag accesses
system.l2.tags.data_accesses                895333867                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2484160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      88149952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        228224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59296384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        332864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59190080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        197632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59955712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          269835008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2484160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       228224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       332864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       197632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3242880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    196273920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       196273920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          38815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1377343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         926506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         924845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         936808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4216172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3066780                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3066780                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2856802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        101373067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           262459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68191260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           382796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         68069010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           227278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68949492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             310312165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2856802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       262459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       382796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       227278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3729335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225716394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225716394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225716394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2856802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       101373067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          262459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68191260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          382796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        68069010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          227278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68949492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            536028560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2987927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     38815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1287515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    922285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    920281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    930710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003481828000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184999                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184999                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8682410                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2814483                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4216172                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3066780                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4216172                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3066780                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 104711                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 78853                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            220787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            255130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            373329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            258135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            262642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            277571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            281028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            296194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            243815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           243824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           265021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           256910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           223258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           210733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           224196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            165505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            188866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            192552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            190442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           209875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           192737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           171247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168197                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 195833561250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20557305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            272923455000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47631.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66381.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1391740                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1600229                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4216172                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3066780                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1197627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1104130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  851144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  456240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  123827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   69021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   76092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   67566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   54841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  24486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 198544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 205403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 208181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 199827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 197570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4107383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.619614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.937449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.500312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3105649     75.61%     75.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       733954     17.87%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       103041      2.51%     95.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        42428      1.03%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22203      0.54%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14357      0.35%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11152      0.27%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9068      0.22%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65531      1.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4107383                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.223915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.820850                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.173059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184998    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184999                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.150925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.141322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.582918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172336     93.16%     93.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              740      0.40%     93.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9345      5.05%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2002      1.08%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              435      0.24%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              107      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               28      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184999                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              263133504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6701504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191225920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               269835008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            196273920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       302.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       219.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    310.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  869559767000                       # Total gap between requests
system.mem_ctrls.avgGap                     119396.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2484160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     82400960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       228224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59026240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       332864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58897984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       197632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59565440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191225920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2856801.548189190216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 94761686.083132937551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 262459.212181956740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67880592.963330343366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 382795.951362410851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 67733097.657325670123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 227278.196079047251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68500676.772257149220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 219911158.826284229755                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        38815                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1377343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       926506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       924845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       936808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3066780                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1351551500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  77364647750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    157014500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  65065140000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    204792750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  64736855250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    130291000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  63913162250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21021258393250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34820.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56169.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44030.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70226.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     39375.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69997.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42192.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68224.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6854504.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14595866460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7757860440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14022610140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7667663220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68641765920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     183174936660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     179658414240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       475519117080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.850344                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 464795973750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29036280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 375727622250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14730948120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7829658045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15333221400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7929200880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68641765920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     312334504470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70892462400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       497691761235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.349041                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 180892440250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29036280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 659631155750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6355814432.203390                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   34577646238.025337                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          114     96.61%     96.61% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 266297968000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119573773000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 749986103000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12861891                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12861891                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12861891                       # number of overall hits
system.cpu1.icache.overall_hits::total       12861891                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        29045                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         29045                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        29045                       # number of overall misses
system.cpu1.icache.overall_misses::total        29045                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    832044498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    832044498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    832044498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    832044498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12890936                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12890936                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12890936                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12890936                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002253                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002253                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002253                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002253                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28646.737752                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28646.737752                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28646.737752                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28646.737752                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          269                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    26.900000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22872                       # number of writebacks
system.cpu1.icache.writebacks::total            22872                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6141                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6141                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6141                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6141                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22904                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22904                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22904                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22904                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    622306998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    622306998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    622306998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    622306998                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001777                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001777                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001777                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001777                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27170.232187                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27170.232187                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27170.232187                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27170.232187                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22872                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12861891                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12861891                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        29045                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        29045                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    832044498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    832044498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12890936                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12890936                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002253                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002253                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28646.737752                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28646.737752                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6141                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6141                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22904                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22904                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    622306998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    622306998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001777                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001777                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27170.232187                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27170.232187                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987139                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12777573                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22872                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           558.655693                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346405000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987139                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25804776                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25804776                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13675726                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13675726                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13675726                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13675726                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2522822                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2522822                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2522822                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2522822                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 346340382055                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 346340382055                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 346340382055                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 346340382055                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16198548                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16198548                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16198548                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16198548                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.155744                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.155744                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.155744                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.155744                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 137282.924461                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 137282.924461                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 137282.924461                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 137282.924461                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2512296                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       274160                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39344                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3286                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.854616                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.432745                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       990291                       # number of writebacks
system.cpu1.dcache.writebacks::total           990291                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1939468                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1939468                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1939468                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1939468                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       583354                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       583354                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       583354                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       583354                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  71179711937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  71179711937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  71179711937                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  71179711937                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.036013                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036013                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036013                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036013                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 122018.040396                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 122018.040396                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 122018.040396                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 122018.040396                       # average overall mshr miss latency
system.cpu1.dcache.replacements                990291                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11065441                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11065441                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1468738                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1468738                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 158556667000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 158556667000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12534179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12534179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.117179                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.117179                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 107954.357414                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107954.357414                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1185654                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1185654                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       283084                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       283084                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31648676000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31648676000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022585                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022585                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111799.593054                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111799.593054                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2610285                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2610285                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1054084                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1054084                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 187783715055                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 187783715055                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664369                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664369                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.287658                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.287658                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 178148.719699                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 178148.719699                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       753814                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       753814                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300270                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300270                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39531035937                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39531035937                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081943                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081943                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 131651.633320                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 131651.633320                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          344                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          344                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          187                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          187                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5378500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5378500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.352166                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.352166                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28762.032086                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28762.032086                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           75                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       579000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       579000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.141243                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.141243                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         7720                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7720                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          217                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          217                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          154                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       891000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       891000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.415094                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.415094                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5785.714286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5785.714286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       756000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       756000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.404313                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.404313                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         5040                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         5040                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       240500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       240500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       225500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       225500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401504                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401504                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418126                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418126                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45040158500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45040158500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819630                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819630                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510140                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510140                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107719.105007                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107719.105007                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418126                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418126                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44622032500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44622032500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510140                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510140                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106719.105007                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106719.105007                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.601374                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15078831                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1001284                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.059495                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346416500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.601374                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925043                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925043                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35039473                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35039473                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 869559876000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48747108                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10174771                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     48413163                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5442290                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1147                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           671                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1818                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           61                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           61                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6818186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6818186                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27031841                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21715272                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          134                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          134                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     80893455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     76551216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        68680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2982711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2973751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        57811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3007330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             166610399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3451453312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3265741184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2929664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126777856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3218304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126355392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2465920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127784640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7106726272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8554448                       # Total snoops (count)
system.tol2bus.snoopTraffic                 199084480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         64076385                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.079085                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.312554                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               59475476     92.82%     92.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4379766      6.84%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  50827      0.08%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 104655      0.16%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  56237      0.09%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   9424      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           64076385                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       111065403470                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1499441726                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37959963                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1516153952                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          29109025                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       38286256146                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40484247817                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1502976736                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34549000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1407871294000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135978                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740532                       # Number of bytes of host memory used
host_op_rate                                   136275                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11064.07                       # Real time elapsed on the host
host_tick_rate                               48654012                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1504474335                       # Number of instructions simulated
sim_ops                                    1507760508                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.538311                       # Number of seconds simulated
sim_ticks                                538311418000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.926486                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               72610727                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            72664145                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3475347                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        107112906                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7534                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          13042                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5508                       # Number of indirect misses.
system.cpu0.branchPred.lookups              107785501                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2226                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1037                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3472640                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  46229668                       # Number of branches committed
system.cpu0.commit.bw_lim_events              8147629                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4446                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      157877246                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           191923309                       # Number of instructions committed
system.cpu0.commit.committedOps             191924106                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1044330781                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.183777                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.028904                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    995398919     95.31%     95.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12529342      1.20%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13601942      1.30%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2168276      0.21%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1537521      0.15%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       755846      0.07%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       763436      0.07%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      9427870      0.90%     99.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      8147629      0.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1044330781                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               14005                       # Number of function calls committed.
system.cpu0.commit.int_insts                191313673                       # Number of committed integer instructions.
system.cpu0.commit.loads                     57180553                       # Number of loads committed
system.cpu0.commit.membars                       1245                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1296      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       134003590     69.82%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1123      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             300      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       57181534     29.79%     99.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        735948      0.38%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        191924106                       # Class of committed instruction
system.cpu0.commit.refs                      57917576                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  191923309                       # Number of Instructions Simulated
system.cpu0.committedOps                    191924106                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.566797                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.566797                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            889013077                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2803                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62526665                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             369533139                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                38830690                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                117048577                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3473573                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 8291                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             18175684                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  107785501                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 70386994                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    990664087                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               679868                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     431879419                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6952560                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.100885                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          72401073                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          72618261                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.404231                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1066541601                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.404937                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.789891                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               780799030     73.21%     73.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               177684497     16.66%     89.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                86889368      8.15%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6309688      0.59%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13833584      1.30%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    4423      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1017222      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     646      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3143      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1066541601                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1856505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3562336                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59492121                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.396888                       # Inst execution rate
system.cpu0.iew.exec_refs                   237319764                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    752360                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              253598957                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             99838610                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3485                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1314236                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1144343                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          348615007                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            236567404                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2355810                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            424034619                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2316807                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            427854585                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3473573                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            432208465                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     16671319                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          104788                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          808                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          199                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42658057                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       407320                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           199                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1615413                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1946923                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                238664685                       # num instructions consuming a value
system.cpu0.iew.wb_count                    259469062                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.704384                       # average fanout of values written-back
system.cpu0.iew.wb_producers                168111605                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.242858                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     260392740                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               515778220                       # number of integer regfile reads
system.cpu0.int_regfile_writes              200157917                       # number of integer regfile writes
system.cpu0.ipc                              0.179637                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.179637                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2048      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            187817401     44.05%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1426      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  325      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           237739788     55.76%     99.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             829120      0.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             426390428                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   30595702                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.071755                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1197709      3.91%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              29396042     96.08%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1949      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             456983762                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1954826120                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    259468743                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        505305776                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 348610153                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                426390428                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4854                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      156690904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          4908600                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           408                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    127519251                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1066541601                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.399788                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.105295                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          887248404     83.19%     83.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           79823790      7.48%     90.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           33942380      3.18%     93.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15540834      1.46%     95.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           28039761      2.63%     97.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           15348918      1.44%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3869456      0.36%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1885458      0.18%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             842600      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1066541601                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.399093                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2089819                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          431150                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            99838610                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1144343                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1076                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1068398106                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8224731                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              726384746                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            144965850                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              27108994                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                47058157                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             149566192                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1136200                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            494551009                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             358916815                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          268824891                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                123199149                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                839166                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3473573                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            166312376                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               123859049                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       494550697                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        113600                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2429                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                106969151                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2397                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1385975092                       # The number of ROB reads
system.cpu0.rob.rob_writes                  721834557                       # The number of ROB writes
system.cpu0.timesIdled                          19613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  752                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.943219                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               56567775                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            56599913                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2882215                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         81114543                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4083                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           7500                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3417                       # Number of indirect misses.
system.cpu1.branchPred.lookups               81858449                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          460                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           854                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2881047                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34037023                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6413455                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4170                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      120844827                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           141412287                       # Number of instructions committed
system.cpu1.commit.committedOps             141413565                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    797924036                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.177227                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.012918                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    761961250     95.49%     95.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9184553      1.15%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     10003803      1.25%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1543496      0.19%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1298921      0.16%     98.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       520421      0.07%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       501470      0.06%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      6496667      0.81%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6413455      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    797924036                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                5947                       # Number of function calls committed.
system.cpu1.commit.int_insts                140803882                       # Number of committed integer instructions.
system.cpu1.commit.loads                     41905360                       # Number of loads committed
system.cpu1.commit.membars                       1828                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1828      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98873842     69.92%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            112      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             224      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       41906214     29.63%     99.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        631345      0.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        141413565                       # Class of committed instruction
system.cpu1.commit.refs                      42537559                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  141412287                       # Number of Instructions Simulated
system.cpu1.committedOps                    141413565                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.766739                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.766739                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            677656136                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1218                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            48069521                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             278908209                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                30120108                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 91374139                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2881729                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3237                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13209827                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   81858449                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 53883656                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    757167451                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               623572                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     328634044                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5765794                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.100380                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55191591                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          56571858                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.402991                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         815241939                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.403117                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.786336                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               597242722     73.26%     73.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               135679948     16.64%     89.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                65852376      8.08%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6715498      0.82%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8699161      1.07%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4449      0.00%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1047149      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      54      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     582      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           815241939                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         245802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2959991                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44605089                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.381507                       # Inst execution rate
system.cpu1.iew.exec_refs                   170923735                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    653718                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              192982987                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             74855004                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              2831                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1285433                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1028976                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          261129557                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            170270017                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2063068                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            311113906                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1696374                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            328051785                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2881729                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            331155017                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     11961747                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           63463                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          698                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          192                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32949644                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       396777                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           192                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1219448                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1740543                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                179494799                       # num instructions consuming a value
system.cpu1.iew.wb_count                    194154904                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.701806                       # average fanout of values written-back
system.cpu1.iew.wb_producers                125970579                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.238084                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     194938281                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               380001206                       # number of integer regfile reads
system.cpu1.int_regfile_writes              149683795                       # number of integer regfile writes
system.cpu1.ipc                              0.173408                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.173408                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2323      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            141092144     45.05%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 388      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  224      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           171377183     54.72%     99.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             704712      0.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             313176974                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   21678073                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.069220                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 950161      4.38%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              20727874     95.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   38      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             334852724                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1467162421                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    194154904                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        380845729                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 261124807                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                313176974                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               4750                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      119715992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3888461                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           580                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     95588437                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    815241939                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.384152                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.087105                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          683256038     83.81%     83.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           58997230      7.24%     91.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           25074995      3.08%     94.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           11627104      1.43%     95.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20339948      2.49%     98.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10734353      1.32%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3076811      0.38%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1427661      0.18%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             707799      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      815241939                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.384036                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1947833                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          445596                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            74855004                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1028976                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    495                       # number of misc regfile reads
system.cpu1.numCycles                       815487741                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   261019330                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              553410826                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106747388                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              20062479                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36462881                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             114885696                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               862232                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            371925083                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             269828686                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          202093379                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 95341519                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                803290                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2881729                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            127080761                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                95345991                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       371925083                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         64223                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              2161                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 76768390                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          2117                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1053766659                       # The number of ROB reads
system.cpu1.rob.rob_writes                  541851951                       # The number of ROB writes
system.cpu1.timesIdled                           3931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.955721                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               39400660                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            39418114                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2347563                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         56605610                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              3896                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           7722                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3826                       # Number of indirect misses.
system.cpu2.branchPred.lookups               57379121                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          502                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           813                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2346377                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  22654341                       # Number of branches committed
system.cpu2.commit.bw_lim_events              4638929                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           4052                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       86737266                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            94515065                       # Number of instructions committed
system.cpu2.commit.committedOps              94516335                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    545677049                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.173209                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.001981                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    521317462     95.54%     95.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6623819      1.21%     96.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6570830      1.20%     97.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1108929      0.20%     98.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       863906      0.16%     98.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       351263      0.06%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       312679      0.06%     98.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3889232      0.71%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      4638929      0.85%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    545677049                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                5811                       # Number of function calls committed.
system.cpu2.commit.int_insts                 93906664                       # Number of committed integer instructions.
system.cpu2.commit.loads                     27491886                       # Number of loads committed
system.cpu2.commit.membars                       1818                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1818      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        66417932     70.27%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            112      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             224      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       27492699     29.09%     99.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        603550      0.64%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         94516335                       # Class of committed instruction
system.cpu2.commit.refs                      28096249                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   94515065                       # Number of Instructions Simulated
system.cpu2.committedOps                     94516335                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.911823                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.911823                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            457704703                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 1208                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            32725497                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             194754265                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                22377159                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 67480738                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2347090                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 2962                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              8569571                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   57379121                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 38064786                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    517041125                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               576129                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     233208030                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                4696552                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.102691                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          39089860                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          39404556                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.417370                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         558479261                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.417583                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.805060                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               404648887     72.46%     72.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                95680052     17.13%     89.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                46053493      8.25%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5178162      0.93%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 5808461      1.04%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    6144      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1103510      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      42      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     510      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           558479261                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         277097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2419622                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                30145998                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.362350                       # Inst execution rate
system.cpu2.iew.exec_refs                   106911903                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    629532                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              139963500                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             51332004                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              2585                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1218956                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              983983                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          180329802                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            106282371                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1785369                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            202465349                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1189763                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            213392937                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2347090                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            215506098                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      7462941                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           44626                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          629                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          260                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     23840118                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       379620                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           260                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       955450                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1464172                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                121885680                       # num instructions consuming a value
system.cpu2.iew.wb_count                    131418661                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.694786                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 84684511                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.235199                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     132008563                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               248858875                       # number of integer regfile reads
system.cpu2.int_regfile_writes              101237193                       # number of integer regfile writes
system.cpu2.ipc                              0.169153                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.169153                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             2281      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             96268558     47.13%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 501      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  224      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           107304849     52.54%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             674305      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             204250718                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   12947283                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.063389                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 617765      4.77%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              12329485     95.23%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   33      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             217195720                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         982698178                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    131418661                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        266143514                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 180325274                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                204250718                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               4528                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       85813467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2770198                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           476                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     69249220                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    558479261                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.365727                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.055605                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          470623866     84.27%     84.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           40340471      7.22%     91.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           16750089      3.00%     94.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7911545      1.42%     95.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           12938241      2.32%     98.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            6460122      1.16%     99.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2051251      0.37%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             915054      0.16%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             488622      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      558479261                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.365545                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1491540                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          442762                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            51332004                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             983983                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    463                       # number of misc regfile reads
system.cpu2.numCycles                       558756358                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   517750473                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              377483259                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             71260508                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              13074771                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                26875045                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              73713422                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               683774                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            257947260                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             187498135                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          140779013                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 69428965                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                792772                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2347090                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             82289341                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                69518505                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       257947260                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         55561                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1965                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 48492151                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1930                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   722289355                       # The number of ROB reads
system.cpu2.rob.rob_writes                  375325801                       # The number of ROB writes
system.cpu2.timesIdled                           3738                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.901831                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               25121715                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            25146401                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1854707                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         36028269                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              4205                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          10174                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            5969                       # Number of indirect misses.
system.cpu3.branchPred.lookups               36814763                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          438                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           790                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1853287                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13913211                       # Number of branches committed
system.cpu3.commit.bw_lim_events              3101672                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           4051                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58050630                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58110204                       # Number of instructions committed
system.cpu3.commit.committedOps              58111432                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    327775097                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.177291                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.009746                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    312316308     95.28%     95.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      4631172      1.41%     96.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3994189      1.22%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       790981      0.24%     98.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       561344      0.17%     98.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       217991      0.07%     98.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       159848      0.05%     98.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      2001592      0.61%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      3101672      0.95%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    327775097                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                5937                       # Number of function calls committed.
system.cpu3.commit.int_insts                 57502020                       # Number of committed integer instructions.
system.cpu3.commit.loads                     16280277                       # Number of loads committed
system.cpu3.commit.membars                       1746                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1746      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        41247874     70.98%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            112      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             224      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       16281067     28.02%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        580409      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         58111432                       # Class of committed instruction
system.cpu3.commit.refs                      16861476                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58110204                       # Number of Instructions Simulated
system.cpu3.committedOps                     58111432                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.798841                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.798841                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            266672916                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1459                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            20572288                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             126195392                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16032704                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 47152145                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1854050                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3838                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              4980916                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   36814763                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 24789280                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    309274383                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               516323                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     152042412                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                3710940                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.109252                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25562878                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          25125920                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.451202                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         336692731                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.451587                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.844570                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               238044730     70.70%     70.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                60605562     18.00%     88.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                29167433      8.66%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4499417      1.34%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 3318619      0.99%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   10176      0.00%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1046097      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     125      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     572      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           336692731                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         279076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1966543                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                19066113                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.357469                       # Inst execution rate
system.cpu3.iew.exec_refs                    59322144                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    607022                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               88716878                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             32282582                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              2690                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1223623                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              953365                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          115558166                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             58715122                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1578363                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            120456894                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                704344                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            115309502                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1854050                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            116531295                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3892529                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           31167                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          511                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          273                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16002305                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       372166                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           273                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       820736                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1145807                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 74594275                       # num instructions consuming a value
system.cpu3.iew.wb_count                     82889113                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.704354                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 52540803                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.245982                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      83359819                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               149307637                       # number of integer regfile reads
system.cpu3.int_regfile_writes               63691126                       # number of integer regfile writes
system.cpu3.ipc                              0.172448                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.172448                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             2248      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             61745700     50.60%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 666      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  224      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            59638196     48.87%     99.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             648223      0.53%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             122035257                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6704709                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.054941                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 350833      5.23%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               6353855     94.77%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   21      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             128737718                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         589120580                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     82889113                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        173005162                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 115553613                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                122035257                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               4553                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       57446734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1652626                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           502                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     45675474                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    336692731                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.362453                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.031377                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          281861447     83.71%     83.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26282857      7.81%     91.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           11108116      3.30%     94.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            4776977      1.42%     96.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7234686      2.15%     98.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            3424391      1.02%     99.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1191146      0.35%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             507226      0.15%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             305885      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      336692731                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.362153                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1542618                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          436534                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            32282582                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             953365                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    502                       # number of misc regfile reads
system.cpu3.numCycles                       336971807                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   739534819                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              221106522                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             43620089                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7344071                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18941572                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              41213690                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               578403                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            166014272                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             121204350                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           91193323                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 47852889                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                831624                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1854050                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             46869026                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                47573234                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       166014272                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         68672                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              2107                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 26690076                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          2068                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   440832601                       # The number of ROB reads
system.cpu3.rob.rob_writes                  241259306                       # The number of ROB writes
system.cpu3.timesIdled                           3766                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     45420082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      88677603                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3973771                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1959611                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47965338                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     36870208                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     97419581                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       38829819                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           45332310                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       795159                       # Transaction distribution
system.membus.trans_dist::CleanEvict         42471215                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            21344                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1553                       # Transaction distribution
system.membus.trans_dist::ReadExReq             56021                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55805                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      45332311                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    134065718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              134065718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2955729536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2955729536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7962                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          45411229                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                45411229    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            45411229                       # Request fanout histogram
system.membus.respLayer1.occupancy       237500905245                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        108177947024                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                584                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          293                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    883731689.419795                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2027411112.194348                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          293    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6904759000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            293                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   279378033000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 258933385000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     38060225                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        38060225                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     38060225                       # number of overall hits
system.cpu2.icache.overall_hits::total       38060225                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4561                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4561                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4561                       # number of overall misses
system.cpu2.icache.overall_misses::total         4561                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    272038000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    272038000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    272038000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    272038000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     38064786                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     38064786                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     38064786                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     38064786                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000120                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000120                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000120                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000120                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 59644.376233                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59644.376233                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 59644.376233                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59644.376233                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          404                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    67.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4050                       # number of writebacks
system.cpu2.icache.writebacks::total             4050                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          511                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          511                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          511                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          511                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4050                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4050                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4050                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4050                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    239746500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    239746500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    239746500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    239746500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 59196.666667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59196.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 59196.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59196.666667                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4050                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     38060225                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       38060225                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4561                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4561                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    272038000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    272038000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     38064786                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     38064786                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000120                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000120                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 59644.376233                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59644.376233                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          511                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          511                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4050                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4050                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    239746500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    239746500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 59196.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59196.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           38118418                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4082                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9338.171975                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         76133622                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        76133622                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     26144679                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26144679                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     26144679                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26144679                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     13522463                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13522463                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     13522463                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13522463                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1224293823925                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1224293823925                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1224293823925                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1224293823925                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     39667142                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     39667142                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     39667142                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     39667142                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.340898                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.340898                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.340898                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.340898                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 90537.783237                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90537.783237                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 90537.783237                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90537.783237                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    409754396                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         5389                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          7599693                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            104                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.917230                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    51.817308                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9215548                       # number of writebacks
system.cpu2.dcache.writebacks::total          9215548                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4293724                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4293724                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4293724                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4293724                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      9228739                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9228739                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      9228739                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9228739                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 968591831940                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 968591831940                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 968591831940                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 968591831940                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.232654                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.232654                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.232654                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.232654                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 104953.865522                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104953.865522                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 104953.865522                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104953.865522                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9215526                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     25746307                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       25746307                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     13318243                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     13318243                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1205045057000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1205045057000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     39064550                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     39064550                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.340929                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.340929                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 90480.783163                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90480.783163                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4109923                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4109923                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      9208320                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9208320                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 966744085000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 966744085000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.235721                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.235721                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 104985.935002                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104985.935002                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       398372                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        398372                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       204220                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       204220                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19248766925                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19248766925                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       602592                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       602592                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.338903                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.338903                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 94255.053007                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 94255.053007                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       183801                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       183801                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        20419                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        20419                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1847746940                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1847746940                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.033885                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033885                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 90491.549047                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 90491.549047                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          869                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          869                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          408                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          408                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     13672000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     13672000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         1277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.319499                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.319499                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 33509.803922                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 33509.803922                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          207                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          207                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          201                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          201                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1424000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1424000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.157400                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.157400                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7084.577114                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7084.577114                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          479                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          479                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          441                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          441                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      2618500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2618500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          920                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          920                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.479348                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.479348                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5937.641723                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5937.641723                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          437                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          437                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      2237500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2237500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.475000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.475000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5120.137300                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5120.137300                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       903500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       903500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       847500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       847500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          260                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            260                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          553                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          553                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2639500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2639500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          813                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          813                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.680197                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.680197                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4773.056058                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4773.056058                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          553                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          553                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      2086500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      2086500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.680197                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.680197                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3773.056058                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3773.056058                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.357328                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           35380576                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9223417                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.835951                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.357328                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.917417                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.917417                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         88563693                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        88563693                       # Number of data accesses
system.cpu3.numPwrStateTransitions                578                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          290                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1275260894.827586                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2928611062.351231                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          290    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   9915930000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            290                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   168485758500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 369825659500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     24784660                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        24784660                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     24784660                       # number of overall hits
system.cpu3.icache.overall_hits::total       24784660                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4620                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4620                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4620                       # number of overall misses
system.cpu3.icache.overall_misses::total         4620                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    273394000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    273394000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    273394000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    273394000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     24789280                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     24789280                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     24789280                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     24789280                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000186                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000186                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000186                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000186                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 59176.190476                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59176.190476                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 59176.190476                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59176.190476                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          265                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    29.444444                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         4130                       # number of writebacks
system.cpu3.icache.writebacks::total             4130                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          490                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          490                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          490                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          490                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         4130                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4130                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         4130                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4130                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    243303500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    243303500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    243303500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    243303500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000167                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000167                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000167                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000167                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 58911.259080                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58911.259080                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 58911.259080                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58911.259080                       # average overall mshr miss latency
system.cpu3.icache.replacements                  4130                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     24784660                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       24784660                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4620                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4620                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    273394000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    273394000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     24789280                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     24789280                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000186                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000186                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 59176.190476                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59176.190476                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          490                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          490                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         4130                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4130                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    243303500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    243303500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000167                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000167                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 58911.259080                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58911.259080                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24829080                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4162                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5965.660740                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         49582690                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        49582690                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16447897                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16447897                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16447897                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16447897                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      7952408                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       7952408                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      7952408                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7952408                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 735668468560                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 735668468560                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 735668468560                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 735668468560                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     24400305                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     24400305                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     24400305                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     24400305                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.325914                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.325914                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.325914                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.325914                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 92508.893980                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92508.893980                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 92508.893980                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92508.893980                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    226090117                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        31829                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3974112                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            443                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.890726                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    71.848758                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      5100618                       # number of writebacks
system.cpu3.dcache.writebacks::total          5100618                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2840006                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2840006                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2840006                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2840006                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      5112402                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5112402                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      5112402                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5112402                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 554579828563                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 554579828563                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 554579828563                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 554579828563                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.209522                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.209522                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.209522                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.209522                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 108477.351461                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 108477.351461                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 108477.351461                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 108477.351461                       # average overall mshr miss latency
system.cpu3.dcache.replacements               5100598                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     16072494                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       16072494                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      7748415                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7748415                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 715713104500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 715713104500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     23820909                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     23820909                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.325278                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.325278                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92368.968944                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92368.968944                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2655801                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2655801                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      5092614                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5092614                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 552670611000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 552670611000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.213788                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.213788                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108523.954692                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108523.954692                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       375403                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        375403                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       203993                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       203993                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19955364060                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19955364060                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       579396                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       579396                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.352079                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.352079                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 97823.768757                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 97823.768757                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       184205                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       184205                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19788                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19788                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1909217563                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1909217563                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.034153                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.034153                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 96483.604356                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 96483.604356                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          915                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          915                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          410                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          410                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     18679500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     18679500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         1325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.309434                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.309434                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 45559.756098                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 45559.756098                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          223                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          223                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          187                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          187                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2376000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2376000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.141132                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.141132                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12705.882353                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12705.882353                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          579                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          579                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          406                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          406                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2783000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2783000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          985                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          985                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.412183                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.412183                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6854.679803                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6854.679803                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          401                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          401                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2426000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2426000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.407107                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.407107                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6049.875312                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6049.875312                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       729500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       729500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       685500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       685500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          320                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            320                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          470                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          470                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      2227000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      2227000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          790                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          790                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.594937                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.594937                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4738.297872                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4738.297872                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          470                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          470                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1757000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1757000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.594937                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.594937                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3738.297872                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3738.297872                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.956090                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           21566067                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5107554                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.222386                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.956090                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.873628                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.873628                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         53914335                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        53914335                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 56                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           28                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    146870696.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   129477517.830699                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           28    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    265957500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             28                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   534199038500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4112379500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     70366871                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        70366871                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     70366871                       # number of overall hits
system.cpu0.icache.overall_hits::total       70366871                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        20121                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         20121                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        20121                       # number of overall misses
system.cpu0.icache.overall_misses::total        20121                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1464035000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1464035000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1464035000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1464035000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     70386992                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     70386992                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     70386992                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     70386992                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000286                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000286                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000286                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000286                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72761.542667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72761.542667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72761.542667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72761.542667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1614                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.800000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18317                       # number of writebacks
system.cpu0.icache.writebacks::total            18317                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1803                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1803                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1803                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1803                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18318                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18318                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18318                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18318                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1341250500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1341250500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1341250500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1341250500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000260                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000260                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73220.357026                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73220.357026                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73220.357026                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73220.357026                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18317                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     70366871                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       70366871                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        20121                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        20121                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1464035000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1464035000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     70386992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     70386992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000286                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000286                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72761.542667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72761.542667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1803                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1803                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18318                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18318                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1341250500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1341250500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73220.357026                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73220.357026                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           70385413                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18349                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3835.926372                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        140792301                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       140792301                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     51502489                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        51502489                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     51502489                       # number of overall hits
system.cpu0.dcache.overall_hits::total       51502489                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28101338                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28101338                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28101338                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28101338                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2341739228796                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2341739228796                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2341739228796                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2341739228796                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     79603827                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     79603827                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     79603827                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     79603827                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.353015                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.353015                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.353015                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.353015                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83331.947710                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83331.947710                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83331.947710                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83331.947710                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    815276908                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         6765                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         16959372                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            107                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.072352                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.224299                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19939842                       # number of writebacks
system.cpu0.dcache.writebacks::total         19939842                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8147886                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8147886                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8147886                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8147886                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19953452                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19953452                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19953452                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19953452                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1902574498325                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1902574498325                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1902574498325                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1902574498325                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.250659                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.250659                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.250659                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.250659                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 95350.644005                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95350.644005                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 95350.644005                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95350.644005                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19939794                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     50993274                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       50993274                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27875928                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27875928                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2321123029500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2321123029500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     78869202                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     78869202                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.353445                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.353445                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83266.215550                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83266.215550                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7951898                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7951898                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19924030                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19924030                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1900230754000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1900230754000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.252621                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.252621                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 95373.815137                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95373.815137                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       509215                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        509215                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       225410                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       225410                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  20616199296                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20616199296                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       734625                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       734625                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.306837                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.306837                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 91460.890360                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91460.890360                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       195988                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       195988                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        29422                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        29422                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2343744325                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2343744325                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040050                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040050                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79659.585514                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79659.585514                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1023                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1023                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          600                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          600                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     13836000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13836000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.369686                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.369686                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        23060                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        23060                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          556                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          556                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           44                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       320500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       320500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.027110                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.027110                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  7284.090909                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7284.090909                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          654                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          654                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          686                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          686                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6060500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6060500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1340                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1340                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.511940                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.511940                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8834.548105                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8834.548105                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          679                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          679                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5382500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5382500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.506716                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.506716                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7927.098675                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7927.098675                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          845                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            845                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          192                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          192                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       866000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       866000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1037                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1037                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.185149                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.185149                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4510.416667                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4510.416667                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          192                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          192                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       674000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       674000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.185149                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.185149                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3510.416667                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3510.416667                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981480                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           71464450                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19944886                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.583096                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981480                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999421                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999421                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        179160508                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       179160508                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2712                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1195548                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2031                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              886939                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1698                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              619493                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              365504                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3075768                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2712                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1195548                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2031                       # number of overall hits
system.l2.overall_hits::.cpu1.data             886939                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1698                       # number of overall hits
system.l2.overall_hits::.cpu2.data             619493                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1843                       # number of overall hits
system.l2.overall_hits::.cpu3.data             365504                       # number of overall hits
system.l2.overall_hits::total                 3075768                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             15606                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          18740969                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2185                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13504385                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2352                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           8592889                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2287                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           4732255                       # number of demand (read+write) misses
system.l2.demand_misses::total               45592928                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            15606                       # number of overall misses
system.l2.overall_misses::.cpu0.data         18740969                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2185                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13504385                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2352                       # number of overall misses
system.l2.overall_misses::.cpu2.data          8592889                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2287                       # number of overall misses
system.l2.overall_misses::.cpu3.data          4732255                       # number of overall misses
system.l2.overall_misses::total              45592928                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1281640500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1848326594992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    186746500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1405046232496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    212825500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 942552839494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    214391500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 539885002999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4737706273981                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1281640500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1848326594992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    186746500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1405046232496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    212825500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 942552839494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    214391500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 539885002999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4737706273981                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18318                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19936517                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4216                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14391324                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4050                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         9212382                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            4130                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         5097759                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48668696                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18318                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19936517                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4216                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14391324                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4050                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        9212382                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           4130                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        5097759                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48668696                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.851949                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.940032                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.518264                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.938370                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.580741                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.932754                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.553753                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.928301                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.936802                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.851949                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.940032                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.518264                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.938370                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.580741                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.932754                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.553753                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.928301                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.936802                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82124.855825                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98624.921422                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85467.505721                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104043.703767                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90487.032313                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109689.865596                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 93743.550503                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114086.202666                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103913.183070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82124.855825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98624.921422                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85467.505721                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104043.703767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90487.032313                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109689.865596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 93743.550503                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114086.202666                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103913.183070                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              795159                       # number of writebacks
system.l2.writebacks::total                    795159                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          56976                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            504                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          61278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            565                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          52513                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            343                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          32485                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              204692                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         56976                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           504                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         61278                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           565                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         52513                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           343                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         32485                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             204692                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        15578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     18683993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13443107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      8540376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      4699770                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          45388236                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        15578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     18683993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13443107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      8540376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      4699770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         45388236                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1124283503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1658087131148                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    137830000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1266943149651                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    155793500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 853901456140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    171521000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 490811568154                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 4271332733096                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1124283503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1658087131148                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    137830000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1266943149651                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    155793500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 853901456140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    171521000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 490811568154                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4271332733096                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.850420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.937174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.398719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.934112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.441235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.927054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.470702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.921929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.932596                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.850420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.937174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.398719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.934112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.441235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.927054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.470702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.921929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.932596                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72171.235268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88743.724703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81992.861392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94244.816295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87181.589256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 99984.058798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 88230.967078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104433.103780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94106.603594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72171.235268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88743.724703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81992.861392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94244.816295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87181.589256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 99984.058798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 88230.967078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104433.103780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94106.603594                       # average overall mshr miss latency
system.l2.replacements                       82025128                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       917374                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           917374                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       917374                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       917374                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     44591601                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         44591601                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     44591601                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     44591601                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            2276                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1322                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1229                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1042                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5869                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          5043                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3680                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3196                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2972                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              14891                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    101024500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     64700000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     51334000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     54470000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    271528500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         7319                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5002                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4425                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4014                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            20760                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.689029                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.735706                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.722260                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.740409                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.717293                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20032.619473                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 17581.521739                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 16061.952441                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 18327.725437                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18234.403331                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           14                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           18                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           19                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           24                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              75                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         5029                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3662                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3177                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2948                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         14816                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    101123000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     73342500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     63820000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     59981000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    298266500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.687116                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.732107                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.717966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.734429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.713680                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20107.973752                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20027.990169                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20088.133459                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20346.336499                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20131.378240                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           120                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                245                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           73                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              147                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          193                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            392                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.378238                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.462963                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.424658                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           73                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          147                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1471000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       499000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       362500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       629500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2962000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.378238                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.462963                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.424658                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20150.684932                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19960                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20138.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20306.451613                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20149.659864                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3393                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1816                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1621                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1497                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8327                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          17158                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          12903                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          12921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          12936                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55918                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2053470500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1699799500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1672391000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1744900000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7170561000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        20551                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        14719                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        14542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        14433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.834899                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.876622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.888530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.896279                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.870387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 119680.061779                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131736.766643                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129432.009906                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134887.136673                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 128233.502629                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        17158                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        12903                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        12921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        12936                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55918                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1881890500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1570769500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1543181000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1615539501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6611380501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.834899                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.876622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.888530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.896279                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.870387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109680.061779                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121736.766643                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119432.009906                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124887.098098                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118233.493705                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2712                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2031                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1698                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8284                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        15606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2185                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2287                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            22430                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1281640500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    186746500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    212825500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    214391500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1895604000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18318                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4216                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4050                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         4130                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          30714                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.851949                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.518264                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.580741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.553753                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.730286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82124.855825                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85467.505721                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90487.032313                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 93743.550503                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84511.992867                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          504                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          565                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          343                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1440                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        15578                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1944                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        20990                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1124283503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    137830000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    155793500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    171521000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1589428003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.850420                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.398719                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.441235                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.470702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.683402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72171.235268                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81992.861392                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87181.589256                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 88230.967078                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75723.106384                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1192155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       885123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       617872                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       364007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3059157                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     18723811                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13491482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      8579968                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      4719319                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        45514580                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1846273124492                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1403346432996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 940880448494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 538140102999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4728640108981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19915966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14376605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      9197840                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      5083326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      48573737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.940141                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.938433                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.932824                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.928392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.937020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98605.627054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104017.218642                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 109660.134921                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114029.185778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103892.864857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        56976                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        61278                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        52513                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        32485                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       203252                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     18666835                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13430204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      8527455                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      4686834                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     45311328                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1656205240648                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1265372380151                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 852358275140                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 489196028653                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 4263131924592                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.937280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.934171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.927115                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.922001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.932836                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88724.480644                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94218.403544                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 99954.590806                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104376.649280                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94085.344940                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    93988148                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  82025192                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.145845                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.103900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.050869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       20.656416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.380488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.021278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.775524                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.407873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.322756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.146570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.078457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.043368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 835616728                       # Number of tag accesses
system.l2.tags.data_accesses                835616728                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        996992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1195773312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        107584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     860357056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        114368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     546581888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        124416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     300783744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2904839360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       996992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       107584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       114368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       124416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1343360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50890176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50890176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          15578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       18683958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13443079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        8540342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        4699746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            45388115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       795159                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             795159                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1852073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2221341164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           199855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1598251546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           212457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1015363728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           231123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        558754160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5396206105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1852073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       199855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       212457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       231123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2495507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       94536683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94536683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       94536683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1852073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2221341164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          199855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1598251546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          212457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1015363728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          231123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       558754160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5490742788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    791551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     15579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  18625767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13406750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   8517643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   4684055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018720046250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49423                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49423                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            69782891                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             746365                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    45388116                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     795159                       # Number of write requests accepted
system.mem_ctrls.readBursts                  45388116                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   795159                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 132910                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3608                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2057835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2170405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2535601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2739454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3668229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3397328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4846020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4740635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2645531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2477133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2128508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3211334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2414316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1895121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2000332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2327424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34845                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1539570647014                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               226276030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2388105759514                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34019.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52769.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 31487792                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  684891                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              45388116                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               795159                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2895488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4218262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5186017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5717014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4610317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 5146587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5443979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4243028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3064029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2060410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1312033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 809303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 333515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 152229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  46773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  16221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  46841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  52577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  53752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  54098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  55230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  55847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  55231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  52073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     13874079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.410067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.036848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.258151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6525775     47.04%     47.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3748074     27.01%     74.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1356738      9.78%     83.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       645665      4.65%     88.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       372251      2.68%     91.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       240061      1.73%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       171554      1.24%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       129164      0.93%     95.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       684797      4.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     13874079                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     915.670477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    134.390784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15711.122394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        49149     99.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535          254      0.51%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::819200-851967            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::851968-884735           15      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49423                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.015721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.014741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.186271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            49000     99.14%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              164      0.33%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              185      0.37%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               57      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49423                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2896333184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8506240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50658880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2904839424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50890176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5380.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        94.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5396.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  538311503500                       # Total gap between requests
system.mem_ctrls.avgGap                      11655.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       997056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1192049088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       107584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    858032000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       114368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    545129152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       124416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    299779520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     50658880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1852191.810651877895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2214422819.469157218933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 199854.575627819926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1593932380.605755567551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 212456.946250395151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1012665036.950785875320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 231122.721606473497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 556888652.137042284012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 94107013.721191391349                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        15579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     18683958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1681                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13443079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      8540342                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      4699746                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       795159                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    478546000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 883363499507                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     67174000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 709082805254                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     80614750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 499304869003                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     90043250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 295638207750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13616482575000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30717.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47279.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39960.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52747.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45111.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     58464.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     46318.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62905.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17124226.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          44246580000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          23517637770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        136371850860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1942727400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42494365680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     243577881690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1593368640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       493744412040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        917.209622                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2182404000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17975620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 518153394000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          54814265520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          29134492035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        186750312840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2189137500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42494365680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     243856814040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1358478240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       560597865855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1041.400660                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1591502250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17975620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 518744295750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                658                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          330                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    395659733.333333                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   961355333.783175                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          330    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3514797500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            330                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   407743706000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 130567712000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     53879008                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        53879008                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     53879008                       # number of overall hits
system.cpu1.icache.overall_hits::total       53879008                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4648                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4648                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4648                       # number of overall misses
system.cpu1.icache.overall_misses::total         4648                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    241659500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    241659500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    241659500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    241659500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     53883656                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     53883656                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     53883656                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     53883656                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000086                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000086                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 51992.147160                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51992.147160                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 51992.147160                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51992.147160                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          200                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4216                       # number of writebacks
system.cpu1.icache.writebacks::total             4216                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          432                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          432                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          432                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          432                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4216                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4216                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4216                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4216                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    217762500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    217762500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    217762500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    217762500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 51651.446869                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51651.446869                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 51651.446869                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51651.446869                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4216                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     53879008                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       53879008                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4648                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4648                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    241659500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    241659500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     53883656                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     53883656                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 51992.147160                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51992.147160                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          432                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          432                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4216                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4216                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    217762500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    217762500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 51651.446869                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51651.446869                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           53990446                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4248                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         12709.615348                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        107771528                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       107771528                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38707475                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38707475                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38707475                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38707475                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20596438                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20596438                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20596438                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20596438                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1796679135849                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1796679135849                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1796679135849                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1796679135849                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     59303913                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     59303913                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     59303913                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     59303913                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.347303                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.347303                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.347303                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.347303                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87232.517382                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87232.517382                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87232.517382                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87232.517382                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    618729152                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2796                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12162966                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             86                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.869924                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    32.511628                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14394945                       # number of writebacks
system.cpu1.dcache.writebacks::total         14394945                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6188309                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6188309                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6188309                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6188309                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14408129                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14408129                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14408129                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14408129                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1444635374859                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1444635374859                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1444635374859                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1444635374859                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.242954                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.242954                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.242954                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.242954                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100265.299878                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100265.299878                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100265.299878                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100265.299878                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14394927                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38283976                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38283976                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     20389585                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     20389585                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1777094887000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1777094887000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58673561                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58673561                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.347509                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.347509                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87156.991523                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87156.991523                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6002456                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6002456                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14387129                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14387129                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1442738966000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1442738966000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.245206                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.245206                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100279.838041                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100279.838041                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       423499                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        423499                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       206853                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       206853                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19584248849                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19584248849                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       630352                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       630352                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.328155                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.328155                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 94677.132307                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94677.132307                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185853                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185853                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        21000                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        21000                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1896408859                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1896408859                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.033315                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.033315                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90305.183762                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90305.183762                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          973                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          973                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          333                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          333                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     10305500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     10305500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.254977                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.254977                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30947.447447                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30947.447447                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          176                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          176                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1174500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1174500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.134763                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.134763                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6673.295455                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6673.295455                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          523                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          523                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          441                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          441                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2576500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2576500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          964                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          964                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.457469                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.457469                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5842.403628                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5842.403628                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          439                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          439                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2194500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2194500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.455394                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.455394                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4998.861048                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4998.861048                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       944000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       944000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       887000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       887000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          243                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            243                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          611                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          611                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      2924500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      2924500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          854                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          854                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.715457                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.715457                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4786.415712                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4786.415712                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          611                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          611                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      2313500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      2313500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.715457                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.715457                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3786.415712                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3786.415712                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.940082                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           53122528                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14402458                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.688435                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.940082                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133016503                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133016503                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 538311418000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48643311                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1712533                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47764262                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        81229969                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           27100                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1798                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          28898                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          158                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          158                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65545                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65545                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         30714                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     48612602                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        54952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59838253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        12648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43200693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        12150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     27662379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     15315935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             146109400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2344576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2552086400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       539648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1842320576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       518400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1179387200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       528640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    652695744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6230421184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        82073197                       # Total snoops (count)
system.tol2bus.snoopTraffic                  53470848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        130763069                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.348397                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.542289                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               88692623     67.83%     67.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1               39362905     30.10%     97.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2045970      1.56%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 543703      0.42%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 117799      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     69      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          130763069                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        97391495861                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13873591258                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6363329                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        7686029367                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6375544                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29961509855                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27511913                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21649054721                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6585356                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
