WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500043 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000043 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250044 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250044 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 7916624 heartbeat IPC: 3.429 cumulative IPC: 3 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 11093845 heartbeat IPC: 3.147 cumulative IPC: 3.097 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 14384045 heartbeat IPC: 3.039 cumulative IPC: 3.074 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 17571310 heartbeat IPC: 3.137 cumulative IPC: 3.092 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 20865192 heartbeat IPC: 3.036 cumulative IPC: 3.079 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 24045606 heartbeat IPC: 3.144 cumulative IPC: 3.091 (Simulation time: 00 hr 02 min 47 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 27364180 heartbeat IPC: 3.013 cumulative IPC: 3.079 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 30545236 heartbeat IPC: 3.144 cumulative IPC: 3.087 (Simulation time: 00 hr 03 min 31 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_411.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000004 cycles: 33773774 heartbeat IPC: 3.097 cumulative IPC: 3.088 (Simulation time: 00 hr 03 min 53 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 36935012 heartbeat IPC: 3.163 cumulative IPC: 3.096 (Simulation time: 00 hr 04 min 15 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 32290436 cumulative IPC: 3.097 (Simulation time: 00 hr 04 min 27 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 32290436 cumulative IPC: 3.097 (Simulation time: 00 hr 04 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_411.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.097 instructions: 100000000 cycles: 32290436
CPU 0 Branch Prediction Accuracy: 91.28% MPKI: 4.666 Average ROB Occupancy at Mispredict: 70.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00046
BRANCH_INDIRECT: 0.613
BRANCH_CONDITIONAL: 3.8
BRANCH_DIRECT_CALL: 0.0003
BRANCH_INDIRECT_CALL: 0.249
BRANCH_RETURN: 0.00011

LLC TOTAL        ACCESS:      31362 HIT:      16958 MISS:      14404
LLC LOAD         ACCESS:      26061 HIT:      13282 MISS:      12779
LLC RFO          ACCESS:       2404 HIT:        894 MISS:       1510
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       2713 HIT:       2713 MISS:          0
LLC TRANSLATION  ACCESS:        184 HIT:         69 MISS:        115
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 224.8 cycles
cpu0_DTLB TOTAL        ACCESS:   16981445 HIT:   16706068 MISS:     275377
cpu0_DTLB LOAD         ACCESS:   16981445 HIT:   16706068 MISS:     275377
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 1.343 cycles
cpu0_ITLB TOTAL        ACCESS:    1482350 HIT:    1472145 MISS:      10205
cpu0_ITLB LOAD         ACCESS:    1482350 HIT:    1472145 MISS:      10205
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.58 cycles
cpu0_L1D TOTAL        ACCESS:   21593819 HIT:   21226455 MISS:     367364
cpu0_L1D LOAD         ACCESS:   15852463 HIT:   15540700 MISS:     311763
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    5741108 HIT:    5685743 MISS:      55365
cpu0_L1D TRANSLATION  ACCESS:        248 HIT:         12 MISS:        236
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11.26 cycles
cpu0_L1I TOTAL        ACCESS:    1712546 HIT:    1359401 MISS:     353145
cpu0_L1I LOAD         ACCESS:    1712546 HIT:    1359401 MISS:     353145
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 5.309 cycles
cpu0_L2C TOTAL        ACCESS:     355964 HIT:     327186 MISS:      28778
cpu0_L2C LOAD         ACCESS:     305602 HIT:     279541 MISS:      26061
cpu0_L2C RFO          ACCESS:      23142 HIT:      20738 MISS:       2404
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      26997 HIT:      26868 MISS:        129
cpu0_L2C TRANSLATION  ACCESS:        223 HIT:         39 MISS:        184
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 132.9 cycles
cpu0_STLB TOTAL        ACCESS:      95032 HIT:      94804 MISS:        228
cpu0_STLB LOAD         ACCESS:      95032 HIT:      94804 MISS:        228
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 369.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2688
  ROW_BUFFER_MISS:      11716
 AVG DBUS CONGESTED CYCLE: 3.911
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          8
  FULL:         32
