/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 2/15/2023 10:39:26 AM.
 * 
 * @copyright copyright(c) 2023 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_SERDES_RXDIG_12PACK_CORE1P3_H__
#define __ADI_APOLLO_BF_SERDES_RXDIG_12PACK_CORE1P3_H__

/*============= D E F I N E S ==============*/
#define DESER_PHY_TOP_12PACK_SERDES_RX_JRX_TX_DIGITAL0       0x61638000
#define DESER_PHY_TOP_12PACK_SERDES_RX_JRX_TX_DIGITAL1       0x61E38000

#define REG_RXDES_12PACK_PD0_ADDR(inst)                      ((inst) + 0x00000000)
#define BF_RXDES_PD_CH_INFO(inst)                            ((inst) + 0x00000000), 0x00000C00

#define REG_RXDES_12PACK_PD1_ADDR(inst)                      ((inst) + 0x00000001)
#define BF_RXDES_PD_CLK_RCVR_INFO(inst)                      ((inst) + 0x00000001), 0x00000104
#define BF_RXDES_PD_BIASDIST_INFO(inst)                      ((inst) + 0x00000001), 0x00000105

#define REG_RXDES_12PACK_TEST_CLK_CTL_ADDR(inst)             ((inst) + 0x00000002)
#define BF_RXDES_TEST_CLK_SEL_INFO(inst)                     ((inst) + 0x00000002), 0x00000400
#define BF_RXDES_TEST_CLK_EN_INFO(inst)                      ((inst) + 0x00000002), 0x00000104
#define BF_RXDES_EN_DESER_TESTV_OUT_INFO(inst)               ((inst) + 0x00000002), 0x00000105
#define BF_RXDES_TEST_MUX_BANK_SEL_INFO(inst)                ((inst) + 0x00000002), 0x00000106

#define REG_RXDES_12PACK_BIAS_CTL0_ADDR(inst)                ((inst) + 0x00000003)
#define BF_CTRL_IBIAS_TFR_INFO(inst)                         ((inst) + 0x00000003), 0x00000300
#define BF_CTRL_IBIAS_FIX_INFO(inst)                         ((inst) + 0x00000003), 0x00000304

#define REG_RXDES_12PACK_BIAS_CTL1_ADDR(inst)                ((inst) + 0x00000004)
#define BF_CTRL_IBIAS_PTAT_INFO(inst)                        ((inst) + 0x00000004), 0x00000300

#define REG_RXDES_12PACK_RATE_CTL_ADDR(inst)                 ((inst) + 0x00000005)
#define BF_RXDES_QHFRATE_INFO(inst)                          ((inst) + 0x00000005), 0x00000200
#define BF_RXDES_PARDATAMODE_INFO(inst)                      ((inst) + 0x00000005), 0x00000202
#define BF_RXDES_DIVRATE_INFO(inst)                          ((inst) + 0x00000005), 0x00000304

#define REG_RXDES_12PACK_ERRBITS_ADDR(inst)                  ((inst) + 0x00000006)
#define BF_RXDES_EN_ERRBITS_INFO(inst)                       ((inst) + 0x00000006), 0x00000100

#define REG_RXDES_12PACK_SPARE_CTL_ADDR(inst)                ((inst) + 0x00000007)
#define BF_SPARE_CTL_SERDES_RXDIG_12PACK__CORE1P3_INFO(inst) ((inst) + 0x00000007), 0x00000800

#define REG_RXDES_12PACK_SPARE_STA_ADDR(inst)                ((inst) + 0x00000008)
#define BF_SPARE_STA_INFO(inst)                              ((inst) + 0x00000008), 0x00000800

#define REG_RXDES_12PACK_VARDCO_CTL_ADDR(inst)               ((inst) + 0x00000010)
#define BF_RXDES_VARDCO_DIVN_INFO(inst)                      ((inst) + 0x00000010), 0x00000300
#define BF_RXDES_VARDCO_EN_INFO(inst)                        ((inst) + 0x00000010), 0x00000103

#define REG_RXDES_12PACK_UC_CTL0_ADDR(inst)                  ((inst) + 0x00000011)
#define BF_RXDES_UC_EN_INFO(inst)                            ((inst) + 0x00000011), 0x00000100
#define BF_RXDES_UC_RUN_INFO(inst)                           ((inst) + 0x00000011), 0x00000101
#define BF_RXDES_UC_STEP_INFO(inst)                          ((inst) + 0x00000011), 0x00000102
#define BF_RXDES_UC_BREAKPOINT_EN_INFO(inst)                 ((inst) + 0x00000011), 0x00000103
#define BF_RXDES_UC_MEM_OVERRIDE_INFO(inst)                  ((inst) + 0x00000011), 0x00000104
#define BF_RXDES_UC_SPI_OVERRIDE_INFO(inst)                  ((inst) + 0x00000011), 0x00000105

#define REG_RXDES_12PACK_UC_CTL1_ADDR(inst)                  ((inst) + 0x00000012)
#define BF_RXDES_UC_STACK_START_ADDR_INFO(inst)              ((inst) + 0x00000012), 0x00000C00

#define REG_RXDES_12PACK_UC_CTL2_ADDR(inst)                  ((inst) + 0x00000013)

#define REG_RXDES_12PACK_UC_CTL3_ADDR(inst)                  ((inst) + 0x00000014)
#define BF_RXDES_UC_BREAKPOINT_ADDR_INFO(inst)               ((inst) + 0x00000014), 0x00000C00

#define REG_RXDES_12PACK_UC_CTL4_ADDR(inst)                  ((inst) + 0x00000015)

#define REG_RXDES_12PACK_UC_CTL5_ADDR(inst)                  ((inst) + 0x00000016)
#define BF_RXDES_UC_PC_PTR_INFO(inst)                        ((inst) + 0x00000016), 0x00000C00

#define REG_RXDES_12PACK_UC_CTL6_ADDR(inst)                  ((inst) + 0x00000017)

#define REG_RXDES_12PACK_PHY_UC_CTL0_ADDR(inst)              ((inst) + 0x00000020)
#define BF_RXDES_LMS_EN_INFO(inst)                           ((inst) + 0x00000020), 0x00000C00

#define REG_RXDES_12PACK_PHY_UC_CTL1_ADDR(inst)              ((inst) + 0x00000021)

#define REG_RXDES_12PACK_PHY_UC_CTL2_ADDR(inst)              ((inst) + 0x00000022)
#define BF_RXDES_LMS_DONE_INFO(inst)                         ((inst) + 0x00000022), 0x00000C00

#define REG_RXDES_12PACK_PHY_UC_CTL3_ADDR(inst)              ((inst) + 0x00000023)

#define REG_RXDES_12PACK_PHY_UC_CTL4_ADDR(inst)              ((inst) + 0x00000024)
#define BF_RXDES_LMS_FREEZE_INFO(inst)                       ((inst) + 0x00000024), 0x00000C00

#define REG_RXDES_12PACK_PHY_UC_CTL5_ADDR(inst)              ((inst) + 0x00000025)

#define REG_RXDES_12PACK_PHY_UC_CTL6_ADDR(inst)              ((inst) + 0x00000026)
#define BF_RXDES_LMS_STEP_INFO(inst)                         ((inst) + 0x00000026), 0x00000C00

#define REG_RXDES_12PACK_PHY_UC_CTL7_ADDR(inst)              ((inst) + 0x00000027)

#define REG_RXDES_12PACK_PHY_INTERRUPT_CTL0_ADDR(inst)       ((inst) + 0x00000028)
#define BF_RXDES_LANE_INTERRUPT_MASK_INFO(inst)              ((inst) + 0x00000028), 0x00000C00

#define REG_RXDES_12PACK_PHY_INTERRUPT_CTL1_ADDR(inst)       ((inst) + 0x00000029)

#define REG_RXDES_12PACK_PHY_INTERRUPT_CTL2_ADDR(inst)       ((inst) + 0x0000002A)
#define BF_RXDES_LANE_INTERRUPT_INVERT_INFO(inst)            ((inst) + 0x0000002A), 0x00000C00

#define REG_RXDES_12PACK_PHY_INTERRUPT_CTL3_ADDR(inst)       ((inst) + 0x0000002B)

#define REG_RXDES_12PACK_PHY_INTERRUPT_CTL4_ADDR(inst)       ((inst) + 0x0000002C)
#define BF_RXDES_GLOBAL_INTERRUPT_AND_OR_INFO(inst)          ((inst) + 0x0000002C), 0x00000100
#define BF_RXDES_GLOBAL_INTERRUPT_INVERT_INFO(inst)          ((inst) + 0x0000002C), 0x00000101
#define BF_RXDES_LOCAL_INTERRUPT_MASK_INFO(inst)             ((inst) + 0x0000002C), 0x00000104
#define BF_RXDES_LOCAL_INTERRUPT_INVERT_INFO(inst)           ((inst) + 0x0000002C), 0x00000105

#define REG_RXDES_12PACK_PHY_USR_CTL0_ADDR(inst)             ((inst) + 0x00000030)
#define BF_RXDES_USR_CTL0_INFO(inst)                         ((inst) + 0x00000030), 0x00000800

#define REG_RXDES_12PACK_PHY_USR_CTL1_ADDR(inst)             ((inst) + 0x00000031)
#define BF_RXDES_USR_CTL1_INFO(inst)                         ((inst) + 0x00000031), 0x00000800

#define REG_RXDES_12PACK_PHY_USR_CTL2_ADDR(inst)             ((inst) + 0x00000032)
#define BF_RXDES_USR_CTL2_INFO(inst)                         ((inst) + 0x00000032), 0x00000800

#define REG_RXDES_12PACK_PHY_USR_CTL3_ADDR(inst)             ((inst) + 0x00000033)
#define BF_RXDES_USR_CTL3_INFO(inst)                         ((inst) + 0x00000033), 0x00000800

#define REG_RXDES_12PACK_PHY_USR_CTL4_ADDR(inst)             ((inst) + 0x00000034)
#define BF_RXDES_USR_CTL4_INFO(inst)                         ((inst) + 0x00000034), 0x00000800

#define REG_RXDES_12PACK_PHY_USR_CTL5_ADDR(inst)             ((inst) + 0x00000035)
#define BF_RXDES_USR_CTL5_INFO(inst)                         ((inst) + 0x00000035), 0x00000800

#define REG_RXDES_12PACK_PHY_USR_CTL6_ADDR(inst)             ((inst) + 0x00000036)
#define BF_RXDES_USR_CTL6_INFO(inst)                         ((inst) + 0x00000036), 0x00000800

#define REG_RXDES_12PACK_PHY_USR_CTL7_ADDR(inst)             ((inst) + 0x00000037)
#define BF_RXDES_USR_CTL7_INFO(inst)                         ((inst) + 0x00000037), 0x00000800

#define REG_RXDES_12PACK_PHY_USR_CTL8_ADDR(inst)             ((inst) + 0x00000038)
#define BF_RXDES_USR_CTL8_INFO(inst)                         ((inst) + 0x00000038), 0x00000800

#define REG_RXDES_12PACK_PHY_USR_CTL9_ADDR(inst)             ((inst) + 0x00000039)
#define BF_RXDES_USR_STA0_INFO(inst)                         ((inst) + 0x00000039), 0x00000800

#define REG_RXDES_12PACK_PHY_USR_CTL10_ADDR(inst)            ((inst) + 0x0000003A)
#define BF_RXDES_USR_STA1_INFO(inst)                         ((inst) + 0x0000003A), 0x00000800

#define REG_RXDES_12PACK_REVID_ADDR(inst)                    ((inst) + 0x000000FF)
#define BF_RXDES_12PACK_REVID_INFO(inst)                     ((inst) + 0x000000FF), 0x00000800

#endif /* __ADI_APOLLO_BF_SERDES_RXDIG_12PACK_CORE1P3_H__ */
/*! @} */
