digraph "Core Debug Registers (CoreDebug)"
{
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape=box];
  rankdir=LR;
  Node1 [label="Core Debug Registers\l (CoreDebug)",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black",tooltip="Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not ..."];
  Node2 [label="System Tick Timer \l(SysTick)",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$group___c_m_s_i_s___sys_tick.html",tooltip="Type definitions for the System Timer Registers."];
  Node3 [label="Trace Port Interface\l (TPI)",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$group___c_m_s_i_s___t_p_i.html",tooltip="Type definitions for the Trace Port Interface (TPI)"];
  Node4 [label="Core Definitions",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$group___c_m_s_i_s__core__base.html",tooltip="Definitions for base addresses, unions, and structures."];
  Node2->Node1 [shape=plaintext, dir="back", style="solid"];
  Node3->Node1 [shape=plaintext, dir="back", style="solid"];
  Node1->Node4 [shape=plaintext, dir="back", style="solid"];
}
