Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc4vlx60-10-ff1148

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/Main is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd".
WARNING:HDLParsers:3607 - Unit work/Main/Behavioral is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd".
WARNING:HDLParsers:3607 - Unit work/Light_Pulser is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/LIB/Light_Pulser.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd".
WARNING:HDLParsers:3607 - Unit work/Light_Pulser/Utility is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/LIB/Light_Pulser.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd".
WARNING:HDLParsers:3607 - Unit work/PhaseSW is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/LIB/PhaseSW.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd".
WARNING:HDLParsers:3607 - Unit work/PhaseSW/Behavioral is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/LIB/PhaseSW.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd".
WARNING:HDLParsers:3607 - Unit work/DLL is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/DLL.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/DLL.vhd".
WARNING:HDLParsers:3607 - Unit work/DLL/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/DLL.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/DLL.vhd".
WARNING:HDLParsers:3607 - Unit work/adc_deser is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd".
WARNING:HDLParsers:3607 - Unit work/adc_deser/Behavioral is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd".
WARNING:HDLParsers:3607 - Unit work/FindMaxAmp is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd".
WARNING:HDLParsers:3607 - Unit work/FindMaxAmp/Behavioral is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd".
WARNING:HDLParsers:3607 - Unit work/ShiftReg is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/ShiftReg.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/ShiftReg.vhd".
WARNING:HDLParsers:3607 - Unit work/ShiftReg/Behavioral is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/ShiftReg.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/ShiftReg.vhd".
WARNING:HDLParsers:3607 - Unit work/Edge_Sensing is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/LIB/Edge_Sensing.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd".
WARNING:HDLParsers:3607 - Unit work/Edge_Sensing/Utility is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/LIB/Edge_Sensing.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd".
WARNING:HDLParsers:3607 - Unit work/SRFF is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/LIB/SRFF.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd".
WARNING:HDLParsers:3607 - Unit work/SRFF/Utility is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/LIB/SRFF.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd".
WARNING:HDLParsers:3607 - Unit work/V_Counter is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/LIB/V_Counter.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd".
WARNING:HDLParsers:3607 - Unit work/V_Counter/Utility is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/LIB/V_Counter.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd".
WARNING:HDLParsers:3607 - Unit work/parameters is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/Parameters.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/Parameters.vhd".
WARNING:HDLParsers:3607 - Unit work/parameters is now defined in a different file.  It was defined in "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/Parameters.vhd", and is now defined in "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/Parameters.vhd".
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/Parameters.vhd" in Library work.
Architecture parameters of Entity parameters is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd" in Library work.
Architecture utility of Entity srff is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd" in Library work.
Architecture utility of Entity v_counter is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd" in Library work.
Architecture utility of Entity edge_sensing is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" in Library work.
ERROR:HDLParsers:864 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" Line 135. Actual, result of operator, associated with Formal Signal, Signal 'sclr', is not a Signal. (LRM 2.1.1)
ERROR:HDLParsers:3298 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" line 137. Expression is not a static name.
ERROR:HDLParsers:864 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" Line 152. Actual, ParameterAssocOp, associated with Formal Signal, Signal 'R', is not a Signal. (LRM 2.1.1)
ERROR:HDLParsers:3298 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" line 155. Expression is not a static name.
ERROR:HDLParsers:864 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" Line 198. Actual, result of operator, associated with Formal Signal, Signal 'sclr', is not a Signal. (LRM 2.1.1)
ERROR:HDLParsers:3298 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" line 200. Expression is not a static name.
--> 

Total memory usage is 290404 kilobytes

Number of errors   :    6 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    0 (   0 filtered)

