
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
Initializing gui preferences from file  /home/graduation_project3/2015103977/.synopsys_icc_prefs.tcl
#******************************************************************************
#**                            07_route_opt                                  **
#**                      Optimization after Routing                          **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                          07_route_opt.tcl                              "
                          07_route_opt.tcl                              
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "07_route_opt"
07_route_opt
# source the user_design_setup & common_lib_setup
source ./icc_scripts/user_scripts/user_design_setup.tcl
***********************************************************************
                                                                       
                      user_design_setup.tcl                            
                                                                       
***********************************************************************
1
source ./icc_scripts/common_lib_setup.tcl
***********************************************************************
                                                                       
                       common_lib_setup.tcl                            
                                                                       
***********************************************************************
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_07_route_opt
if {[file exist $_mw_lib]} {
	sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_06_route -to $_mw_lib
Warning: Top library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)

Library    /home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_07_route_opt ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Technology data dumped to ./mw_db/khu_sensor_pad_07_route_opt.tf_replaced completely.
Start to load technology file ./TECH/std150e_prim_6m.techgen.tf.
Warning: Layer 'ACT' is missing the attribute 'minSpacing'. (line 173) (TFCHK-014)
Warning: Layer 'ACT' is missing the attribute 'minWidth'. (line 173) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minSpacing'. (line 236) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minWidth'. (line 236) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minSpacing'. (line 246) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minWidth'. (line 246) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minSpacing'. (line 287) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minWidth'. (line 287) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minSpacing'. (line 297) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minWidth'. (line 297) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minSpacing'. (line 687) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minWidth'. (line 687) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minSpacing'. (line 697) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minWidth'. (line 697) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minSpacing'. (line 707) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minWidth'. (line 707) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minSpacing'. (line 717) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minWidth'. (line 717) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minSpacing'. (line 727) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minWidth'. (line 727) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minSpacing'. (line 737) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minWidth'. (line 737) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minSpacing'. (line 747) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minWidth'. (line 747) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minSpacing'. (line 757) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minWidth'. (line 757) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minSpacing'. (line 767) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minWidth'. (line 767) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minSpacing'. (line 777) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minWidth'. (line 777) (TFCHK-014)
Warning: FringeCap 1 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 992) (TFCHK-067)
Warning: FringeCap 3 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1010) (TFCHK-067)
Warning: FringeCap 6 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1037) (TFCHK-067)
Warning: FringeCap 10 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1073) (TFCHK-067)
Warning: FringeCap 15 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1118) (TFCHK-067)
Warning: FringeCap 21 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1171) (TFCHK-067)
Warning: Layer 'MET1' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.34. (TFCHK-049)
Warning: Layer 'MET2' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET3' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the doubled pitch 0.88 or tripled pitch 1.32. (TFCHK-050)
Warning: Layer 'MET5' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Technology file ./TECH/std150e_prim_6m.techgen.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------

Library    /home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
{khu_sensor_pad_07_route_opt}
remove_mw_cel 	[remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]] 	-all_versions -all_view -verbose
0
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
## Read scenario file
#sh sed -i '/set_max_fanout/d' $FUNC1_SDC
sh sed -i 's/ ${STD_WST}/ ${STD_WST}.db:${STD_WST}/' $FUNC1_SDC
if { $ROUTE_OPT_SCN_READ_AGAIN } {
	remove_sdc
	remove_scenario -all
	source $ICC_MCMM_SCENARIOS_FILE
}
set_active_scenario $ROUTE_OPT_SCN
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb'
Loading db file '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db'
Loading db file '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Current scenario is func1_wst.
Information: Loading local_link_library attribute {std150e_wst_105_p125.db, std150e_bst_135_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (233 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library) /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library) /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library) /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

1
# Optimization Common Session Options - set in all sessions
source ./icc_scripts/common_route_opt_env.tcl
***********************************************************************
                                                                       
                      common_route_opt_env.tcl                         
                                                                       
***********************************************************************
Information: Existing back annotation will be deleted.   (UID-1006)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current scenario is: func1_wst
Current design is 'khu_sensor_pad'.
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd4_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place9 in scenario func1_wst
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Current design is 'khu_sensor_pad'.
#Source antenna rule
source $ANTENNA_RULE
1
report_antenna_rules
## 
## define_antenna_rule mw_lib -mode mode \
##   -diode_mode diode_mode [-metal_ratio metal_ratio]\
##   [-cut_ratio cut_ratio] [-metal_pratio metal_pratio]\
##   [-metal_nratio metal_nratio] [-cut_pratio cut_pratio]\
##   [-cut_nratio cut_nratio] [-protected_metal_scale metal_scale]\
##   [-cut_area_to_gate_diffusion_length_ratio cut_gate_diffusion_length_ratio] [-metal_area_to_pgate_diffusion_length_ratio metal_pgate_diffusion_length_ratio]\
##   [-metal_area_to_ngate_diffusion_length_ratio metal_ngate_diffusion_length_ratio] [-cut_area_to_pgate_diffusion_length_ratio cut_pgate_diffusion_length_ratio]\
##   [-cut_area_to_ngate_diffusion_length_ratio cut_ngate_diffusion_length_ratio] [-metal_area_to_gate_diffusion_length_ratio metal_gate_diffusion_length_ratio]\
##   [-protected_cut_scale cut_scale]\
##   [-name rule_name]
## mode
##  1, 4 : ignore all lower-layer segments
##  2, 5 : include lower-layer segments to the input pins
##  3, 6 : include all lower-layer segments
##  1, 2, 3 : polygon area
##  4, 5, 6 : sidewall area
## diode_mode (output pin)
##  0 : output pin cannot protect antenna.
##  1 : output pin can provide unlimited protection.
##  2 : limited diode protection; the diode ratio is defined
##     by define_antenna_layer_rule & dbDefineDiodeProtection (CLF)
##     If antenna has multiple diode pins, the max antenna ratio
##     is the one with the largest diode ratio.
##  3 : limited diode protection. If antenna has multiple diode pins, 
##     the max antenna ratio is sum of all diode ratios.
##  4 : limited diode protection. The max antenna ratio is calculated
##     from the total diode protection on the antenna, which is the
##     sum of the diode protection of all diodes.
##  5 : limited diode protection. The equivalent gate area is calculated
##      from the maximum diode-protection value of all diodes.
##  6 : limited diode protection. The equivalent gate area is calculated
##      from the sum of the diode protection of all diodes.
##  7 : limited diode protection. The equivalent metal area is calculated
##      from the maximum diode-protection value of all diodes.
##  8 : limited diode protection. The equivalent metal area is calculated
##      from the sum of the diode protection of all diodes.
## 
## define_antenna_layer_rule mw_lib -mode mode \
##   -layer layer_name -ratio ratio \
##   -diode_ratio {v0 v1 v2 v3 [v4]}\
##   -name rule_name
## ratio
##  max. antenna ratio with no diode protection
##      MIN((dp > v0) ? ((dp + v1 ) * v2 + v3), v4) : ratio 
##  max. antenna ratio with (diode protection == dp)
 
 

set lib [current_mw_lib]
remove_antenna_rules $lib
define_antenna_rule $lib -mode 1 -diode_mode 2 -metal_ratio 100 -cut_ratio 20
define_antenna_layer_rule $lib -mode 1 -layer "MET1" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET2" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET3" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET4" -ratio 100 -diode_ratio {0.203 0 8000 50000}
define_antenna_layer_rule $lib -mode 1 -layer "VIA1" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA2" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA3" -ratio 5 -diode_ratio {0.203 0 83.33 75}

1
# Setting for Route Optimization
foreach scenario [all_active_scenarios] {
	current_scenario $scenario

	# Setting for Route Optimization
	set_app_var enable_recovery_removal_arcs true
	set_app_var timing_remove_clock_reconvergence_pessimism true

	foreach_in_collection clock [all_clocks] {
		set clock_name [get_attr $clock name]
		puts "SEC_INFO: Working on clock: $clock_name"
		set clock_source [get_attr $clock sources -quiet]

		if { [sizeof_col $clock_source] > 0 } {
			if { ![info exists found($clock_name)] } {
				set_propagated_clock [get_attr $clock sources -quiet]
				puts "Internal clock. Propagating."
			}
		} else {
			puts "External clock. Not propagating."
		}
	}

	# Set false path over 2ns path
	# Same as detect_longnet it samsung013 aux
	if { $HOLD_FIX == "true" } {
		set_fix_hold [all_clocks]
		set_fix_hold_options -default
	} else {
		remove_attribute [all_clocks] fix_hold
	}

	#Inout optimization
	if { !$INOUT_OPT } {
		set_false_path -from [all_inputs]
		set_false_path -to [all_outputs]
	}
}
Current scenario is: func1_wst
SEC_INFO: Working on clock: clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
SEC_INFO: Working on clock: clk_half
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
# Running extraction and updating the timing
extract_rc -coupling_cap

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /home/graduation_project3/2015103977/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.39 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
update_timing
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
1
#Route optimization
route_opt 	-skip_initial_routei 	-effort medium 	-xtalk_reduction
Error: unknown option '-skip_initial_routei' (CMD-010)
# incremental route optimization
route_opt -incremental
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep 12 02:47:29 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          6.34
  Critical Path Slack:           5.00
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.59
  Critical Path Slack:           9.96
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          4.65
  Critical Path Slack:           3.92
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          9.06
  Critical Path Slack:           2.69
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.01
  No. of Hold Violations:        1.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          2.69
  Critical Path Slack:           6.77
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.53
  Critical Path Slack:          -0.53
  Critical Path Clk Period:       n/a
  Total Negative Slack:       -660.92
  No. of Violating Paths:     2969.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        232
  Hierarchical Port Count:       6201
  Leaf Cell Count:              28161
  Buf/Inv Cell Count:            4504
  Buf Cell Count:                 152
  Inv Cell Count:                4352
  CT Buf/Inv Cell Count:          132
  Combinational Cell Count:     22826
  Sequential Cell Count:         5335
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    52141.030290
  Noncombinational Area: 36013.998283
  Buf/Inv Area:           4207.342963
  Total Buffer Area:           217.67
  Total Inverter Area:        3989.68
  Macro/Black Box Area:      0.000000
  Net Area:                892.116585
  Net XLength        :      484036.16
  Net YLength        :      540789.38
  -----------------------------------
  Cell Area:             88155.028573
  Design Area:           89047.145158
  Net Length        :      1024825.50


  Design Rules
  -----------------------------------
  Total Number of Nets:         30306
  Nets With Violations:            49
  Max Trans Violations:            49
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               95.66
  -----------------------------------------
  Overall Compile Time:               96.61
  Overall Compile Wall Clock Time:    96.87

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.53  TNS: 660.92  Number of Violating Paths: 2969  (with Crosstalk delta delays)
  Design  WNS: 0.53  TNS: 660.92  Number of Violating Paths: 2969  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.01  TNS: 0.01  Number of Violating Paths: 1  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.01  TNS: 0.01  Number of Violating Paths: 1  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.5287 TNS: 660.9172  Number of Violating Path: 2969
ROPT:    (HOLD) WNS: 0.0057 TNS: 0.0057  Number of Violating Path: 1
ROPT:    Number of DRC Violating Nets: 49
ROPT:    Number of Route Violation: 4 
ROPT:    Running Incremental Optimization Stage             Sat Sep 12 02:47:30 2020

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Note - message 'PSYN-086' limit (1) exceeded.  Remainder will be suppressed.
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Scenario: func1_wst   WNS: 0.53  TNS: 660.92  Number of Violating Paths: 2969  (with Crosstalk delta delays)
  Design  WNS: 0.53  TNS: 660.92  Number of Violating Paths: 2969  (with Crosstalk delta delays)

  Nets with DRC Violations: 49
  Total moveable cell area: 329761.9
  Total fixed cell area: 452467.5
  Total physical cell area: 782229.4
  Core area: (187620 187620 1008220 1004820)



  Scenario: func1_wst  (Hold)  WNS: 0.01  TNS: 0.01  Number of Violating Paths: 1  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.01  TNS: 0.01  Number of Violating Paths: 1  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   88156.0      0.53     660.9       2.3                               -0.01  
    0:00:07   88156.0      0.53     660.9       2.3                               -0.01  
    0:00:07   88156.0      0.53     660.9       2.3                               -0.01  
    0:00:07   88156.0      0.53     660.9       2.3                               -0.01  
    0:00:07   88158.0      0.53     660.9       2.1                               -0.01  
    0:00:07   88158.0      0.53     660.9       2.1                               -0.01  
    0:00:07   88158.0      0.53     660.9       2.1                               -0.01  
    0:00:07   88158.0      0.53     660.9       2.1                               -0.01  
    0:00:07   88158.0      0.53     660.9       2.1                               -0.01  
    0:00:07   88158.4      0.53     660.7       2.1                               -0.01  


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_transition)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08   88159.7      0.53     660.7       2.1 khu_sensor_top/ads1292_controller/r_ads_command_reg_7_/D      0.00  

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08   88161.0      0.53     660.7       2.0 khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z[27]      0.00  
    0:00:08   88161.0      0.53     660.7       2.0 khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z[27]      0.00  
    0:00:08   88161.4      0.53     660.7       1.8 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n122      0.00  
    0:00:08   88161.7      0.53     660.7       1.7 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n126      0.00  
    0:00:08   88162.0      0.53     660.7       1.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n110      0.00  
    0:00:08   88163.4      0.53     660.7       1.4 khu_sensor_top/ads1292_filter/n42      0.00  
    0:00:08   88163.7      0.53     660.7       1.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n121      0.00  
    0:00:08   88164.0      0.53     660.7       1.2 khu_sensor_top/ads1292_filter/iir_notch/n935      0.00  
    0:00:08   88165.4      0.53     660.7       1.2 khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z[10]      0.00  
    0:00:08   88165.4      0.53     660.7       1.2 khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z[10]      0.00  
    0:00:08   88166.7      0.53     660.7       1.1 khu_sensor_top/ads1292_filter/iir_notch/r_x_data[107]      0.00  
    0:00:08   88167.4      0.53     660.7       1.0 khu_sensor_top/ads1292_filter/iir_lpf/add/n620      0.00  
    0:00:09   88167.7      0.53     660.7       0.9 khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n48      0.00  
    0:00:09   88169.0      0.53     660.7       0.8 khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z[26]      0.00  
    0:00:09   88169.0      0.53     660.7       0.8 khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z[26]      0.00  
    0:00:09   88169.4      0.53     660.7       0.8 khu_sensor_top/ads1292_filter/iir_hpf/mult/n63      0.00  
    0:00:09   88171.4      0.53     660.7       0.7 khu_sensor_top/ads1292_filter/iir_hpf/mult/n390      0.00  
    0:00:09   88171.7      0.53     660.7       0.6 khu_sensor_top/ads1292_filter/iir_hpf/add/n320      0.00  
    0:00:09   88172.4      0.53     660.7       0.6 khu_sensor_top/ads1292_filter/iir_notch/mult_2/n178      0.00  
    0:00:09   88172.7      0.53     660.7       0.5 khu_sensor_top/ads1292_filter/iir_hpf/mult/n49      0.00  
    0:00:09   88173.0      0.53     660.7       0.5 khu_sensor_top/ads1292_filter/iir_hpf/add/n326      0.00  
    0:00:09   88173.4      0.53     660.7       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/n278      0.00  
    0:00:09   88174.7      0.53     660.7       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_m[22]      0.00  
    0:00:09   88174.7      0.53     660.7       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_m[22]      0.00  
    0:00:10   88175.0      0.53     660.7       0.4 khu_sensor_top/ads1292_filter/iir_notch/n239      0.00  
    0:00:10   88177.0      0.53     660.7       0.3 khu_sensor_top/ads1292_filter/iir_hpf/add/n692      0.00  
    0:00:10   88177.4      0.53     660.7       0.3 khu_sensor_top/ads1292_controller/n12      0.00  
    0:00:10   88177.7      0.53     660.7       0.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n231      0.00  
    0:00:10   88178.0      0.53     660.7       0.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n219      0.00  
    0:00:10   88178.4      0.53     660.7       0.2 khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n1750      0.00  
    0:00:10   88179.0      0.53     660.7       0.2 khu_sensor_top/ads1292_filter/iir_notch/n144      0.00  
    0:00:10   88179.4      0.53     660.7       0.2 khu_sensor_top/ads1292_filter/iir_notch/n1087      0.00  
    0:00:11   88179.0      0.53     660.7       0.1 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_m[0]      0.00  
    0:00:11   88182.0      0.53     660.7       0.1 khu_sensor_top/ads1292_filter/iir_hpf/add/n298      0.00  
    0:00:11   88182.4      0.53     660.7       0.1 khu_sensor_top/ads1292_filter/iir_notch/mult_1/n197      0.00  
    0:00:11   88182.7      0.53     660.7       0.1 khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n57      0.00  
    0:00:11   88184.0      0.53     660.7       0.1 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_m[5]      0.00  
    0:00:11   88184.0      0.53     660.7       0.1 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_m[5]      0.00  
    0:00:11   88185.4      0.53     660.7       0.0 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_m[21]      0.00  
    0:00:11   88185.4      0.53     660.7       0.0 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_m[21]      0.00  
    0:00:11   88185.4      0.53     660.7       0.0 khu_sensor_top/ads1292_filter/iir_hpf/mult/n221      0.00  
    0:00:11   88185.4      0.53     660.7       0.0 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n210      0.00  
    0:00:11   88185.7      0.53     660.7       0.0 khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n89      0.00  
    0:00:12   88186.0      0.53     660.7       0.0 khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n78      0.00  
    0:00:12   88186.0      0.53     660.7       0.0 khu_sensor_top/ads1292_filter/iir_notch/mult_1/n216      0.00  
    0:00:12   88187.0      0.53     660.7       0.0 khu_sensor_top/uart_controller/uart_rx/n32      0.00  
    0:00:12   88188.4      0.53     660.7       0.0 khu_sensor_top/ads1292_filter/iir_notch/r_x_data[47]      0.00  
    0:00:12   88189.7      0.53     660.7       0.0 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data[50]      0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep 12 02:47:47 2020
****************************************
Std cell utilization: 62.49%  (264569/(423355-0))
(Non-fixed + Fixed)
Std cell utilization: 56.75%  (208287/(423355-56356))
(Non-fixed only)
Chip area:            423355   sites, bbox (187.62 187.62 1008.22 1004.82) um
Std cell area:        264569   sites, (non-fixed:208287 fixed:56282)
                      28127    cells, (non-fixed:25646  fixed:2481)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      56356    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       121 
Avg. std cell width:  3.79 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 227)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep 12 02:47:47 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---

Total 62 (out of 25646) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep 12 02:47:47 2020
****************************************

avg cell displacement:    0.708 um ( 0.20 row height)
max cell displacement:    2.942 um ( 0.82 row height)
std deviation:            0.750 um ( 0.21 row height)
number of cell moved:        12 cells (out of 25646 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Legalizing 53 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep 12 02:47:47 2020
****************************************

avg cell displacement:    2.355 um ( 0.65 row height)
max cell displacement:    7.480 um ( 2.08 row height)
std deviation:            2.135 um ( 0.59 row height)
number of cell moved:        32 cells (out of 25646 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3600), object's width and height(1196000,1196000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (440), object's width and height(1196000,1196000). (PSYN-523)
Warning: Cell pad23 is not integer multiples of min site width (440), object's width and height(60000,137620). (PSYN-523)
Warning: Cell pad23 is not integer multiples of min site height (3600), object's width and height(137620,137620). (PSYN-523)
Warning: Cell pad22 is not integer multiples of min site width (440), object's width and height(60000,137620). (PSYN-523)
Note - message 'PSYN-523' limit (5) exceeded.  Remainder will be suppressed.

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Split 10 nets of total 10 nets.
Updating the database ...
ROPT:    Incremental Optimization Stage Done             Sat Sep 12 02:47:50 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Sat Sep 12 02:47:52 2020

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
[ECO: Extraction] Elapsed real time: 0:00:03 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Extraction] Stage (MB): Used   67  Alloctr   67  Proc    0 
[ECO: Extraction] Total (MB): Used   71  Alloctr   72  Proc 2600 
Num of eco nets = 30092
Num of open eco nets = 118
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used   70  Alloctr   70  Proc    0 
[ECO: Init] Total (MB): Used   75  Alloctr   76  Proc 2600 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   79  Alloctr   80  Proc 2600 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1196.00,1196.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build Tech Data] Total (MB): Used   90  Alloctr   91  Proc 2600 
Net statistics:
Total number of nets     = 30092
Number of nets to route  = 118
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 135
Number of nets with min-layer-mode soft-cost-medium = 135
115 nets are partially connected,
 of which 115 are detail routed and 0 are global routed.
29973 nets are fully connected,
 of which 29973 are detail routed and 0 are global routed.
76 nets have non-default rule shield_130nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  100  Alloctr  101  Proc 2600 
Average gCell capacity  2.86	 on layer (1)	 MET1
Average gCell capacity  5.21	 on layer (2)	 MET2
Average gCell capacity  6.02	 on layer (3)	 MET3
Average gCell capacity  5.60	 on layer (4)	 MET4
Average gCell capacity  5.55	 on layer (5)	 MET5
Average gCell capacity  0.00	 on layer (6)	 MET6
Average number of tracks per gCell 9.01	 on layer (1)	 MET1
Average number of tracks per gCell 8.21	 on layer (2)	 MET2
Average number of tracks per gCell 9.01	 on layer (3)	 MET3
Average number of tracks per gCell 8.21	 on layer (4)	 MET4
Average number of tracks per gCell 9.01	 on layer (5)	 MET5
Average number of tracks per gCell 4.11	 on layer (6)	 MET6
Number of gCells = 659352
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  100  Alloctr  102  Proc 2600 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   16  Alloctr   17  Proc    0 
[End of Build Data] Total (MB): Used  101  Alloctr  103  Proc 2600 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  101  Alloctr  103  Proc 2600 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  101  Alloctr  103  Proc 2600 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1910 Max = 11 GRCs =   911 (0.41%)
Initial. H routing: Overflow =    66 Max =  3 (GRCs =  1) GRCs =    62 (0.06%)
Initial. V routing: Overflow =  1844 Max = 11 (GRCs =  2) GRCs =   849 (0.77%)
Initial. MET1       Overflow =    16 Max =  2 (GRCs =  1) GRCs =    15 (0.01%)
Initial. MET2       Overflow =  1026 Max = 11 (GRCs =  1) GRCs =   522 (0.48%)
Initial. MET3       Overflow =    50 Max =  3 (GRCs =  1) GRCs =    47 (0.04%)
Initial. MET4       Overflow =   818 Max = 11 (GRCs =  1) GRCs =   327 (0.30%)
Initial. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     96.8 2.15 0.02 0.49 0.00 0.24 0.11 0.00 0.03 0.00 0.06 0.00 0.00 0.01
MET2     53.9 10.3 12.7 11.6 1.40 5.50 2.55 0.72 0.24 0.00 0.44 0.15 0.13 0.22
MET3     52.6 6.99 8.63 9.89 7.50 6.96 4.16 2.09 0.86 0.00 0.24 0.04 0.00 0.00
MET4     64.6 11.0 8.65 7.11 0.93 4.04 2.15 0.55 0.17 0.00 0.39 0.14 0.06 0.11
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.2 6.01 5.89 5.68 1.90 3.27 1.75 0.65 0.25 0.00 0.22 0.07 0.04 0.07


Initial. Total Wire Length = 116.48
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 76.93
Initial. Layer MET3 wire length = 39.55
Initial. Layer MET4 wire length = 0.00
Initial. Layer MET5 wire length = 0.00
Initial. Layer MET6 wire length = 0.00
Initial. Total Number of Contacts = 83
Initial. Via VIA12 count = 53
Initial. Via VIA23 count = 28
Initial. Via VIA34 count = 2
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  101  Alloctr  103  Proc 2600 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1910 Max = 11 GRCs =   911 (0.41%)
phase1. H routing: Overflow =    66 Max =  3 (GRCs =  1) GRCs =    62 (0.06%)
phase1. V routing: Overflow =  1844 Max = 11 (GRCs =  2) GRCs =   849 (0.77%)
phase1. MET1       Overflow =    16 Max =  2 (GRCs =  1) GRCs =    15 (0.01%)
phase1. MET2       Overflow =  1026 Max = 11 (GRCs =  1) GRCs =   522 (0.48%)
phase1. MET3       Overflow =    50 Max =  3 (GRCs =  1) GRCs =    47 (0.04%)
phase1. MET4       Overflow =   818 Max = 11 (GRCs =  1) GRCs =   327 (0.30%)
phase1. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     96.8 2.15 0.02 0.49 0.00 0.24 0.11 0.00 0.03 0.00 0.06 0.00 0.00 0.01
MET2     53.9 10.3 12.7 11.6 1.40 5.50 2.55 0.72 0.24 0.00 0.44 0.15 0.13 0.22
MET3     52.6 6.99 8.63 9.89 7.50 6.96 4.16 2.09 0.86 0.00 0.24 0.04 0.00 0.00
MET4     64.6 11.0 8.65 7.11 0.93 4.04 2.15 0.55 0.17 0.00 0.39 0.14 0.06 0.11
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.2 6.01 5.89 5.68 1.90 3.27 1.75 0.65 0.25 0.00 0.22 0.07 0.04 0.07


phase1. Total Wire Length = 116.48
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 76.93
phase1. Layer MET3 wire length = 39.55
phase1. Layer MET4 wire length = 0.00
phase1. Layer MET5 wire length = 0.00
phase1. Layer MET6 wire length = 0.00
phase1. Total Number of Contacts = 83
phase1. Via VIA12 count = 53
phase1. Via VIA23 count = 28
phase1. Via VIA34 count = 2
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  101  Alloctr  103  Proc 2600 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1910 Max = 11 GRCs =   911 (0.41%)
phase2. H routing: Overflow =    66 Max =  3 (GRCs =  1) GRCs =    62 (0.06%)
phase2. V routing: Overflow =  1844 Max = 11 (GRCs =  2) GRCs =   849 (0.77%)
phase2. MET1       Overflow =    16 Max =  2 (GRCs =  1) GRCs =    15 (0.01%)
phase2. MET2       Overflow =  1026 Max = 11 (GRCs =  1) GRCs =   522 (0.48%)
phase2. MET3       Overflow =    50 Max =  3 (GRCs =  1) GRCs =    47 (0.04%)
phase2. MET4       Overflow =   818 Max = 11 (GRCs =  1) GRCs =   327 (0.30%)
phase2. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     96.8 2.15 0.02 0.49 0.00 0.24 0.11 0.00 0.03 0.00 0.06 0.00 0.00 0.01
MET2     53.9 10.3 12.7 11.6 1.40 5.50 2.55 0.72 0.24 0.00 0.44 0.15 0.13 0.22
MET3     52.6 6.99 8.63 9.89 7.50 6.96 4.16 2.09 0.86 0.00 0.24 0.04 0.00 0.00
MET4     64.6 11.0 8.65 7.11 0.93 4.04 2.15 0.55 0.17 0.00 0.39 0.14 0.06 0.11
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.2 6.01 5.89 5.68 1.90 3.27 1.75 0.65 0.25 0.00 0.22 0.07 0.04 0.07


phase2. Total Wire Length = 116.48
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 76.93
phase2. Layer MET3 wire length = 39.55
phase2. Layer MET4 wire length = 0.00
phase2. Layer MET5 wire length = 0.00
phase2. Layer MET6 wire length = 0.00
phase2. Total Number of Contacts = 83
phase2. Via VIA12 count = 53
phase2. Via VIA23 count = 28
phase2. Via VIA34 count = 2
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   16  Alloctr   17  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  101  Alloctr  103  Proc 2600 

Congestion utilization per direction:
Average vertical track utilization   = 17.24 %
Peak    vertical track utilization   = 187.50 %
Average horizontal track utilization = 10.49 %
Peak    horizontal track utilization = 112.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -4  Alloctr   -5  Proc    0 
[GR: Done] Total (MB): Used   98  Alloctr   99  Proc 2600 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   19  Alloctr   19  Proc    0 
[GR: Done] Total (MB): Used   98  Alloctr   99  Proc 2600 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Global Routing] Total (MB): Used   84  Alloctr   86  Proc 2600 
[ECO: GR] Elapsed real time: 0:00:05 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[ECO: GR] Stage (MB): Used   80  Alloctr   80  Proc    0 
[ECO: GR] Total (MB): Used   84  Alloctr   86  Proc 2600 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   83  Alloctr   84  Proc 2600 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 219 of 344


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   85  Alloctr   86  Proc 2600 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   85  Alloctr   86  Proc 2600 

Number of wires with overlap after iteration 1 = 131 of 255


Wire length and via report:
---------------------------
Number of MET1 wires: 44 		 VIA01: 0
Number of MET2 wires: 128 		 VIA12: 149
Number of MET3 wires: 73 		 VIA23: 116
Number of MET4 wires: 10 		 VIA34: 16
Number of MET5 wires: 0 		 VIA45: 0
Number of MET6 wires: 0 		 VIA56: 0
Total number of wires: 255 		 vias: 281

Total MET1 wire length: 14.5
Total MET2 wire length: 113.7
Total MET3 wire length: 112.5
Total MET4 wire length: 19.4
Total MET5 wire length: 0.0
Total MET6 wire length: 0.0
Total wire length: 260.1

Longest MET1 wire length: 0.9
Longest MET2 wire length: 5.6
Longest MET3 wire length: 5.7
Longest MET4 wire length: 7.2
Longest MET5 wire length: 0.0
Longest MET6 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   80  Alloctr   82  Proc 2600 
[ECO: CDR] Elapsed real time: 0:00:07 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: CDR] Stage (MB): Used   76  Alloctr   76  Proc    0 
[ECO: CDR] Total (MB): Used   80  Alloctr   82  Proc 2600 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                


Begin ECO DRC check ...

Checked	1/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	9/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	1
Checked	15/81 Partitions, Violations =	128
Checked	18/81 Partitions, Violations =	186
Checked	21/81 Partitions, Violations =	244
Checked	24/81 Partitions, Violations =	247
Checked	27/81 Partitions, Violations =	247
Checked	30/81 Partitions, Violations =	272
Checked	33/81 Partitions, Violations =	312
Checked	36/81 Partitions, Violations =	363
Checked	39/81 Partitions, Violations =	436
Checked	42/81 Partitions, Violations =	487
Checked	45/81 Partitions, Violations =	487
Checked	48/81 Partitions, Violations =	500
Checked	51/81 Partitions, Violations =	518
Checked	54/81 Partitions, Violations =	519
Checked	57/81 Partitions, Violations =	529
Checked	60/81 Partitions, Violations =	560
Checked	63/81 Partitions, Violations =	600
Checked	66/81 Partitions, Violations =	600
Checked	69/81 Partitions, Violations =	600
Checked	72/81 Partitions, Violations =	600
Checked	75/81 Partitions, Violations =	600
Checked	78/81 Partitions, Violations =	600
Checked	81/81 Partitions, Violations =	600

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	600

[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   93  Alloctr   94  Proc 2600 

Total Wire Length =                    1001309 micron
Total Number of Contacts =             255080
Total Number of Wires =                217784
Total Number of PtConns =              822
Total Number of Routed Wires =       217784
Total Routed Wire Length =           1001096 micron
Total Number of Routed Contacts =       255080
	Layer           MET1 :      13783 micron
	Layer           MET2 :     289620 micron
	Layer           MET3 :     443672 micron
	Layer           MET4 :     254228 micron
	Layer           MET5 :          7 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via            VIA34 :        687
	Via        VIA34_2x1 :      27535
	Via   VIA34(rot)_1x2 :         43
	Via        VIA34_1x2 :       4699
	Via            VIA23 :       3407
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      71505
	Via   VIA23(rot)_2x1 :          8
	Via   VIA23(rot)_1x2 :        329
	Via        VIA23_2x1 :      32463
	Via            VIA12 :      78208
	Via       VIA12(rot) :       2935
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       5620
	Via   VIA12(rot)_1x2 :       8457
	Via   VIA12(rot)_2x1 :       2771
	Via        VIA12_1x2 :      16406

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.58% (169838 / 255080 vias)
 
    Layer VIA1       = 29.07% (33256  / 114399  vias)
        Weight 1     = 29.07% (33256   vias)
        Un-optimized = 70.93% (81143   vias)
    Layer VIA2       = 96.83% (104305 / 107716  vias)
        Weight 1     = 96.83% (104305  vias)
        Un-optimized =  3.17% (3411    vias)
    Layer VIA3       = 97.92% (32277  / 32964   vias)
        Weight 1     = 97.92% (32277   vias)
        Un-optimized =  2.08% (687     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
  Total double via conversion rate    = 66.58% (169836 / 255080 vias)
 
    Layer VIA1       = 29.07% (33254  / 114399  vias)
    Layer VIA2       = 96.83% (104305 / 107716  vias)
    Layer VIA3       = 97.92% (32277  / 32964   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 66.58% (169838 / 255080 vias)
 
    Layer VIA1       = 29.07% (33256  / 114399  vias)
        Weight 1     = 29.07% (33256   vias)
        Un-optimized = 70.93% (81143   vias)
    Layer VIA2       = 96.83% (104305 / 107716  vias)
        Weight 1     = 96.83% (104305  vias)
        Un-optimized =  3.17% (3411    vias)
    Layer VIA3       = 97.92% (32277  / 32964   vias)
        Weight 1     = 97.92% (32277   vias)
        Un-optimized =  2.08% (687     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
Total number of nets = 30092, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/42 Partitions, Violations =	542
Routed	2/42 Partitions, Violations =	483
Routed	3/42 Partitions, Violations =	455
Routed	4/42 Partitions, Violations =	404
Routed	5/42 Partitions, Violations =	371
Routed	6/42 Partitions, Violations =	331
Routed	7/42 Partitions, Violations =	320
Routed	8/42 Partitions, Violations =	272
Routed	9/42 Partitions, Violations =	250
Routed	10/42 Partitions, Violations =	242
Routed	11/42 Partitions, Violations =	227
Routed	12/42 Partitions, Violations =	202
Routed	13/42 Partitions, Violations =	194
Routed	14/42 Partitions, Violations =	187
Routed	15/42 Partitions, Violations =	180
Routed	16/42 Partitions, Violations =	172
Routed	17/42 Partitions, Violations =	150
Routed	18/42 Partitions, Violations =	142
Routed	19/42 Partitions, Violations =	134
Routed	20/42 Partitions, Violations =	126
Routed	21/42 Partitions, Violations =	117
Routed	22/42 Partitions, Violations =	103
Routed	23/42 Partitions, Violations =	90
Routed	24/42 Partitions, Violations =	81
Routed	25/42 Partitions, Violations =	73
Routed	26/42 Partitions, Violations =	68
Routed	27/42 Partitions, Violations =	55
Routed	28/42 Partitions, Violations =	55
Routed	29/42 Partitions, Violations =	50
Routed	30/42 Partitions, Violations =	41
Routed	31/42 Partitions, Violations =	38
Routed	32/42 Partitions, Violations =	36
Routed	33/42 Partitions, Violations =	30
Routed	34/42 Partitions, Violations =	23
Routed	35/42 Partitions, Violations =	18
Routed	36/42 Partitions, Violations =	15
Routed	37/42 Partitions, Violations =	12
Routed	38/42 Partitions, Violations =	9
Routed	39/42 Partitions, Violations =	8
Routed	40/42 Partitions, Violations =	7
Routed	41/42 Partitions, Violations =	6
Routed	42/42 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	Min-max layer : 1
	Short : 2
	Soft spacing (shielding) : 2

[Iter 0] Elapsed real time: 0:00:13 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   93  Alloctr   95  Proc 2600 

End DR iteration 0 with 42 parts

Start DR iteration 1: non-uniform partition
Routed	1/3 Partitions, Violations =	5
Routed	2/3 Partitions, Violations =	4
Routed	3/3 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 1] Elapsed real time: 0:00:13 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used   93  Alloctr   95  Proc 2600 

End DR iteration 1 with 3 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 2] Elapsed real time: 0:00:13 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 2] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 2] Total (MB): Used   93  Alloctr   95  Proc 2600 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 3] Elapsed real time: 0:00:13 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 3] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 3] Total (MB): Used   93  Alloctr   95  Proc 2600 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 4] Elapsed real time: 0:00:13 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 4] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 4] Total (MB): Used   93  Alloctr   95  Proc 2600 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)

DR finished with 2 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Min-max layer : 1
	Short : 1


Total Wire Length =                    1001315 micron
Total Number of Contacts =             255039
Total Number of Wires =                217782
Total Number of PtConns =              861
Total Number of Routed Wires =       217782
Total Routed Wire Length =           1001091 micron
Total Number of Routed Contacts =       255039
	Layer           MET1 :      13760 micron
	Layer           MET2 :     289572 micron
	Layer           MET3 :     443688 micron
	Layer           MET4 :     254289 micron
	Layer           MET5 :          7 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via            VIA34 :        723
	Via        VIA34_2x1 :      27517
	Via   VIA34(rot)_1x2 :         43
	Via        VIA34_1x2 :       4697
	Via            VIA23 :       3466
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      71452
	Via   VIA23(rot)_2x1 :          9
	Via   VIA23(rot)_1x2 :        327
	Via        VIA23_2x1 :      32429
	Via            VIA12 :      78291
	Via       VIA12(rot) :       2974
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       5540
	Via   VIA12(rot)_1x2 :       8429
	Via   VIA12(rot)_2x1 :       2757
	Via        VIA12_1x2 :      16378

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.49% (169580 / 255039 vias)
 
    Layer VIA1       = 28.95% (33106  / 114371  vias)
        Weight 1     = 28.95% (33106   vias)
        Un-optimized = 71.05% (81265   vias)
    Layer VIA2       = 96.78% (104217 / 107687  vias)
        Weight 1     = 96.78% (104217  vias)
        Un-optimized =  3.22% (3470    vias)
    Layer VIA3       = 97.81% (32257  / 32980   vias)
        Weight 1     = 97.81% (32257   vias)
        Un-optimized =  2.19% (723     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
  Total double via conversion rate    = 66.49% (169578 / 255039 vias)
 
    Layer VIA1       = 28.94% (33104  / 114371  vias)
    Layer VIA2       = 96.78% (104217 / 107687  vias)
    Layer VIA3       = 97.81% (32257  / 32980   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 66.49% (169580 / 255039 vias)
 
    Layer VIA1       = 28.95% (33106  / 114371  vias)
        Weight 1     = 28.95% (33106   vias)
        Un-optimized = 71.05% (81265   vias)
    Layer VIA2       = 96.78% (104217 / 107687  vias)
        Weight 1     = 96.78% (104217  vias)
        Un-optimized =  3.22% (3470    vias)
    Layer VIA3       = 97.81% (32257  / 32980   vias)
        Weight 1     = 97.81% (32257   vias)
        Un-optimized =  2.19% (723     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:13 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   86  Alloctr   87  Proc 2600 

Begin timing soft drc check ...

Created 128 soft drcs

Information: Merged away 37 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	93
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   87  Alloctr   88  Proc 2600 
Total number of nets = 30092, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/8 Partitions, Violations =	2
Routed	2/8 Partitions, Violations =	2
Routed	3/8 Partitions, Violations =	2
Routed	4/8 Partitions, Violations =	2
Routed	5/8 Partitions, Violations =	2
Routed	6/8 Partitions, Violations =	2
Routed	7/8 Partitions, Violations =	2
Routed	8/8 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	Min-max layer : 1
	Short : 1
	Internal Soft Spacing types : 28

[Iter 0] Elapsed real time: 0:00:14 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   94  Alloctr   95  Proc 2600 

End DR iteration 0 with 8 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	30
	Min-max layer : 1
	Short : 1
	Internal Soft Spacing types : 27

[Iter 1] Elapsed real time: 0:00:14 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used   94  Alloctr   95  Proc 2600 

End DR iteration 1 with 1 parts

Stop DR since reached max number of iterations


Begin revisit internal-only type DRCs ...

Checked	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used   94  Alloctr   95  Proc 2600 
[DR] Elapsed real time: 0:00:14 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used   82  Alloctr   83  Proc 2600 
[DR: Done] Elapsed real time: 0:00:14 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   82  Alloctr   83  Proc 2600 


Finished timing optimization in DR ...



Begin DRC fixing after timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:14 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   86  Alloctr   87  Proc 2600 
Total number of nets = 30092, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 0] Elapsed real time: 0:00:14 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   93  Alloctr   95  Proc 2600 

End DR iteration 0 with 1 parts

Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)
[DR] Elapsed real time: 0:00:14 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used   82  Alloctr   83  Proc 2600 
[DR: Done] Elapsed real time: 0:00:14 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   82  Alloctr   83  Proc 2600 

Nets that have been changed:
Net 1 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n110
Net 2 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n122
Net 3 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n78
Net 4 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n42
Net 5 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n89
Net 6 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n100
Net 7 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n116
Net 8 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n57
Net 9 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n121
Net 10 = khu_sensor_top/ads1292_filter/iir_lpf/add/n246
Net 11 = khu_sensor_top/ads1292_filter/iir_lpf/add/n278
Net 12 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n219
Net 13 = khu_sensor_top/ads1292_controller/n664
Net 14 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n118
Net 15 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n125
Net 16 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n231
Net 17 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n24
Net 18 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n25
Net 19 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n358
Net 20 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n369
Net 21 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n15
Net 22 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n17
Net 23 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n19
Net 24 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n24
Net 25 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n25
Net 26 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n26
Net 27 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n27
Net 28 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n228
Net 29 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n378
Net 30 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n379
Net 31 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n55
Net 32 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n211
Net 33 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n220
Net 34 = khu_sensor_top/w_clk_p_G2B10I2
Net 35 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n51
Net 36 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n51
Net 37 = khu_sensor_top/w_clk_p_G2B9I15
Net 38 = khu_sensor_top/ads1292_filter/iir_hpf/add/n162
Net 39 = khu_sensor_top/ads1292_filter/iir_hpf/add/n5
Net 40 = khu_sensor_top/ads1292_filter/iir_hpf/add/n26
Net 41 = khu_sensor_top/ads1292_filter/iir_hpf/add/n37
Net 42 = khu_sensor_top/ads1292_filter/iir_hpf/add/n46
Net 43 = khu_sensor_top/ads1292_filter/iir_hpf/add/n52
Net 44 = khu_sensor_top/ads1292_filter/iir_hpf/add/n105
Net 45 = khu_sensor_top/ads1292_filter/iir_hpf/add/n106
Net 46 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n128
Net 47 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n48
Net 48 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n63
Net 49 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n67
Net 50 = khu_sensor_top/mpr121_controller/i2c_master/n4
Net 51 = khu_sensor_top/ads1292_filter/iir_lpf/n712
Net 52 = khu_sensor_top/CTS_241_GB
Net 53 = khu_sensor_top/ads1292_filter/iir_notch/n1087
Net 54 = khu_sensor_top/ads1292_filter/iir_notch/n1099
Net 55 = khu_sensor_top/ads1292_filter/iir_notch/n1132
Net 56 = khu_sensor_top/ads1292_filter/iir_notch/n1133
Net 57 = khu_sensor_top/ads1292_filter/iir_notch/n1137
Net 58 = khu_sensor_top/ads1292_filter/iir_notch/n1026
Net 59 = khu_sensor_top/ads1292_filter/iir_notch/n1027
Net 60 = khu_sensor_top/ads1292_filter/iir_notch/n972
Net 61 = khu_sensor_top/ads1292_filter/iir_notch/n980
Net 62 = khu_sensor_top/ads1292_filter/iir_notch/n997
Net 63 = khu_sensor_top/ads1292_filter/iir_notch/n999
Net 64 = khu_sensor_top/ads1292_filter/iir_notch/n1005
Net 65 = khu_sensor_top/ads1292_filter/iir_notch/n1008
Net 66 = khu_sensor_top/ads1292_filter/iir_notch/n928
Net 67 = khu_sensor_top/ads1292_filter/iir_notch/n935
Net 68 = khu_sensor_top/ads1292_filter/iir_notch/n951
Net 69 = khu_sensor_top/ads1292_filter/iir_notch/n952
Net 70 = khu_sensor_top/ads1292_filter/iir_notch/n955
Net 71 = khu_sensor_top/ads1292_filter/iir_notch/n964
Net 72 = khu_sensor_top/ads1292_filter/iir_notch/n239
Net 73 = khu_sensor_top/ads1292_filter/n308
Net 74 = khu_sensor_top/ads1292_filter/n320
Net 75 = khu_sensor_top/ads1292_filter/n323
Net 76 = khu_sensor_top/ads1292_filter/n286
Net 77 = khu_sensor_top/ads1292_filter/n302
Net 78 = VSS
Net 79 = khu_sensor_top/ads1292_controller/n12
Net 80 = VDD
Net 81 = khu_sensor_top/ads1292_filter/w_clk_p_G2B10I21
Net 82 = khu_sensor_top/uart_controller/uart_rx/n33
Net 83 = khu_sensor_top/uart_controller/uart_rx/n41
Net 84 = khu_sensor_top/uart_controller/uart_rx/n35
Net 85 = khu_sensor_top/uart_controller/uart_rx/n34
Net 86 = khu_sensor_top/uart_controller/uart_rx/n36
Net 87 = khu_sensor_top/uart_controller/uart_rx/n26
Net 88 = khu_sensor_top/uart_controller/N132
Net 89 = khu_sensor_top/ads1292_filter/w_clk_p_G2B9I13
Net 90 = khu_sensor_top/uart_controller/uart_rx/n31
Net 91 = khu_sensor_top/uart_controller/uart_rx/n32
Net 92 = khu_sensor_top/sensor_core/n106
Net 93 = khu_sensor_top/ads1292_filter/CTS_239_GB
Net 94 = khu_sensor_top/mpr121_controller/i2c_master/n107
Net 95 = khu_sensor_top/mpr121_controller/i2c_master/n293
Net 96 = khu_sensor_top/mpr121_controller/i2c_master/n108
Net 97 = khu_sensor_top/mpr121_controller/i2c_master/n317
Net 98 = khu_sensor_top/mpr121_controller/i2c_master/N742
Net 99 = khu_sensor_top/mpr121_controller/i2c_master/n110
Net 100 = khu_sensor_top/mpr121_controller/i2c_master/n279
.... and 177 other nets
Total number of changed nets = 277 (out of 30092)

[DR: Done] Elapsed real time: 0:00:14 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   82  Alloctr   83  Proc 2600 
[ECO: DR] Elapsed real time: 0:00:22 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:22
[ECO: DR] Stage (MB): Used   77  Alloctr   78  Proc    0 
[ECO: DR] Total (MB): Used   82  Alloctr   83  Proc 2600 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 2 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Min-max layer : 1
	Short : 1



Total Wire Length =                    1001341 micron
Total Number of Contacts =             255054
Total Number of Wires =                217834
Total Number of PtConns =              876
Total Number of Routed Wires =       217834
Total Routed Wire Length =           1001113 micron
Total Number of Routed Contacts =       255054
	Layer           MET1 :      13755 micron
	Layer           MET2 :     289476 micron
	Layer           MET3 :     443701 micron
	Layer           MET4 :     254402 micron
	Layer           MET5 :          7 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via            VIA34 :        783
	Via        VIA34_2x1 :      27486
	Via   VIA34(rot)_1x2 :         43
	Via        VIA34_1x2 :       4694
	Via            VIA23 :       3556
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      71396
	Via   VIA23(rot)_2x1 :          9
	Via   VIA23(rot)_1x2 :        327
	Via        VIA23_2x1 :      32383
	Via            VIA12 :      78379
	Via       VIA12(rot) :       3010
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       5487
	Via   VIA12(rot)_1x2 :       8380
	Via   VIA12(rot)_2x1 :       2749
	Via        VIA12_1x2 :      16365

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.39% (169321 / 255054 vias)
 
    Layer VIA1       = 28.84% (32983  / 114372  vias)
        Weight 1     = 28.84% (32983   vias)
        Un-optimized = 71.16% (81389   vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
        Weight 1     = 96.69% (104115  vias)
        Un-optimized =  3.31% (3560    vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
        Weight 1     = 97.63% (32223   vias)
        Un-optimized =  2.37% (783     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
  Total double via conversion rate    = 66.39% (169319 / 255054 vias)
 
    Layer VIA1       = 28.84% (32981  / 114372  vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 66.39% (169321 / 255054 vias)
 
    Layer VIA1       = 28.84% (32983  / 114372  vias)
        Weight 1     = 28.84% (32983   vias)
        Un-optimized = 71.16% (81389   vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
        Weight 1     = 96.69% (104115  vias)
        Un-optimized =  3.31% (3560    vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
        Weight 1     = 97.63% (32223   vias)
        Un-optimized =  2.37% (783     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 

Total number of nets = 30092
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1001341 micron
Total Number of Contacts =             255054
Total Number of Wires =                217834
Total Number of PtConns =              876
Total Number of Routed Wires =       217834
Total Routed Wire Length =           1001113 micron
Total Number of Routed Contacts =       255054
	Layer           MET1 :      13755 micron
	Layer           MET2 :     289476 micron
	Layer           MET3 :     443701 micron
	Layer           MET4 :     254402 micron
	Layer           MET5 :          7 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via            VIA34 :        783
	Via        VIA34_2x1 :      27486
	Via   VIA34(rot)_1x2 :         43
	Via        VIA34_1x2 :       4694
	Via            VIA23 :       3556
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      71396
	Via   VIA23(rot)_2x1 :          9
	Via   VIA23(rot)_1x2 :        327
	Via        VIA23_2x1 :      32383
	Via            VIA12 :      78379
	Via       VIA12(rot) :       3010
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       5487
	Via   VIA12(rot)_1x2 :       8380
	Via   VIA12(rot)_2x1 :       2749
	Via        VIA12_1x2 :      16365

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.39% (169321 / 255054 vias)
 
    Layer VIA1       = 28.84% (32983  / 114372  vias)
        Weight 1     = 28.84% (32983   vias)
        Un-optimized = 71.16% (81389   vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
        Weight 1     = 96.69% (104115  vias)
        Un-optimized =  3.31% (3560    vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
        Weight 1     = 97.63% (32223   vias)
        Un-optimized =  2.37% (783     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
  Total double via conversion rate    = 66.39% (169319 / 255054 vias)
 
    Layer VIA1       = 28.84% (32981  / 114372  vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 66.39% (169321 / 255054 vias)
 
    Layer VIA1       = 28.84% (32983  / 114372  vias)
        Weight 1     = 28.84% (32983   vias)
        Un-optimized = 71.16% (81389   vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
        Weight 1     = 96.69% (104115  vias)
        Un-optimized =  3.31% (3560    vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
        Weight 1     = 97.63% (32223   vias)
        Un-optimized =  2.37% (783     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 277 nets
[ECO: End] Elapsed real time: 0:00:22 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used    5  Alloctr    6  Proc 2600 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Sat Sep 12 02:48:15 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.45 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep 12 02:48:44 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          6.34
  Critical Path Slack:           5.00
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.59
  Critical Path Slack:           9.96
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          4.65
  Critical Path Slack:           3.92
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          9.06
  Critical Path Slack:           2.69
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          2.69
  Critical Path Slack:           6.77
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.40
  Critical Path Slack:          -0.40
  Critical Path Clk Period:       n/a
  Total Negative Slack:       -650.17
  No. of Violating Paths:     2969.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        232
  Hierarchical Port Count:       6201
  Leaf Cell Count:              28171
  Buf/Inv Cell Count:            4514
  Buf Cell Count:                 162
  Inv Cell Count:                4352
  CT Buf/Inv Cell Count:          132
  Combinational Cell Count:     22836
  Sequential Cell Count:         5335
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    52175.696870
  Noncombinational Area: 36013.998283
  Buf/Inv Area:           4228.009533
  Total Buffer Area:           231.00
  Total Inverter Area:        3997.01
  Macro/Black Box Area:      0.000000
  Net Area:                892.232085
  Net XLength        :      484080.50
  Net YLength        :      540850.44
  -----------------------------------
  Cell Area:             88189.695153
  Design Area:           89081.927238
  Net Length        :      1024930.94


  Design Rules
  -----------------------------------
  Total Number of Nets:         30316
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              107.72
  -----------------------------------------
  Overall Compile Time:              108.93
  Overall Compile Wall Clock Time:   109.23

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.40  TNS: 650.17  Number of Violating Paths: 2969  (with Crosstalk delta delays)
  Design  WNS: 0.40  TNS: 650.17  Number of Violating Paths: 2969  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.3980 TNS: 650.1749  Number of Violating Path: 2969
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 2 
1
# Intermediate Save
save_mw_cel -as 01_before_shield
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named 01_before_shield. (UIG-5)
1
puts "SEC_INFO: CEL was saved. You can open CEL with read_only !!"
SEC_INFO: CEL was saved. You can open CEL with read_only !!
# Shielding
create_zrt_shield -with ground $MW_R_GROUND_NET -ignore_shielding_net_pins true
Error: extra positional option 'VSS' (CMD-012)
set_route_zrt_common_options -reshield_modified_nets reshield
1
# Set variable after shielding
set_extraction_options -virtual_shield_extraction FALSE
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4


Start checking for open nets ... 

Total number of nets = 30092, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 30092 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   74  Alloctr   75  Proc 2656 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	11/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	0
Checked	15/81 Partitions, Violations =	0
Checked	20/81 Partitions, Violations =	0
Checked	21/81 Partitions, Violations =	0
Checked	24/81 Partitions, Violations =	0
Checked	28/81 Partitions, Violations =	0
Checked	30/81 Partitions, Violations =	0
Checked	33/81 Partitions, Violations =	0
Checked	37/81 Partitions, Violations =	0
Checked	39/81 Partitions, Violations =	0
Checked	42/81 Partitions, Violations =	0
Checked	46/81 Partitions, Violations =	0
Checked	48/81 Partitions, Violations =	0
Checked	51/81 Partitions, Violations =	0
Checked	55/81 Partitions, Violations =	3
Checked	57/81 Partitions, Violations =	3
Checked	60/81 Partitions, Violations =	3
Checked	64/81 Partitions, Violations =	3
Checked	66/81 Partitions, Violations =	3
Checked	69/81 Partitions, Violations =	3
[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc   68 
[DRC CHECK] Total (MB): Used   90  Alloctr   91  Proc 2724 
Start net based rule analysis
Antenna DRC for net khu_sensor_top/ads1292_filter/n308; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U106; master port B
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08300000; allowed ratio/ratio 100.00000000/124.74698639
Antenna DRC for net khu_sensor_top/ads1292_filter/n302; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U809; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08500000; allowed ratio/ratio 100.00000000/100.18823242
Antenna DRC for net n4; Net top lay MET3
	ICell pad5; master port A
		Antenna/diode mode 1/2; wlay MET2; gArea 0.02000000; allowed ratio/ratio 100.00000000/1620.59997559
		Antenna/diode mode 1/2; wlay MET3; gArea 0.02000000; allowed ratio/ratio 100.00000000/104.59999847
Found 3 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   91  Alloctr   92  Proc 2724 
Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Min-max layer : 1
	Short : 1


Total Wire Length =                    1001343 micron
Total Number of Contacts =             255054
Total Number of Wires =                217844
Total Number of PtConns =              877
Total Number of Routed Wires =       217844
Total Routed Wire Length =           1001115 micron
Total Number of Routed Contacts =       255054
	Layer           MET1 :      13756 micron
	Layer           MET2 :     289477 micron
	Layer           MET3 :     443702 micron
	Layer           MET4 :     254402 micron
	Layer           MET5 :          7 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via            VIA34 :        783
	Via        VIA34_1x2 :       4694
	Via   VIA34(rot)_1x2 :         43
	Via        VIA34_2x1 :      27486
	Via            VIA23 :       3556
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      71396
	Via   VIA23(rot)_2x1 :          9
	Via   VIA23(rot)_1x2 :        327
	Via        VIA23_2x1 :      32383
	Via            VIA12 :      78379
	Via       VIA12(rot) :       3010
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       5487
	Via   VIA12(rot)_1x2 :       8380
	Via   VIA12(rot)_2x1 :       2749
	Via        VIA12_1x2 :      16365

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.39% (169321 / 255054 vias)
 
    Layer VIA1       = 28.84% (32983  / 114372  vias)
        Weight 1     = 28.84% (32983   vias)
        Un-optimized = 71.16% (81389   vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
        Weight 1     = 96.69% (104115  vias)
        Un-optimized =  3.31% (3560    vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
        Weight 1     = 97.63% (32223   vias)
        Un-optimized =  2.37% (783     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
  Total double via conversion rate    = 66.39% (169319 / 255054 vias)
 
    Layer VIA1       = 28.84% (32981  / 114372  vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 66.39% (169321 / 255054 vias)
 
    Layer VIA1       = 28.84% (32983  / 114372  vias)
        Weight 1     = 28.84% (32983   vias)
        Un-optimized = 71.16% (81389   vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
        Weight 1     = 96.69% (104115  vias)
        Un-optimized =  3.31% (3560    vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
        Weight 1     = 97.63% (32223   vias)
        Un-optimized =  2.37% (783     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 


Verify Summary:

Total number of nets = 30092, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2
Total number of antenna violations = 4
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.46 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep 12 02:49:30 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.24% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.15       3.15      
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_2_/CK (fds2eqd1_hd)
                                                          0.00       3.15 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_2_/Q (fds2eqd1_hd)
                                                          0.60 @     3.75 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U520/Y (ivd1_hd)
                                                          0.26 @     4.01 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U11/Y (nd2d1_hd)
                                                          0.44 @     4.45 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U510/Y (nr2d1_hd)
                                                          0.30 @     4.76 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U12/Y (nd2d1_hd)
                                                          0.56 @     5.32 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place122/Y (ivd4_hd)
                                                          0.59 @     5.90 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U39/Y (scg2d2_hd)
                                                          0.42 @     6.32 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/DP_OP_102_143_9311_U11/CO (fad1_hd)
                                                          0.63 @     6.95 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/DP_OP_102_143_9311_U10/CO (fad1_hd)
                                                          0.40 @     7.35 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/DP_OP_102_143_9311_U9/CO (fad1_hd)
                                                          0.40 @     7.75 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/DP_OP_102_143_9311_U8/CO (fad1_hd)
                                                          0.38 @     8.13 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/DP_OP_102_143_9311_U7/CO (fad1_hd)
                                                          0.47 @     8.60 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U48/Y (nd2d1_hd)
                                                          0.18 @     8.77 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U47/Y (clkxo2d2_hd)
                                                          0.36 @     9.14 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U301/Y (scg6d1_hd)
                                                          0.35 @     9.49 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_9_0)
                                                          0.00       9.49 f    
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg_0/latch/EN (cglpd1_hd)
                                                          0.00 @     9.49 f    1.05
  data arrival time                                                  9.49      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (propagated)                        2.72      14.72      
  clock reconvergence pessimism                           0.18      14.90      
  clock uncertainty                                      -0.19      14.71      
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      14.71 r    
  clock gating setup time                                -0.05      14.66      
  data required time                                                14.66      
  ------------------------------------------------------------------------------------
  data required time                                                14.66      
  data arrival time                                                 -9.49      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        5.17      


  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (ideal)                             0.75      12.75      
  input external delay                                    0.35      13.10 f    
  UART_RXD (in)                                           0.00      13.10 f    
  pad29/Y (phic_p)                                        1.58 @    14.68 f    1.05
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00      14.68 f    
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00      14.68 f    
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00      14.68 f    
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (fd3qd1_hd)
                                                          0.01 @    14.69 f    1.05
  data arrival time                                                 14.69      

  clock clk_half (rise edge)                             24.00      24.00      
  clock network delay (propagated)                        1.06      25.06      
  clock reconvergence pessimism                           0.00      25.06      
  clock uncertainty                                      -0.38      24.68      
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00      24.68 r    
  library setup time                                     -0.10      24.58      
  data required time                                                24.58      
  ------------------------------------------------------------------------------------
  data required time                                                24.58      
  data arrival time                                                -14.69      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        9.89      


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_RESET
            (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.13       3.13      
  khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg/CK (fd3qd1_hd)
                                                          0.00       3.13 r    1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg/Q (fd3qd1_hd)
                                                          0.46 @     3.60 r    1.05
  khu_sensor_top/ads1292_controller/icc_place15/Y (ivd1_hd)
                                                          0.08 @     3.67 f    1.05
  khu_sensor_top/ads1292_controller/OUT0 (ads1292_controller)
                                                          0.00       3.67 f    
  khu_sensor_top/OUT1 (khu_sensor_top)                    0.00       3.67 f    
  icc_place6/Y (ivd2_hd)                                  0.32 @     3.99 r    1.05
  icc_place7/Y (ivd4_hd)                                  0.36 @     4.35 f    1.05
  icc_place8/Y (ivd2_hd)                                  0.52 @     4.87 r    1.05
  pad3/PAD (phob12_p)                                     2.91 @     7.78 r    1.05
  ADS1292_RESET (out)                                     0.00       7.78 r    
  data arrival time                                                  7.78      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (ideal)                             0.75      12.75      
  clock reconvergence pessimism                           0.00      12.75      
  clock uncertainty                                      -0.19      12.56      
  output external delay                                  -0.50      12.06      
  data required time                                                12.06      
  ------------------------------------------------------------------------------------
  data required time                                                12.06      
  data arrival time                                                 -7.78      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.27      


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.12       3.12      
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_0_/CK (fd4qd1_hd)
                                                          0.00       3.12 r    1.05
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_0_/Q (fd4qd1_hd)
                                                          0.66 @     3.78 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/A[0] (ads1292_controller_DW01_inc_0)
                                                          0.00       3.78 r    
  khu_sensor_top/ads1292_controller/add_x_2/U31/CO (had1_hd)
                                                          0.35 @     4.13 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U30/CO (had1_hd)
                                                          0.31 @     4.44 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U29/CO (had1_hd)
                                                          0.29 @     4.72 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U28/CO (had1_hd)
                                                          0.27 @     4.99 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U27/CO (had1_hd)
                                                          0.25 @     5.23 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U26/CO (had1_hd)
                                                          0.25 @     5.48 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U25/CO (had1_hd)
                                                          0.26 @     5.74 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U24/CO (had1_hd)
                                                          0.24 @     5.98 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U23/CO (had1_hd)
                                                          0.24 @     6.22 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U22/CO (had1_hd)
                                                          0.24 @     6.46 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U21/CO (had1_hd)
                                                          0.24 @     6.70 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U20/CO (had1_hd)
                                                          0.26 @     6.97 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U19/CO (had1_hd)
                                                          0.25 @     7.22 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U18/CO (had1_hd)
                                                          0.24 @     7.46 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U17/CO (had1_hd)
                                                          0.26 @     7.72 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U16/CO (had1_hd)
                                                          0.25 @     7.97 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U15/CO (had1_hd)
                                                          0.25 @     8.22 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U14/CO (had1_hd)
                                                          0.25 @     8.48 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U13/CO (had1_hd)
                                                          0.26 @     8.74 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U12/CO (had1_hd)
                                                          0.26 @     9.00 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U11/CO (had1_hd)
                                                          0.27 @     9.27 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U10/CO (had1_hd)
                                                          0.27 @     9.53 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U9/CO (had1_hd)
                                                          0.25 @     9.78 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U8/CO (had1_hd)
                                                          0.28 @    10.06 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U7/CO (had1_hd)
                                                          0.26 @    10.32 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U6/CO (had1_hd)
                                                          0.24 @    10.57 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U5/CO (had1_hd)
                                                          0.25 @    10.82 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U4/CO (had1_hd)
                                                          0.25 @    11.06 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U3/CO (had1_hd)
                                                          0.24 @    11.30 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U2/CO (had1_hd)
                                                          0.23 @    11.53 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U35/Y (clkxo2d2_hd)
                                                          0.34 @    11.87 f    1.05
  khu_sensor_top/ads1292_controller/add_x_2/SUM[31] (ads1292_controller_DW01_inc_0)
                                                          0.00      11.87 f    
  khu_sensor_top/ads1292_controller/U63/Y (scg2d2_hd)     0.31 @    12.18 f    1.05
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_31_/D (fd4qd1_hd)
                                                          0.00 @    12.18 f    1.05
  data arrival time                                                 12.18      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (propagated)                        2.79      14.79      
  clock reconvergence pessimism                           0.32      15.10      
  clock uncertainty                                      -0.19      14.91      
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_31_/CK (fd4qd1_hd)
                                                          0.00      14.91 r    
  library setup time                                     -0.05      14.86      
  data required time                                                14.86      
  ------------------------------------------------------------------------------------
  data required time                                                14.86      
  data arrival time                                                -12.18      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        2.68      


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_data_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (propagated)                        3.12      15.12      
  khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/CK (fd4qd1_hd)
                                                          0.00      15.12 r    1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/Q (fd4qd1_hd)
                                                          0.77 @    15.89 r    1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_BUSY (ads1292_controller)
                                                          0.00      15.89 r    
  khu_sensor_top/sensor_core/i_ADS1292_BUSY (sensor_core)
                                                          0.00      15.89 r    
  khu_sensor_top/sensor_core/U470/Y (scg17d1_hd)          0.84 @    16.74 r    1.05
  khu_sensor_top/sensor_core/U468/Y (nr2ad1_hd)           0.64 @    17.37 f    1.05
  khu_sensor_top/sensor_core/U214/Y (scg2d2_hd)           0.42 @    17.79 f    1.05
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_0_/D (fd4qd1_hd)
                                                          0.02 @    17.80 f    1.05
  data arrival time                                                 17.80      

  clock clk_half (rise edge)                             24.00      24.00      
  clock network delay (propagated)                        1.07      25.07      
  clock reconvergence pessimism                           0.21      25.29      
  clock uncertainty                                      -0.38      24.90      
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_0_/CK (fd4qd1_hd)
                                                          0.00      24.90 r    
  library setup time                                     -0.05      24.85      
  data required time                                                24.85      
  ------------------------------------------------------------------------------------
  data required time                                                24.85      
  data arrival time                                                -17.80      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.04      


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_17_/CK
            (internal path endpoint)
  Scenario: func1_wst
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r    
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_float_adder_1_0_0)
                                                          0.00       0.00 r    
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place19/Y (ivd4_hd)
                                                          0.19 @     0.19 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place20/Y (ivd4_hd)
                                                          0.21 @     0.40 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_17_/CK (fd3qd1_hd)
                                                          0.00 @     0.40 r    1.05
  data arrival time                                                  0.40      

  max_delay                                               0.00       0.00      
  output external delay                                   0.00       0.00      
  data required time                                                 0.00      
  ------------------------------------------------------------------------------------
  data required time                                                 0.00      
  data arrival time                                                 -0.40      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   81  Alloctr   81  Proc    0 
[Dr init] Total (MB): Used   88  Alloctr   89  Proc 2724 
Total number of nets = 30092, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 31

Start DR iteration 31: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 31] Elapsed real time: 0:00:03 
[Iter 31] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 31] Stage (MB): Used   89  Alloctr   88  Proc    0 
[Iter 31] Total (MB): Used   95  Alloctr   96  Proc 2724 

End DR iteration 31 with 1 parts

Start DR iteration 32: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 32] Elapsed real time: 0:00:03 
[Iter 32] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 32] Stage (MB): Used   89  Alloctr   88  Proc    0 
[Iter 32] Total (MB): Used   95  Alloctr   96  Proc 2724 

End DR iteration 32 with 1 parts

Start DR iteration 33: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 33] Elapsed real time: 0:00:03 
[Iter 33] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 33] Stage (MB): Used   89  Alloctr   88  Proc    0 
[Iter 33] Total (MB): Used   95  Alloctr   96  Proc 2724 

End DR iteration 33 with 1 parts

Start DR iteration 34: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 34] Elapsed real time: 0:00:03 
[Iter 34] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 34] Stage (MB): Used   89  Alloctr   88  Proc    0 
[Iter 34] Total (MB): Used   95  Alloctr   96  Proc 2724 

End DR iteration 34 with 1 parts

Start DR iteration 35: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 35] Elapsed real time: 0:00:03 
[Iter 35] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 35] Stage (MB): Used   89  Alloctr   88  Proc    0 
[Iter 35] Total (MB): Used   95  Alloctr   96  Proc 2724 

End DR iteration 35 with 1 parts

Stop DR since not converging

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used   77  Alloctr   77  Proc    0 
[DR] Total (MB): Used   84  Alloctr   85  Proc 2724 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used   77  Alloctr   77  Proc    0 
[DR: Done] Total (MB): Used   84  Alloctr   85  Proc 2724 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)

DR finished with 2 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Min-max layer : 1
	Short : 1



Total Wire Length =                    1001343 micron
Total Number of Contacts =             255054
Total Number of Wires =                217580
Total Number of PtConns =              876
Total Number of Routed Wires =       217580
Total Routed Wire Length =           1001115 micron
Total Number of Routed Contacts =       255054
	Layer           MET1 :      13756 micron
	Layer           MET2 :     289477 micron
	Layer           MET3 :     443702 micron
	Layer           MET4 :     254402 micron
	Layer           MET5 :          7 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via            VIA34 :        783
	Via        VIA34_1x2 :       4694
	Via   VIA34(rot)_1x2 :         43
	Via        VIA34_2x1 :      27486
	Via            VIA23 :       3556
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      71396
	Via   VIA23(rot)_2x1 :          9
	Via   VIA23(rot)_1x2 :        327
	Via        VIA23_2x1 :      32383
	Via            VIA12 :      78379
	Via       VIA12(rot) :       3010
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       5487
	Via   VIA12(rot)_1x2 :       8380
	Via   VIA12(rot)_2x1 :       2749
	Via        VIA12_1x2 :      16365

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.39% (169321 / 255054 vias)
 
    Layer VIA1       = 28.84% (32983  / 114372  vias)
        Weight 1     = 28.84% (32983   vias)
        Un-optimized = 71.16% (81389   vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
        Weight 1     = 96.69% (104115  vias)
        Un-optimized =  3.31% (3560    vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
        Weight 1     = 97.63% (32223   vias)
        Un-optimized =  2.37% (783     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
  Total double via conversion rate    = 66.39% (169319 / 255054 vias)
 
    Layer VIA1       = 28.84% (32981  / 114372  vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 66.39% (169321 / 255054 vias)
 
    Layer VIA1       = 28.84% (32983  / 114372  vias)
        Weight 1     = 28.84% (32983   vias)
        Un-optimized = 71.16% (81389   vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
        Weight 1     = 96.69% (104115  vias)
        Un-optimized =  3.31% (3560    vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
        Weight 1     = 97.63% (32223   vias)
        Un-optimized =  2.37% (783     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 

Total number of nets = 30092
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# incremental route optimization 2
route_opt -incremental -size_only
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Size_only                             : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.49 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep 12 02:50:07 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          6.34
  Critical Path Slack:           5.17
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.59
  Critical Path Slack:           9.89
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          4.65
  Critical Path Slack:           4.27
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          9.06
  Critical Path Slack:           2.68
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          2.68
  Critical Path Slack:           7.04
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.40
  Critical Path Slack:          -0.40
  Critical Path Clk Period:       n/a
  Total Negative Slack:       -651.02
  No. of Violating Paths:     2969.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        232
  Hierarchical Port Count:       6201
  Leaf Cell Count:              28171
  Buf/Inv Cell Count:            4514
  Buf Cell Count:                 162
  Inv Cell Count:                4352
  CT Buf/Inv Cell Count:          132
  Combinational Cell Count:     22836
  Sequential Cell Count:         5335
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    52175.696870
  Noncombinational Area: 36013.998283
  Buf/Inv Area:           4228.009533
  Total Buffer Area:           231.00
  Total Inverter Area:        3997.01
  Macro/Black Box Area:      0.000000
  Net Area:                892.232085
  Net XLength        :      484086.91
  Net YLength        :      540847.75
  -----------------------------------
  Cell Area:             88189.695153
  Design Area:           89081.927238
  Net Length        :      1024934.62


  Design Rules
  -----------------------------------
  Total Number of Nets:         30316
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              107.72
  -----------------------------------------
  Overall Compile Time:              108.93
  Overall Compile Wall Clock Time:   109.23

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.40  TNS: 651.02  Number of Violating Paths: 2969  (with Crosstalk delta delays)
  Design  WNS: 0.40  TNS: 651.02  Number of Violating Paths: 2969  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.3976 TNS: 651.0169  Number of Violating Path: 2969
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 2 
ROPT:    Running Incremental Optimization Stage             Sat Sep 12 02:50:07 2020

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Scenario: func1_wst   WNS: 0.40  TNS: 651.02  Number of Violating Paths: 2969  (with Crosstalk delta delays)
  Design  WNS: 0.40  TNS: 651.02  Number of Violating Paths: 2969  (with Crosstalk delta delays)

  Nets with DRC Violations: 0
  Total moveable cell area: 329926.6
  Total fixed cell area: 452467.5
  Total physical cell area: 782394.1
  Core area: (187620 187620 1008220 1004820)



  Scenario: func1_wst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep 12 02:50:21 2020
****************************************
Std cell utilization: 62.49%  (264569/(423355-0))
(Non-fixed + Fixed)
Std cell utilization: 56.75%  (208287/(423355-56356))
(Non-fixed only)
Chip area:            423355   sites, bbox (187.62 187.62 1008.22 1004.82) um
Std cell area:        264569   sites, (non-fixed:208287 fixed:56282)
                      28127    cells, (non-fixed:25646  fixed:2481)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      56356    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       121 
Avg. std cell width:  3.79 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 227)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep 12 02:50:21 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---

Total 0 (out of 25646) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep 12 02:50:21 2020
****************************************

No cell displacement.

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Sat Sep 12 02:50:23 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Sat Sep 12 02:50:25 2020

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
[ECO: Extraction] Elapsed real time: 0:00:03 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Extraction] Stage (MB): Used   67  Alloctr   67  Proc    0 
[ECO: Extraction] Total (MB): Used   75  Alloctr   76  Proc 2724 
Num of eco nets = 30092
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used   70  Alloctr   70  Proc    0 
[ECO: Init] Total (MB): Used   78  Alloctr   79  Proc 2724 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                


Begin ECO DRC check ...

Checked	1/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	9/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	0
Checked	15/81 Partitions, Violations =	0
Checked	18/81 Partitions, Violations =	0
Checked	21/81 Partitions, Violations =	0
Checked	24/81 Partitions, Violations =	0
Checked	27/81 Partitions, Violations =	0
Checked	30/81 Partitions, Violations =	0
Checked	33/81 Partitions, Violations =	0
Checked	36/81 Partitions, Violations =	0
Checked	39/81 Partitions, Violations =	0
Checked	42/81 Partitions, Violations =	0
Checked	45/81 Partitions, Violations =	0
Checked	48/81 Partitions, Violations =	0
Checked	51/81 Partitions, Violations =	0
Checked	54/81 Partitions, Violations =	0
Checked	57/81 Partitions, Violations =	3
Checked	60/81 Partitions, Violations =	3
Checked	63/81 Partitions, Violations =	3
Checked	66/81 Partitions, Violations =	3
Checked	69/81 Partitions, Violations =	3
Checked	72/81 Partitions, Violations =	3
Checked	75/81 Partitions, Violations =	3
Checked	78/81 Partitions, Violations =	3
Checked	81/81 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3

[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   97  Alloctr   98  Proc 2724 

Total Wire Length =                    1001343 micron
Total Number of Contacts =             255054
Total Number of Wires =                217819
Total Number of PtConns =              875
Total Number of Routed Wires =       217819
Total Routed Wire Length =           1001115 micron
Total Number of Routed Contacts =       255054
	Layer           MET1 :      13756 micron
	Layer           MET2 :     289477 micron
	Layer           MET3 :     443702 micron
	Layer           MET4 :     254402 micron
	Layer           MET5 :          7 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via            VIA34 :        783
	Via        VIA34_2x1 :      27486
	Via   VIA34(rot)_1x2 :         43
	Via        VIA34_1x2 :       4694
	Via            VIA23 :       3556
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      71396
	Via   VIA23(rot)_2x1 :          9
	Via   VIA23(rot)_1x2 :        327
	Via        VIA23_2x1 :      32383
	Via            VIA12 :      78379
	Via       VIA12(rot) :       3010
	Via      FVIA12(rot) :          2
	Via   VIA12(rot)_2x1 :       2749
	Via        VIA12_1x2 :      16365
	Via        VIA12_2x1 :       5487
	Via   VIA12(rot)_1x2 :       8380

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.39% (169321 / 255054 vias)
 
    Layer VIA1       = 28.84% (32983  / 114372  vias)
        Weight 1     = 28.84% (32983   vias)
        Un-optimized = 71.16% (81389   vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
        Weight 1     = 96.69% (104115  vias)
        Un-optimized =  3.31% (3560    vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
        Weight 1     = 97.63% (32223   vias)
        Un-optimized =  2.37% (783     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
  Total double via conversion rate    = 66.39% (169319 / 255054 vias)
 
    Layer VIA1       = 28.84% (32981  / 114372  vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 66.39% (169321 / 255054 vias)
 
    Layer VIA1       = 28.84% (32983  / 114372  vias)
        Weight 1     = 28.84% (32983   vias)
        Un-optimized = 71.16% (81389   vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
        Weight 1     = 96.69% (104115  vias)
        Un-optimized =  3.31% (3560    vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
        Weight 1     = 97.63% (32223   vias)
        Un-optimized =  2.37% (783     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
Total number of nets = 30092, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 0] Total (MB): Used   97  Alloctr   98  Proc 2724 

End DR iteration 0 with 1 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 1] Elapsed real time: 0:00:12 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 1] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 1] Total (MB): Used   97  Alloctr   98  Proc 2724 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 2] Elapsed real time: 0:00:12 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 2] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 2] Total (MB): Used   97  Alloctr   98  Proc 2724 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 3] Elapsed real time: 0:00:12 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 3] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 3] Total (MB): Used   97  Alloctr   98  Proc 2724 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 4] Elapsed real time: 0:00:12 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 4] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 4] Total (MB): Used   97  Alloctr   98  Proc 2724 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)

DR finished with 2 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Min-max layer : 1
	Short : 1


Total Wire Length =                    1001343 micron
Total Number of Contacts =             255054
Total Number of Wires =                217821
Total Number of PtConns =              875
Total Number of Routed Wires =       217821
Total Routed Wire Length =           1001115 micron
Total Number of Routed Contacts =       255054
	Layer           MET1 :      13756 micron
	Layer           MET2 :     289477 micron
	Layer           MET3 :     443702 micron
	Layer           MET4 :     254402 micron
	Layer           MET5 :          7 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via            VIA34 :        783
	Via        VIA34_2x1 :      27486
	Via   VIA34(rot)_1x2 :         43
	Via        VIA34_1x2 :       4694
	Via            VIA23 :       3556
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      71396
	Via   VIA23(rot)_2x1 :          9
	Via   VIA23(rot)_1x2 :        327
	Via        VIA23_2x1 :      32383
	Via            VIA12 :      78379
	Via       VIA12(rot) :       3010
	Via      FVIA12(rot) :          2
	Via   VIA12(rot)_2x1 :       2749
	Via        VIA12_1x2 :      16365
	Via        VIA12_2x1 :       5487
	Via   VIA12(rot)_1x2 :       8380

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.39% (169321 / 255054 vias)
 
    Layer VIA1       = 28.84% (32983  / 114372  vias)
        Weight 1     = 28.84% (32983   vias)
        Un-optimized = 71.16% (81389   vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
        Weight 1     = 96.69% (104115  vias)
        Un-optimized =  3.31% (3560    vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
        Weight 1     = 97.63% (32223   vias)
        Un-optimized =  2.37% (783     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
  Total double via conversion rate    = 66.39% (169319 / 255054 vias)
 
    Layer VIA1       = 28.84% (32981  / 114372  vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 66.39% (169321 / 255054 vias)
 
    Layer VIA1       = 28.84% (32983  / 114372  vias)
        Weight 1     = 28.84% (32983   vias)
        Un-optimized = 71.16% (81389   vias)
    Layer VIA2       = 96.69% (104115 / 107675  vias)
        Weight 1     = 96.69% (104115  vias)
        Un-optimized =  3.31% (3560    vias)
    Layer VIA3       = 97.63% (32223  / 33006   vias)
        Weight 1     = 97.63% (32223   vias)
        Un-optimized =  2.37% (783     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:12 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   90  Alloctr   91  Proc 2724 

Begin timing soft drc check ...

Created 542 soft drcs

Information: Merged away 64 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	480
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   90  Alloctr   91  Proc 2724 
Total number of nets = 30092, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/52 Partitions, Violations =	2
Routed	2/52 Partitions, Violations =	2
Routed	3/52 Partitions, Violations =	2
Routed	4/52 Partitions, Violations =	2
Routed	5/52 Partitions, Violations =	2
Routed	6/52 Partitions, Violations =	2
Routed	7/52 Partitions, Violations =	2
Routed	8/52 Partitions, Violations =	2
Routed	9/52 Partitions, Violations =	2
Routed	10/52 Partitions, Violations =	2
Routed	11/52 Partitions, Violations =	2
Routed	12/52 Partitions, Violations =	7
Routed	13/52 Partitions, Violations =	8
Routed	14/52 Partitions, Violations =	8
Routed	15/52 Partitions, Violations =	8
Routed	16/52 Partitions, Violations =	8
Routed	17/52 Partitions, Violations =	8
Routed	18/52 Partitions, Violations =	8
Routed	19/52 Partitions, Violations =	8
Routed	20/52 Partitions, Violations =	8
Routed	21/52 Partitions, Violations =	8
Routed	22/52 Partitions, Violations =	8
Routed	23/52 Partitions, Violations =	9
Routed	24/52 Partitions, Violations =	9
Routed	25/52 Partitions, Violations =	9
Routed	26/52 Partitions, Violations =	9
Routed	27/52 Partitions, Violations =	9
Routed	28/52 Partitions, Violations =	9
Routed	29/52 Partitions, Violations =	9
Routed	30/52 Partitions, Violations =	9
Routed	31/52 Partitions, Violations =	9
Routed	32/52 Partitions, Violations =	10
Routed	33/52 Partitions, Violations =	10
Routed	34/52 Partitions, Violations =	10
Routed	35/52 Partitions, Violations =	10
Routed	36/52 Partitions, Violations =	10
Routed	37/52 Partitions, Violations =	10
Routed	38/52 Partitions, Violations =	10
Routed	39/52 Partitions, Violations =	12
Routed	40/52 Partitions, Violations =	12
Routed	41/52 Partitions, Violations =	11
Routed	42/52 Partitions, Violations =	11
Routed	43/52 Partitions, Violations =	11
Routed	44/52 Partitions, Violations =	11
Routed	45/52 Partitions, Violations =	11
Routed	46/52 Partitions, Violations =	12
Routed	47/52 Partitions, Violations =	12
Routed	48/52 Partitions, Violations =	12
Routed	49/52 Partitions, Violations =	11
Routed	50/52 Partitions, Violations =	11
Routed	51/52 Partitions, Violations =	11
Routed	52/52 Partitions, Violations =	11

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	40
	Min-max layer : 1
	Same net spacing : 2
	Same net via-cut spacing : 1
	Short : 1
	Soft spacing (shielding) : 1
	Internal Soft Spacing types : 29

[Iter 0] Elapsed real time: 0:00:15 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 0] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Iter 0] Total (MB): Used   98  Alloctr   99  Proc 2724 

End DR iteration 0 with 52 parts

Start DR iteration 1: non-uniform partition
Routed	1/4 Partitions, Violations =	11
Routed	2/4 Partitions, Violations =	11
Routed	3/4 Partitions, Violations =	11
Routed	4/4 Partitions, Violations =	11

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	35
	Min-max layer : 1
	Same net spacing : 2
	Same net via-cut spacing : 1
	Short : 1
	Soft spacing (shielding) : 1
	Internal Soft Spacing types : 24

[Iter 1] Elapsed real time: 0:00:15 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 1] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Iter 1] Total (MB): Used   98  Alloctr   99  Proc 2724 

End DR iteration 1 with 4 parts

Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)
Stop DR since reached max number of iterations


Begin revisit internal-only type DRCs ...

Checked	1/5 Partitions, Violations =	9
Checked	2/5 Partitions, Violations =	11
Checked	3/5 Partitions, Violations =	10
Checked	4/5 Partitions, Violations =	9
Checked	5/5 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	8

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used   98  Alloctr   99  Proc 2724 
[DR] Elapsed real time: 0:00:15 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DR] Stage (MB): Used    7  Alloctr    7  Proc    0 
[DR] Total (MB): Used   85  Alloctr   87  Proc 2724 
[DR: Done] Elapsed real time: 0:00:15 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DR: Done] Stage (MB): Used    7  Alloctr    7  Proc    0 
[DR: Done] Total (MB): Used   85  Alloctr   87  Proc 2724 
Information: Merged away 3 aligned/redundant DRCs. (ZRT-305)


Finished timing optimization in DR ...



Begin DRC fixing after timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:15 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   89  Alloctr   91  Proc 2724 
Total number of nets = 30092, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/3 Partitions, Violations =	6
Routed	2/3 Partitions, Violations =	4
Routed	3/3 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 0] Elapsed real time: 0:00:15 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 0] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 0] Total (MB): Used   97  Alloctr   98  Proc 2724 

End DR iteration 0 with 3 parts

Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)
[DR] Elapsed real time: 0:00:15 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DR] Stage (MB): Used    6  Alloctr    7  Proc    0 
[DR] Total (MB): Used   85  Alloctr   86  Proc 2724 
[DR: Done] Elapsed real time: 0:00:15 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DR: Done] Stage (MB): Used    6  Alloctr    7  Proc    0 
[DR: Done] Total (MB): Used   85  Alloctr   86  Proc 2724 

Nets that have been changed:
Net 1 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_m_reg_1/n3
Net 2 = khu_sensor_top/ads1292_filter/iir_lpf/add/n162
Net 3 = khu_sensor_top/ads1292_filter/iir_lpf/add/n174
Net 4 = khu_sensor_top/ads1292_filter/iir_lpf/add/n197
Net 5 = khu_sensor_top/ads1292_filter/iir_lpf/add/n9
Net 6 = khu_sensor_top/ads1292_filter/iir_lpf/add/n10
Net 7 = khu_sensor_top/ads1292_filter/iir_lpf/add/n11
Net 8 = khu_sensor_top/ads1292_filter/iir_lpf/add/n12
Net 9 = khu_sensor_top/ads1292_filter/iir_lpf/add/n13
Net 10 = khu_sensor_top/ads1292_filter/iir_lpf/add/n14
Net 11 = khu_sensor_top/ads1292_filter/iir_lpf/add/n16
Net 12 = khu_sensor_top/ads1292_filter/iir_lpf/add/n17
Net 13 = khu_sensor_top/ads1292_filter/iir_lpf/add/n22
Net 14 = khu_sensor_top/ads1292_filter/iir_lpf/add/n26
Net 15 = khu_sensor_top/ads1292_filter/iir_lpf/add/n27
Net 16 = khu_sensor_top/ads1292_filter/iir_lpf/add/n352
Net 17 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n153
Net 18 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n159
Net 19 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n203
Net 20 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n242
Net 21 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n243
Net 22 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n109
Net 23 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n125
Net 24 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n141
Net 25 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n274
Net 26 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n24
Net 27 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n25
Net 28 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n27
Net 29 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n22
Net 30 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n26
Net 31 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n341
Net 32 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n343
Net 33 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n360
Net 34 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n12
Net 35 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n13
Net 36 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n9
Net 37 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n10
Net 38 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n13
Net 39 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n14
Net 40 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n15
Net 41 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n16
Net 42 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n17
Net 43 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n19
Net 44 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n25
Net 45 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n27
Net 46 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n146
Net 47 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n228
Net 48 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n229
Net 49 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n22
Net 50 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n24
Net 51 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n14
Net 52 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n20
Net 53 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n21
Net 54 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n22
Net 55 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n24
Net 56 = khu_sensor_top/ads1292_filter/iir_hpf/add/n5
Net 57 = khu_sensor_top/ads1292_filter/iir_hpf/add/n8
Net 58 = khu_sensor_top/ads1292_filter/iir_hpf/add/n9
Net 59 = khu_sensor_top/ads1292_filter/iir_hpf/add/n10
Net 60 = khu_sensor_top/ads1292_filter/iir_hpf/add/n13
Net 61 = khu_sensor_top/ads1292_filter/iir_hpf/add/n24
Net 62 = khu_sensor_top/ads1292_filter/iir_hpf/add/n46
Net 63 = khu_sensor_top/ads1292_filter/iir_hpf/add/n105
Net 64 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n213
Net 65 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n231
Net 66 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n21
Net 67 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n22
Net 68 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n23
Net 69 = khu_sensor_top/ads1292_filter/iir_lpf/n766
Net 70 = khu_sensor_top/ads1292_filter/iir_lpf/n779
Net 71 = khu_sensor_top/ads1292_filter/iir_lpf/n691
Net 72 = khu_sensor_top/ads1292_filter/iir_lpf/n706
Net 73 = khu_sensor_top/ads1292_filter/iir_lpf/n676
Net 74 = khu_sensor_top/ads1292_filter/iir_notch/n1137
Net 75 = khu_sensor_top/CTS_245_GB
Net 76 = khu_sensor_top/ads1292_filter/iir_notch/n1040
Net 77 = khu_sensor_top/ads1292_filter/iir_notch/n974
Net 78 = khu_sensor_top/ads1292_filter/iir_notch/n992
Net 79 = khu_sensor_top/ads1292_filter/iir_notch/n1008
Net 80 = khu_sensor_top/ads1292_filter/iir_notch/n1009
Net 81 = khu_sensor_top/ads1292_filter/iir_notch/n948
Net 82 = VSS
Net 83 = VDD
Net 84 = khu_sensor_top/ads1292_filter/w_clk_p_G2B10I34
Net 85 = khu_sensor_top/ads1292_controller/n48
Net 86 = khu_sensor_top/ads1292_filter/iir_notch/n1178
Net 87 = khu_sensor_top/ads1292_filter/converter_i2f/z[14]
Net 88 = khu_sensor_top/ads1292_filter/converter_i2f/z_m[17]
Net 89 = khu_sensor_top/ads1292_filter/iir_lpf/n35
Net 90 = khu_sensor_top/ads1292_filter/iir_lpf/n230
Net 91 = khu_sensor_top/ads1292_filter/w_iir_lpf_y[21]
Net 92 = khu_sensor_top/ads1292_filter/w_iir_lpf_y[1]
Net 93 = khu_sensor_top/ads1292_filter/iir_lpf/r_x_data[1]
Net 94 = khu_sensor_top/ads1292_filter/iir_lpf/r_x_data[12]
Net 95 = khu_sensor_top/ads1292_filter/iir_lpf/add/n681
Net 96 = khu_sensor_top/ads1292_filter/iir_lpf/add/n677
Net 97 = khu_sensor_top/ads1292_filter/iir_lpf/add/sum[22]
Net 98 = khu_sensor_top/ads1292_filter/iir_lpf/add/n687
Net 99 = khu_sensor_top/ads1292_filter/iir_lpf/add/n679
Net 100 = khu_sensor_top/ads1292_filter/iir_lpf/w_add_AB_ACK
.... and 408 other nets
Total number of changed nets = 508 (out of 30092)

[DR: Done] Elapsed real time: 0:00:15 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DR: Done] Stage (MB): Used    6  Alloctr    7  Proc    0 
[DR: Done] Total (MB): Used   85  Alloctr   86  Proc 2724 
[ECO: DR] Elapsed real time: 0:00:19 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[ECO: DR] Stage (MB): Used   77  Alloctr   77  Proc    0 
[ECO: DR] Total (MB): Used   85  Alloctr   86  Proc 2724 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 2 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Min-max layer : 1
	Short : 1



Total Wire Length =                    1001465 micron
Total Number of Contacts =             255089
Total Number of Wires =                218153
Total Number of PtConns =              962
Total Number of Routed Wires =       218153
Total Routed Wire Length =           1001213 micron
Total Number of Routed Contacts =       255089
	Layer           MET1 :      13705 micron
	Layer           MET2 :     289251 micron
	Layer           MET3 :     443753 micron
	Layer           MET4 :     254749 micron
	Layer           MET5 :          7 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via            VIA34 :       1035
	Via        VIA34_2x1 :      27361
	Via   VIA34(rot)_1x2 :         42
	Via        VIA34_1x2 :       4679
	Via            VIA23 :       4076
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      71018
	Via   VIA23(rot)_2x1 :          9
	Via   VIA23(rot)_1x2 :        327
	Via        VIA23_2x1 :      32162
	Via            VIA12 :      78882
	Via       VIA12(rot) :       3240
	Via      FVIA12(rot) :          2
	Via   VIA12(rot)_2x1 :       2690
	Via        VIA12_1x2 :      16267
	Via        VIA12_2x1 :       5190
	Via   VIA12(rot)_1x2 :       8104

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.80% (167851 / 255089 vias)
 
    Layer VIA1       = 28.20% (32253  / 114375  vias)
        Weight 1     = 28.20% (32253   vias)
        Un-optimized = 71.80% (82122   vias)
    Layer VIA2       = 96.21% (103516 / 107596  vias)
        Weight 1     = 96.21% (103516  vias)
        Un-optimized =  3.79% (4080    vias)
    Layer VIA3       = 96.87% (32082  / 33117   vias)
        Weight 1     = 96.87% (32082   vias)
        Un-optimized =  3.13% (1035    vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
  Total double via conversion rate    = 65.80% (167849 / 255089 vias)
 
    Layer VIA1       = 28.20% (32251  / 114375  vias)
    Layer VIA2       = 96.21% (103516 / 107596  vias)
    Layer VIA3       = 96.87% (32082  / 33117   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 65.80% (167851 / 255089 vias)
 
    Layer VIA1       = 28.20% (32253  / 114375  vias)
        Weight 1     = 28.20% (32253   vias)
        Un-optimized = 71.80% (82122   vias)
    Layer VIA2       = 96.21% (103516 / 107596  vias)
        Weight 1     = 96.21% (103516  vias)
        Un-optimized =  3.79% (4080    vias)
    Layer VIA3       = 96.87% (32082  / 33117   vias)
        Weight 1     = 96.87% (32082   vias)
        Un-optimized =  3.13% (1035    vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 

Total number of nets = 30092
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1001465 micron
Total Number of Contacts =             255089
Total Number of Wires =                218153
Total Number of PtConns =              962
Total Number of Routed Wires =       218153
Total Routed Wire Length =           1001213 micron
Total Number of Routed Contacts =       255089
	Layer           MET1 :      13705 micron
	Layer           MET2 :     289251 micron
	Layer           MET3 :     443753 micron
	Layer           MET4 :     254749 micron
	Layer           MET5 :          7 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via            VIA34 :       1035
	Via        VIA34_2x1 :      27361
	Via   VIA34(rot)_1x2 :         42
	Via        VIA34_1x2 :       4679
	Via            VIA23 :       4076
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      71018
	Via   VIA23(rot)_2x1 :          9
	Via   VIA23(rot)_1x2 :        327
	Via        VIA23_2x1 :      32162
	Via            VIA12 :      78882
	Via       VIA12(rot) :       3240
	Via      FVIA12(rot) :          2
	Via   VIA12(rot)_2x1 :       2690
	Via        VIA12_1x2 :      16267
	Via        VIA12_2x1 :       5190
	Via   VIA12(rot)_1x2 :       8104

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.80% (167851 / 255089 vias)
 
    Layer VIA1       = 28.20% (32253  / 114375  vias)
        Weight 1     = 28.20% (32253   vias)
        Un-optimized = 71.80% (82122   vias)
    Layer VIA2       = 96.21% (103516 / 107596  vias)
        Weight 1     = 96.21% (103516  vias)
        Un-optimized =  3.79% (4080    vias)
    Layer VIA3       = 96.87% (32082  / 33117   vias)
        Weight 1     = 96.87% (32082   vias)
        Un-optimized =  3.13% (1035    vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
  Total double via conversion rate    = 65.80% (167849 / 255089 vias)
 
    Layer VIA1       = 28.20% (32251  / 114375  vias)
    Layer VIA2       = 96.21% (103516 / 107596  vias)
    Layer VIA3       = 96.87% (32082  / 33117   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 65.80% (167851 / 255089 vias)
 
    Layer VIA1       = 28.20% (32253  / 114375  vias)
        Weight 1     = 28.20% (32253   vias)
        Un-optimized = 71.80% (82122   vias)
    Layer VIA2       = 96.21% (103516 / 107596  vias)
        Weight 1     = 96.21% (103516  vias)
        Un-optimized =  3.79% (4080    vias)
    Layer VIA3       = 96.87% (32082  / 33117   vias)
        Weight 1     = 96.87% (32082   vias)
        Un-optimized =  3.13% (1035    vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 508 nets
[ECO: End] Elapsed real time: 0:00:19 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used    9  Alloctr   10  Proc 2724 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Sat Sep 12 02:50:45 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.44 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep 12 02:51:14 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          6.34
  Critical Path Slack:           5.17
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.59
  Critical Path Slack:           9.89
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          4.65
  Critical Path Slack:           4.27
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          9.06
  Critical Path Slack:           2.68
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          2.68
  Critical Path Slack:           7.04
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.39
  Critical Path Slack:          -0.39
  Critical Path Clk Period:       n/a
  Total Negative Slack:       -636.41
  No. of Violating Paths:     2969.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        232
  Hierarchical Port Count:       6201
  Leaf Cell Count:              28171
  Buf/Inv Cell Count:            4514
  Buf Cell Count:                 162
  Inv Cell Count:                4352
  CT Buf/Inv Cell Count:          132
  Combinational Cell Count:     22836
  Sequential Cell Count:         5335
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    52175.696870
  Noncombinational Area: 36013.998283
  Buf/Inv Area:           4228.009533
  Total Buffer Area:           231.00
  Total Inverter Area:        3997.01
  Macro/Black Box Area:      0.000000
  Net Area:                892.232085
  Net XLength        :      484065.03
  Net YLength        :      540846.88
  -----------------------------------
  Cell Area:             88189.695153
  Design Area:           89081.927238
  Net Length        :      1024911.88


  Design Rules
  -----------------------------------
  Total Number of Nets:         30316
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              117.04
  -----------------------------------------
  Overall Compile Time:              118.53
  Overall Compile Wall Clock Time:   118.84

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.39  TNS: 636.41  Number of Violating Paths: 2969  (with Crosstalk delta delays)
  Design  WNS: 0.39  TNS: 636.41  Number of Violating Paths: 2969  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.3936 TNS: 636.4054  Number of Violating Path: 2969
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 2 
1
# Use non-timing driven Duo. If not, runtime will be increased.
set_route_zrt_global_options -timing_driven false
1
set_route_zrt_track_options  -timing_driven false
1
set_route_zrt_detail_options -timing_driven false
1
# Insert duovia
insert_zrt_redundant_vias
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 false               
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   76  Alloctr   75  Proc    0 
[Dr init] Total (MB): Used   85  Alloctr   86  Proc 2724 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    ->  VIA12_2x1     VIA12_2x1(r)  VIA12_1x2     VIA12_1x2(r)

       VIA12(r) ->  VIA12_2x1     VIA12_2x1(r)  VIA12_1x2     VIA12_1x2(r)

       VIA23    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA23(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA34    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA34(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA45    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA45(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA56    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

       VIA56(r) ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)



	There were 71254 out of 104913 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:03 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Technology Processing] Stage (MB): Used   76  Alloctr   75  Proc    0 
[Technology Processing] Total (MB): Used   85  Alloctr   86  Proc 2724 

Begin Redundant via insertion ...

Routed	2/81 Partitions, Violations =	2
Routed	3/81 Partitions, Violations =	2
Routed	4/81 Partitions, Violations =	2
Routed	5/81 Partitions, Violations =	2
Routed	6/81 Partitions, Violations =	2
Routed	7/81 Partitions, Violations =	2
Routed	11/81 Partitions, Violations =	3
Routed	12/81 Partitions, Violations =	3
Routed	13/81 Partitions, Violations =	3
Routed	14/81 Partitions, Violations =	3
Routed	15/81 Partitions, Violations =	3
Routed	16/81 Partitions, Violations =	3
Routed	17/81 Partitions, Violations =	3
Routed	20/81 Partitions, Violations =	3
Routed	21/81 Partitions, Violations =	3
Routed	22/81 Partitions, Violations =	3
Routed	23/81 Partitions, Violations =	3
Routed	24/81 Partitions, Violations =	3
Routed	25/81 Partitions, Violations =	3
Routed	26/81 Partitions, Violations =	3
Routed	28/81 Partitions, Violations =	3
Routed	29/81 Partitions, Violations =	3
Routed	30/81 Partitions, Violations =	3
Routed	31/81 Partitions, Violations =	3
Routed	32/81 Partitions, Violations =	3
Routed	33/81 Partitions, Violations =	3
Routed	34/81 Partitions, Violations =	3
Routed	35/81 Partitions, Violations =	3
Routed	37/81 Partitions, Violations =	3
Routed	38/81 Partitions, Violations =	3
Routed	39/81 Partitions, Violations =	3
Routed	40/81 Partitions, Violations =	3
Routed	41/81 Partitions, Violations =	3
Routed	42/81 Partitions, Violations =	3
Routed	43/81 Partitions, Violations =	3
Routed	44/81 Partitions, Violations =	3
Routed	46/81 Partitions, Violations =	3
Routed	47/81 Partitions, Violations =	3
Routed	48/81 Partitions, Violations =	3
Routed	49/81 Partitions, Violations =	3
Routed	50/81 Partitions, Violations =	3
Routed	51/81 Partitions, Violations =	3
Routed	52/81 Partitions, Violations =	3
Routed	53/81 Partitions, Violations =	3
Routed	55/81 Partitions, Violations =	3
Routed	56/81 Partitions, Violations =	3
Routed	57/81 Partitions, Violations =	3
Routed	58/81 Partitions, Violations =	3
Routed	59/81 Partitions, Violations =	3
Routed	60/81 Partitions, Violations =	3
Routed	61/81 Partitions, Violations =	3
Routed	62/81 Partitions, Violations =	3
Routed	64/81 Partitions, Violations =	4
Routed	65/81 Partitions, Violations =	4
Routed	66/81 Partitions, Violations =	4
Routed	67/81 Partitions, Violations =	4
Routed	68/81 Partitions, Violations =	4
Routed	69/81 Partitions, Violations =	4
Routed	70/81 Partitions, Violations =	4
Routed	71/81 Partitions, Violations =	4

RedundantVia finished with 4 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Less than minimum area : 1
	Min-max layer : 1
	Short : 2


Total Wire Length =                    1001376 micron
Total Number of Contacts =             255089
Total Number of Wires =                218080
Total Number of PtConns =              773
Total Number of Routed Wires =       218080
Total Routed Wire Length =           1001175 micron
Total Number of Routed Contacts =       255089
	Layer           MET1 :      13703 micron
	Layer           MET2 :     289192 micron
	Layer           MET3 :     443729 micron
	Layer           MET4 :     254745 micron
	Layer           MET5 :          7 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via            VIA34 :        592
	Via        VIA34_2x1 :      27718
	Via   VIA34(rot)_1x2 :         46
	Via        VIA34_1x2 :       4761
	Via            VIA23 :       3123
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      71597
	Via   VIA23(rot)_2x1 :         10
	Via   VIA23(rot)_1x2 :        338
	Via        VIA23_2x1 :      32524
	Via            VIA12 :      78126
	Via       VIA12(rot) :       2937
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       5636
	Via   VIA12(rot)_1x2 :       8456
	Via   VIA12(rot)_2x1 :       2767
	Via        VIA12_1x2 :      16451

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.76% (170306 / 255089 vias)
 
    Layer VIA1       = 29.13% (33312  / 114375  vias)
        Weight 1     = 29.13% (33312   vias)
        Un-optimized = 70.87% (81063   vias)
    Layer VIA2       = 97.09% (104469 / 107596  vias)
        Weight 1     = 97.09% (104469  vias)
        Un-optimized =  2.91% (3127    vias)
    Layer VIA3       = 98.21% (32525  / 33117   vias)
        Weight 1     = 98.21% (32525   vias)
        Un-optimized =  1.79% (592     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
  Total double via conversion rate    = 66.76% (170304 / 255089 vias)
 
    Layer VIA1       = 29.12% (33310  / 114375  vias)
    Layer VIA2       = 97.09% (104469 / 107596  vias)
    Layer VIA3       = 98.21% (32525  / 33117   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 66.76% (170306 / 255089 vias)
 
    Layer VIA1       = 29.13% (33312  / 114375  vias)
        Weight 1     = 29.13% (33312   vias)
        Un-optimized = 70.87% (81063   vias)
    Layer VIA2       = 97.09% (104469 / 107596  vias)
        Weight 1     = 97.09% (104469  vias)
        Un-optimized =  2.91% (3127    vias)
    Layer VIA3       = 98.21% (32525  / 33117   vias)
        Weight 1     = 98.21% (32525   vias)
        Un-optimized =  1.79% (592     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 

[RedundantVia] Elapsed real time: 0:00:22 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[RedundantVia] Stage (MB): Used   84  Alloctr   83  Proc    0 
[RedundantVia] Total (MB): Used   93  Alloctr   94  Proc 2724 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:22 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[Dr init] Stage (MB): Used   84  Alloctr   83  Proc    0 
[Dr init] Total (MB): Used   93  Alloctr   94  Proc 2724 
Total number of nets = 30092, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed	1/2 Partitions, Violations =	4
Routed	2/2 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2

[Iter 1] Elapsed real time: 0:00:22 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[Iter 1] Stage (MB): Used   91  Alloctr   91  Proc    0 
[Iter 1] Total (MB): Used  100  Alloctr  101  Proc 2724 

End DR iteration 1 with 2 parts

Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)
[DR] Elapsed real time: 0:00:22 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[DR] Stage (MB): Used   80  Alloctr   79  Proc    0 
[DR] Total (MB): Used   89  Alloctr   90  Proc 2724 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 2 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Min-max layer : 1
	Short : 1



Total Wire Length =                    1001376 micron
Total Number of Contacts =             255089
Total Number of Wires =                218081
Total Number of PtConns =              774
Total Number of Routed Wires =       218081
Total Routed Wire Length =           1001175 micron
Total Number of Routed Contacts =       255089
	Layer           MET1 :      13703 micron
	Layer           MET2 :     289192 micron
	Layer           MET3 :     443729 micron
	Layer           MET4 :     254745 micron
	Layer           MET5 :          7 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via            VIA34 :        592
	Via        VIA34_2x1 :      27718
	Via   VIA34(rot)_1x2 :         46
	Via        VIA34_1x2 :       4761
	Via            VIA23 :       3123
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      71597
	Via   VIA23(rot)_2x1 :         10
	Via   VIA23(rot)_1x2 :        338
	Via        VIA23_2x1 :      32524
	Via            VIA12 :      78126
	Via       VIA12(rot) :       2937
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       5636
	Via   VIA12(rot)_1x2 :       8456
	Via   VIA12(rot)_2x1 :       2767
	Via        VIA12_1x2 :      16451

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.76% (170306 / 255089 vias)
 
    Layer VIA1       = 29.13% (33312  / 114375  vias)
        Weight 1     = 29.13% (33312   vias)
        Un-optimized = 70.87% (81063   vias)
    Layer VIA2       = 97.09% (104469 / 107596  vias)
        Weight 1     = 97.09% (104469  vias)
        Un-optimized =  2.91% (3127    vias)
    Layer VIA3       = 98.21% (32525  / 33117   vias)
        Weight 1     = 98.21% (32525   vias)
        Un-optimized =  1.79% (592     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
  Total double via conversion rate    = 66.76% (170304 / 255089 vias)
 
    Layer VIA1       = 29.12% (33310  / 114375  vias)
    Layer VIA2       = 97.09% (104469 / 107596  vias)
    Layer VIA3       = 98.21% (32525  / 33117   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 66.76% (170306 / 255089 vias)
 
    Layer VIA1       = 29.13% (33312  / 114375  vias)
        Weight 1     = 29.13% (33312   vias)
        Un-optimized = 70.87% (81063   vias)
    Layer VIA2       = 97.09% (104469 / 107596  vias)
        Weight 1     = 97.09% (104469  vias)
        Un-optimized =  2.91% (3127    vias)
    Layer VIA3       = 98.21% (32525  / 33117   vias)
        Weight 1     = 98.21% (32525   vias)
        Un-optimized =  1.79% (592     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 

Total number of nets = 30092
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# To fix antenna violations
set_route_zrt_detail_options -antenna true -insert_diodes_during_routing true 	-diode_libcell_names diode_cell_hd
1
# Use timing driven SnR.
set_route_zrt_global_options -timing_driven true
1
set_route_zrt_track_options  -timing_driven true
1
set_route_zrt_detail_options -timing_driven true
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4


Start checking for open nets ... 

Total number of nets = 30092, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 30092 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   79  Alloctr   80  Proc 2724 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	11/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	0
Checked	15/81 Partitions, Violations =	0
Checked	20/81 Partitions, Violations =	0
Checked	21/81 Partitions, Violations =	0
Checked	24/81 Partitions, Violations =	0
Checked	28/81 Partitions, Violations =	0
Checked	30/81 Partitions, Violations =	0
Checked	33/81 Partitions, Violations =	0
Checked	37/81 Partitions, Violations =	0
Checked	39/81 Partitions, Violations =	0
Checked	42/81 Partitions, Violations =	0
Checked	46/81 Partitions, Violations =	0
Checked	48/81 Partitions, Violations =	0
Checked	51/81 Partitions, Violations =	0
Checked	55/81 Partitions, Violations =	3
Checked	57/81 Partitions, Violations =	3
Checked	60/81 Partitions, Violations =	3
Checked	64/81 Partitions, Violations =	3
Checked	66/81 Partitions, Violations =	3
Checked	69/81 Partitions, Violations =	3
[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   95  Alloctr   96  Proc 2724 
Start net based rule analysis
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1009; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U509; master port H
		Antenna/diode mode 1/2; wlay MET4; gArea 0.26100001; allowed ratio/ratio 100.00000000/100.98084259
	ICell khu_sensor_top/ads1292_filter/iir_notch/U571; master port B
		Antenna/diode mode 1/2; wlay MET4; gArea 0.26100001; allowed ratio/ratio 100.00000000/100.98084259
	ICell khu_sensor_top/ads1292_filter/iir_notch/U690; master port C
		Antenna/diode mode 1/2; wlay MET4; gArea 0.26100001; allowed ratio/ratio 100.00000000/100.98084259
Antenna DRC for net khu_sensor_top/ads1292_filter/n308; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U106; master port B
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08300000; allowed ratio/ratio 100.00000000/124.74698639
Antenna DRC for net khu_sensor_top/ads1292_filter/n302; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U809; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08500000; allowed ratio/ratio 100.00000000/100.18823242
Antenna DRC for net n4; Net top lay MET3
	ICell pad5; master port A
		Antenna/diode mode 1/2; wlay MET2; gArea 0.02000000; allowed ratio/ratio 100.00000000/1627.69995117
		Antenna/diode mode 1/2; wlay MET3; gArea 0.02000000; allowed ratio/ratio 100.00000000/153.00000000
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_3/n487; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_3/R_44; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08600000; allowed ratio/ratio 100.00000000/100.46511841
Found 7 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   95  Alloctr   97  Proc 2724 
Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Min-max layer : 1
	Short : 1


Total Wire Length =                    1001376 micron
Total Number of Contacts =             255089
Total Number of Wires =                218307
Total Number of PtConns =              778
Total Number of Routed Wires =       218307
Total Routed Wire Length =           1001174 micron
Total Number of Routed Contacts =       255089
	Layer           MET1 :      13703 micron
	Layer           MET2 :     289192 micron
	Layer           MET3 :     443729 micron
	Layer           MET4 :     254745 micron
	Layer           MET5 :          7 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via            VIA34 :        592
	Via        VIA34_2x1 :      27718
	Via   VIA34(rot)_1x2 :         46
	Via        VIA34_1x2 :       4761
	Via            VIA23 :       3123
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      71597
	Via   VIA23(rot)_2x1 :         10
	Via   VIA23(rot)_1x2 :        338
	Via        VIA23_2x1 :      32524
	Via            VIA12 :      78126
	Via       VIA12(rot) :       2937
	Via      FVIA12(rot) :          2
	Via   VIA12(rot)_2x1 :       2767
	Via        VIA12_1x2 :      16451
	Via        VIA12_2x1 :       5636
	Via   VIA12(rot)_1x2 :       8456

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.76% (170306 / 255089 vias)
 
    Layer VIA1       = 29.13% (33312  / 114375  vias)
        Weight 1     = 29.13% (33312   vias)
        Un-optimized = 70.87% (81063   vias)
    Layer VIA2       = 97.09% (104469 / 107596  vias)
        Weight 1     = 97.09% (104469  vias)
        Un-optimized =  2.91% (3127    vias)
    Layer VIA3       = 98.21% (32525  / 33117   vias)
        Weight 1     = 98.21% (32525   vias)
        Un-optimized =  1.79% (592     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
  Total double via conversion rate    = 66.76% (170304 / 255089 vias)
 
    Layer VIA1       = 29.12% (33310  / 114375  vias)
    Layer VIA2       = 97.09% (104469 / 107596  vias)
    Layer VIA3       = 98.21% (32525  / 33117   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 66.76% (170306 / 255089 vias)
 
    Layer VIA1       = 29.13% (33312  / 114375  vias)
        Weight 1     = 29.13% (33312   vias)
        Un-optimized = 70.87% (81063   vias)
    Layer VIA2       = 97.09% (104469 / 107596  vias)
        Weight 1     = 97.09% (104469  vias)
        Un-optimized =  2.91% (3127    vias)
    Layer VIA3       = 98.21% (32525  / 33117   vias)
        Weight 1     = 98.21% (32525   vias)
        Un-optimized =  1.79% (592     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 


Verify Summary:

Total number of nets = 30092, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2
Total number of antenna violations = 8
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.46 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep 12 02:52:23 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.24% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.15       3.15      
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_2_/CK (fds2eqd1_hd)
                                                          0.00       3.15 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_2_/Q (fds2eqd1_hd)
                                                          0.60 @     3.75 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U520/Y (ivd1_hd)
                                                          0.26 @     4.01 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U11/Y (nd2d1_hd)
                                                          0.44 @     4.45 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U510/Y (nr2d1_hd)
                                                          0.30 @     4.76 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U12/Y (nd2d1_hd)
                                                          0.56 @     5.31 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place122/Y (ivd4_hd)
                                                          0.59 @     5.90 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U39/Y (scg2d2_hd)
                                                          0.42 @     6.32 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/DP_OP_102_143_9311_U11/CO (fad1_hd)
                                                          0.63 @     6.95 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/DP_OP_102_143_9311_U10/CO (fad1_hd)
                                                          0.40 @     7.35 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/DP_OP_102_143_9311_U9/CO (fad1_hd)
                                                          0.40 @     7.75 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/DP_OP_102_143_9311_U8/CO (fad1_hd)
                                                          0.38 @     8.13 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/DP_OP_102_143_9311_U7/CO (fad1_hd)
                                                          0.47 @     8.60 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U48/Y (nd2d1_hd)
                                                          0.18 @     8.77 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U47/Y (clkxo2d2_hd)
                                                          0.36 @     9.13 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U301/Y (scg6d1_hd)
                                                          0.35 @     9.49 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_9_0)
                                                          0.00       9.49 f    
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg_0/latch/EN (cglpd1_hd)
                                                          0.00 @     9.49 f    1.05
  data arrival time                                                  9.49      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (propagated)                        2.72      14.72      
  clock reconvergence pessimism                           0.18      14.90      
  clock uncertainty                                      -0.19      14.71      
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      14.71 r    
  clock gating setup time                                -0.05      14.66      
  data required time                                                14.66      
  ------------------------------------------------------------------------------------
  data required time                                                14.66      
  data arrival time                                                 -9.49      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        5.17      


  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (ideal)                             0.75      12.75      
  input external delay                                    0.35      13.10 f    
  UART_RXD (in)                                           0.00      13.10 f    
  pad29/Y (phic_p)                                        1.58 @    14.68 f    1.05
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00      14.68 f    
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00      14.68 f    
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00      14.68 f    
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (fd3qd1_hd)
                                                          0.01 @    14.69 f    1.05
  data arrival time                                                 14.69      

  clock clk_half (rise edge)                             24.00      24.00      
  clock network delay (propagated)                        1.06      25.06      
  clock reconvergence pessimism                           0.00      25.06      
  clock uncertainty                                      -0.38      24.68      
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00      24.68 r    
  library setup time                                     -0.10      24.58      
  data required time                                                24.58      
  ------------------------------------------------------------------------------------
  data required time                                                24.58      
  data arrival time                                                -14.69      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        9.89      


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_RESET
            (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.13       3.13      
  khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg/CK (fd3qd1_hd)
                                                          0.00       3.13 r    1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg/Q (fd3qd1_hd)
                                                          0.46 @     3.60 r    1.05
  khu_sensor_top/ads1292_controller/icc_place15/Y (ivd1_hd)
                                                          0.08 @     3.67 f    1.05
  khu_sensor_top/ads1292_controller/OUT0 (ads1292_controller)
                                                          0.00       3.67 f    
  khu_sensor_top/OUT1 (khu_sensor_top)                    0.00       3.67 f    
  icc_place6/Y (ivd2_hd)                                  0.32 @     3.99 r    1.05
  icc_place7/Y (ivd4_hd)                                  0.36 @     4.35 f    1.05
  icc_place8/Y (ivd2_hd)                                  0.52 @     4.87 r    1.05
  pad3/PAD (phob12_p)                                     2.91 @     7.78 r    1.05
  ADS1292_RESET (out)                                     0.00       7.78 r    
  data arrival time                                                  7.78      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (ideal)                             0.75      12.75      
  clock reconvergence pessimism                           0.00      12.75      
  clock uncertainty                                      -0.19      12.56      
  output external delay                                  -0.50      12.06      
  data required time                                                12.06      
  ------------------------------------------------------------------------------------
  data required time                                                12.06      
  data arrival time                                                 -7.78      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.27      


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.12       3.12      
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_0_/CK (fd4qd1_hd)
                                                          0.00       3.12 r    1.05
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_0_/Q (fd4qd1_hd)
                                                          0.66 @     3.78 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/A[0] (ads1292_controller_DW01_inc_0)
                                                          0.00       3.78 r    
  khu_sensor_top/ads1292_controller/add_x_2/U31/CO (had1_hd)
                                                          0.35 @     4.13 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U30/CO (had1_hd)
                                                          0.31 @     4.44 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U29/CO (had1_hd)
                                                          0.29 @     4.72 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U28/CO (had1_hd)
                                                          0.27 @     4.99 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U27/CO (had1_hd)
                                                          0.25 @     5.23 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U26/CO (had1_hd)
                                                          0.25 @     5.49 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U25/CO (had1_hd)
                                                          0.26 @     5.74 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U24/CO (had1_hd)
                                                          0.24 @     5.98 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U23/CO (had1_hd)
                                                          0.24 @     6.22 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U22/CO (had1_hd)
                                                          0.24 @     6.46 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U21/CO (had1_hd)
                                                          0.24 @     6.70 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U20/CO (had1_hd)
                                                          0.26 @     6.97 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U19/CO (had1_hd)
                                                          0.25 @     7.22 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U18/CO (had1_hd)
                                                          0.24 @     7.47 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U17/CO (had1_hd)
                                                          0.26 @     7.72 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U16/CO (had1_hd)
                                                          0.25 @     7.97 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U15/CO (had1_hd)
                                                          0.25 @     8.23 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U14/CO (had1_hd)
                                                          0.25 @     8.48 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U13/CO (had1_hd)
                                                          0.26 @     8.74 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U12/CO (had1_hd)
                                                          0.26 @     9.00 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U11/CO (had1_hd)
                                                          0.27 @     9.27 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U10/CO (had1_hd)
                                                          0.27 @     9.53 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U9/CO (had1_hd)
                                                          0.25 @     9.78 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U8/CO (had1_hd)
                                                          0.28 @    10.06 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U7/CO (had1_hd)
                                                          0.26 @    10.32 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U6/CO (had1_hd)
                                                          0.24 @    10.57 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U5/CO (had1_hd)
                                                          0.25 @    10.82 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U4/CO (had1_hd)
                                                          0.25 @    11.07 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U3/CO (had1_hd)
                                                          0.24 @    11.30 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U2/CO (had1_hd)
                                                          0.23 @    11.53 r    1.05
  khu_sensor_top/ads1292_controller/add_x_2/U35/Y (clkxo2d2_hd)
                                                          0.34 @    11.87 f    1.05
  khu_sensor_top/ads1292_controller/add_x_2/SUM[31] (ads1292_controller_DW01_inc_0)
                                                          0.00      11.87 f    
  khu_sensor_top/ads1292_controller/U63/Y (scg2d2_hd)     0.31 @    12.18 f    1.05
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_31_/D (fd4qd1_hd)
                                                          0.00 @    12.18 f    1.05
  data arrival time                                                 12.18      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (propagated)                        2.79      14.79      
  clock reconvergence pessimism                           0.32      15.10      
  clock uncertainty                                      -0.19      14.91      
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_31_/CK (fd4qd1_hd)
                                                          0.00      14.91 r    
  library setup time                                     -0.05      14.86      
  data required time                                                14.86      
  ------------------------------------------------------------------------------------
  data required time                                                14.86      
  data arrival time                                                -12.18      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        2.68      


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_data_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (propagated)                        3.12      15.12      
  khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/CK (fd4qd1_hd)
                                                          0.00      15.12 r    1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/Q (fd4qd1_hd)
                                                          0.77 @    15.89 r    1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_BUSY (ads1292_controller)
                                                          0.00      15.89 r    
  khu_sensor_top/sensor_core/i_ADS1292_BUSY (sensor_core)
                                                          0.00      15.89 r    
  khu_sensor_top/sensor_core/U470/Y (scg17d1_hd)          0.84 @    16.74 r    1.05
  khu_sensor_top/sensor_core/U468/Y (nr2ad1_hd)           0.64 @    17.37 f    1.05
  khu_sensor_top/sensor_core/U214/Y (scg2d2_hd)           0.42 @    17.79 f    1.05
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_0_/D (fd4qd1_hd)
                                                          0.02 @    17.80 f    1.05
  data arrival time                                                 17.80      

  clock clk_half (rise edge)                             24.00      24.00      
  clock network delay (propagated)                        1.07      25.07      
  clock reconvergence pessimism                           0.21      25.29      
  clock uncertainty                                      -0.38      24.90      
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_0_/CK (fd4qd1_hd)
                                                          0.00      24.90 r    
  library setup time                                     -0.05      24.85      
  data required time                                                24.85      
  ------------------------------------------------------------------------------------
  data required time                                                24.85      
  data arrival time                                                -17.80      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.04      


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_3_/CK
            (internal path endpoint)
  Scenario: func1_wst
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r    
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_float_adder_1_0_0)
                                                          0.00       0.00 r    
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place19/Y (ivd4_hd)
                                                          0.19 @     0.19 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place20/Y (ivd4_hd)
                                                          0.21 @     0.40 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_3_/CK (fd3qd1_hd)
                                                          0.00 @     0.40 r    1.05
  data arrival time                                                  0.40      

  max_delay                                               0.00       0.00      
  output external delay                                   0.00       0.00      
  data required time                                                 0.00      
  ------------------------------------------------------------------------------------
  data required time                                                 0.00      
  data arrival time                                                 -0.40      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   83  Alloctr   82  Proc    0 
[Dr init] Total (MB): Used   94  Alloctr   95  Proc 2724 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 30092, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 36

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.
Start DR iteration 36: non-uniform partition
Routed	1/26 Partitions, Violations =	44
Routed	2/26 Partitions, Violations =	39
Routed	3/26 Partitions, Violations =	39
Routed	4/26 Partitions, Violations =	38
Routed	5/26 Partitions, Violations =	38
Routed	6/26 Partitions, Violations =	36
Routed	7/26 Partitions, Violations =	37
Routed	8/26 Partitions, Violations =	33
Routed	9/26 Partitions, Violations =	33
Routed	10/26 Partitions, Violations =	25
Routed	11/26 Partitions, Violations =	22
Routed	12/26 Partitions, Violations =	23
Routed	13/26 Partitions, Violations =	21
Routed	14/26 Partitions, Violations =	17
Routed	15/26 Partitions, Violations =	15
Routed	16/26 Partitions, Violations =	12
Routed	17/26 Partitions, Violations =	11
Routed	18/26 Partitions, Violations =	10
Routed	19/26 Partitions, Violations =	10
Routed	20/26 Partitions, Violations =	9
Routed	21/26 Partitions, Violations =	9
Routed	22/26 Partitions, Violations =	9
Routed	23/26 Partitions, Violations =	9
Routed	24/26 Partitions, Violations =	9
Routed	25/26 Partitions, Violations =	9
Routed	26/26 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	8
	@@@@ Total number of instance ports with antenna violations =	2

	Less than minimum area : 4
	Min-max layer : 1
	Short : 2
	Internal-only types : 1

[Iter 36] Elapsed real time: 0:00:04 
[Iter 36] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 36] Stage (MB): Used   90  Alloctr   89  Proc    0 
[Iter 36] Total (MB): Used  101  Alloctr  103  Proc 2724 

End DR iteration 36 with 26 parts

Start DR iteration 37: non-uniform partition
Routed	1/12 Partitions, Violations =	20
Routed	2/12 Partitions, Violations =	19
Routed	3/12 Partitions, Violations =	19
Routed	4/12 Partitions, Violations =	16
Routed	5/12 Partitions, Violations =	13
Routed	6/12 Partitions, Violations =	10
Routed	7/12 Partitions, Violations =	7
Routed	8/12 Partitions, Violations =	5
Routed	9/12 Partitions, Violations =	4
Routed	10/12 Partitions, Violations =	4
Routed	11/12 Partitions, Violations =	4
Routed	12/12 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 2

[Iter 37] Elapsed real time: 0:00:05 
[Iter 37] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 37] Stage (MB): Used   90  Alloctr   89  Proc    0 
[Iter 37] Total (MB): Used  101  Alloctr  103  Proc 2724 

End DR iteration 37 with 12 parts

Start DR iteration 38: non-uniform partition
Routed	1/3 Partitions, Violations =	8
Routed	2/3 Partitions, Violations =	5
Routed	3/3 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 2

[Iter 38] Elapsed real time: 0:00:05 
[Iter 38] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 38] Stage (MB): Used   90  Alloctr   89  Proc    0 
[Iter 38] Total (MB): Used  101  Alloctr  103  Proc 2724 

End DR iteration 38 with 3 parts

Start DR iteration 39: non-uniform partition
Routed	1/2 Partitions, Violations =	3
Routed	2/2 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	@@@@ Total number of instance ports with antenna violations =	0

	Min-max layer : 1
	Short : 2

[Iter 39] Elapsed real time: 0:00:05 
[Iter 39] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 39] Stage (MB): Used   90  Alloctr   89  Proc    0 
[Iter 39] Total (MB): Used  101  Alloctr  103  Proc 2724 

End DR iteration 39 with 2 parts

Start DR iteration 40: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	@@@@ Total number of instance ports with antenna violations =	0

	Min-max layer : 1
	Short : 2

[Iter 40] Elapsed real time: 0:00:06 
[Iter 40] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 40] Stage (MB): Used   90  Alloctr   89  Proc    0 
[Iter 40] Total (MB): Used  101  Alloctr  103  Proc 2724 

End DR iteration 40 with 1 parts

Start DR iteration 41: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	@@@@ Total number of instance ports with antenna violations =	0

	Min-max layer : 1
	Short : 2

[Iter 41] Elapsed real time: 0:00:06 
[Iter 41] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 41] Stage (MB): Used   90  Alloctr   89  Proc    0 
[Iter 41] Total (MB): Used  101  Alloctr  103  Proc 2724 

End DR iteration 41 with 1 parts

Start DR iteration 42: non-uniform partition
Routed	1/1 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	@@@@ Total number of instance ports with antenna violations =	0

	Min-max layer : 1
	Short : 2

[Iter 42] Elapsed real time: 0:00:06 
[Iter 42] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 42] Stage (MB): Used   90  Alloctr   89  Proc    0 
[Iter 42] Total (MB): Used  101  Alloctr  103  Proc 2724 

End DR iteration 42 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Stop DR since not converging

[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR] Stage (MB): Used   78  Alloctr   78  Proc    0 
[DR] Total (MB): Used   90  Alloctr   91  Proc 2724 
[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR: Done] Stage (MB): Used   78  Alloctr   78  Proc    0 
[DR: Done] Total (MB): Used   90  Alloctr   91  Proc 2724 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)

DR finished with 2 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Min-max layer : 1
	Short : 1



Total Wire Length =                    1001397 micron
Total Number of Contacts =             255112
Total Number of Wires =                217871
Total Number of PtConns =              789
Total Number of Routed Wires =       217871
Total Routed Wire Length =           1001192 micron
Total Number of Routed Contacts =       255112
	Layer           MET1 :      13750 micron
	Layer           MET2 :     289274 micron
	Layer           MET3 :     443666 micron
	Layer           MET4 :     254700 micron
	Layer           MET5 :          7 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via            VIA34 :        615
	Via       VIA34(rot) :          1
	Via        VIA34_2x1 :      27701
	Via   VIA34(rot)_1x2 :         46
	Via        VIA34_1x2 :       4758
	Via            VIA23 :       3168
	Via       VIA23(rot) :          5
	Via        VIA23_1x2 :      71582
	Via   VIA23(rot)_2x1 :         10
	Via   VIA23(rot)_1x2 :        338
	Via        VIA23_2x1 :      32504
	Via            VIA12 :      78151
	Via       VIA12(rot) :       2937
	Via      FVIA12(rot) :          2
	Via   VIA12(rot)_2x1 :       2764
	Via        VIA12_1x2 :      16443
	Via        VIA12_2x1 :       5634
	Via   VIA12(rot)_1x2 :       8452

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.73% (170234 / 255112 vias)
 
    Layer VIA1       = 29.11% (33295  / 114383  vias)
        Weight 1     = 29.11% (33295   vias)
        Un-optimized = 70.89% (81088   vias)
    Layer VIA2       = 97.05% (104434 / 107607  vias)
        Weight 1     = 97.05% (104434  vias)
        Un-optimized =  2.95% (3173    vias)
    Layer VIA3       = 98.14% (32505  / 33121   vias)
        Weight 1     = 98.14% (32505   vias)
        Un-optimized =  1.86% (616     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
  Total double via conversion rate    = 66.73% (170232 / 255112 vias)
 
    Layer VIA1       = 29.11% (33293  / 114383  vias)
    Layer VIA2       = 97.05% (104434 / 107607  vias)
    Layer VIA3       = 98.14% (32505  / 33121   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 66.73% (170234 / 255112 vias)
 
    Layer VIA1       = 29.11% (33295  / 114383  vias)
        Weight 1     = 29.11% (33295   vias)
        Un-optimized = 70.89% (81088   vias)
    Layer VIA2       = 97.05% (104434 / 107607  vias)
        Weight 1     = 97.05% (104434  vias)
        Un-optimized =  2.95% (3173    vias)
    Layer VIA3       = 98.14% (32505  / 33121   vias)
        Weight 1     = 98.14% (32505   vias)
        Un-optimized =  1.86% (616     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 

Total number of nets = 30092
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# Connect Power & Grounding in extraction and update timing
derive_pg_connection -power_net  $MW_R_POWER_NET    -power_pin  $MW_POWER_PORT
Information: connected 10 power ports and 0 ground ports
1
derive_pg_connection -ground_net $MW_R_GROUND_NET   -ground_pin $MW_GROUND_PORT
Information: connected 0 power ports and 10 ground ports
1
derive_pg_connection -power_net  $MW_R_POWER_NET    -ground_net $MW_R_GROUND_NET -tie
reconnected total 0 tie highs and 0 tie lows
1
# Intermediate Save
save_mw_cel
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute {std150e_wst_105_p125.db, std150e_bst_135_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (233 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library)
                              /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library)
                              /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library)
                              /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Saved design named khu_sensor_pad. (UIG-5)
1
puts "SEC_INFO: CEL was saved. You can open CEL with read_only !!"
SEC_INFO: CEL was saved. You can open CEL with read_only !!
# Running extraction and updating the timing
extract_rc -coupling_cap
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd4_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place9 in scenario func1_wst

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.45 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
update_timing
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
1
# Report
set REPORTS_STEP_DIR $REPORTS_DIR/${step}
./reports/07_route_opt
if {[file exist $REPORTS_STEP_DIR]} {
	sh rm -rf $REPORTS_STEP_DIR
}
sh mkdir $REPORTS_STEP_DIR
set legalize_support_phys_only_cell true
true
create_qor_snapshot -show_all -significant_digits 4 -name $step
Current scenario is: func1_wst
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (07_route_opt)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Sat Sep 12 02:53:09 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/graduation_project3/2015103977/03_Physical_Synthesis/snapshot
***********************************************
No. of scenario = 1
s1 = func1_wst
--------------------------------------------------
WNS of each timing group:                       s1 
--------------------------------------------------
clk_half                                    7.0425 
**clock_gating_default**                    5.1725 
REGIN                                       9.8909 
default                                    -0.4035 
REGOUT                                      4.2746 
clk                                         2.6817 
--------------------------------------------------
Setup WNS:                                 -0.4035 
Setup TNS:                               -638.9922
Number of setup violations:                   2969  
Hold WNS:                                   0.0000  
Hold TNS:                                   0.0000  
Number of hold violations:                       0  
Number of max trans violations:                  0  
Number of max cap violations:                    0  
Number of min pulse width violations:            0  
Route drc violations:                            2
--------------------------------------------------
Area:                                        88190
Cell count:                                  28171
Buf/inv cell count:                           4514
Std cell utilization:                       62.49%
CPU/ELAPSE(hr):                          0.10/0.13
Mem(Mb):                                      1126
Host name:                               vlsi-dist.khu.ac.kr
--------------------------------------------------
Histogram:             s1 
--------------------------------------------------
Max violations:      2968 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---   22 
    -0.3 ~ -0.4  ---  635 
    -0.2 ~ -0.3  --- 1554 
    -0.1 ~ -0.2  ---   20 
       0 ~ -0.1  ---  737 
--------------------------------------------------
Min violations:         0 
  -0.06 ~ above  ---    0 
  -0.05 ~ -0.06  ---    0 
  -0.04 ~ -0.05  ---    0 
  -0.03 ~ -0.04  ---    0 
  -0.02 ~ -0.03  ---    0 
  -0.01 ~ -0.02  ---    0 
      0 ~ -0.01  ---    0 
--------------------------------------------------
Current scenario is: func1_wst
Snapshot (07_route_opt) is created and stored under "/home/graduation_project3/2015103977/03_Physical_Synthesis/snapshot" directory
1
redirect -file $REPORTS_STEP_DIR/snap.rpt 	{ report_qor_snapshot -name $step -save_as snap.rpt }
redirect -file $REPORTS_STEP_DIR/hfn.rpt { report_net_fanout -threshold 100 }
redirect -file $REPORTS_STEP_DIR/qor.rpt -tee 	{ report_qor -scenario [all_scenarios] -significant_digits 4 }
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Sat Sep 12 02:53:09 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            14.0000
  Critical Path Length:        6.3391
  Critical Path Slack:         5.1725
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        1.5860
  Critical Path Slack:         9.8909
  Critical Path Clk Period:   24.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        4.6506
  Critical Path Slack:         4.2746
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            32.0000
  Critical Path Length:        9.0581
  Critical Path Slack:         2.6817
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        2.6838
  Critical Path Slack:         7.0425
  Critical Path Clk Period:   24.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.4035
  Critical Path Slack:        -0.4035
  Critical Path Clk Period:       n/a
  Total Negative Slack:     -638.9922
  No. of Violating Paths:   2969.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        232
  Hierarchical Port Count:       6201
  Leaf Cell Count:              28171
  Buf/Inv Cell Count:            4514
  Buf Cell Count:                 162
  Inv Cell Count:                4352
  CT Buf/Inv Cell Count:          132
  Combinational Cell Count:     22836
  Sequential Cell Count:         5335
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      52175.6969
  Noncombinational Area:   36013.9983
  Buf/Inv Area:             4228.0095
  Total Buffer Area:         230.9995
  Total Inverter Area:      3997.0100
  Macro/Black Box Area:        0.0000
  Net Area:                  892.2321
  Net XLength        :    484161.0938
  Net YLength        :    540966.8125
  -----------------------------------
  Cell Area:               88189.6952
  Design Area:             89081.9272
  Net Length        :    1025127.8750


  Design Rules
  -----------------------------------
  Total Number of Nets:         30316
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            117.0402
  -----------------------------------------
  Overall Compile Time:            118.5290
  Overall Compile Wall Clock Time: 118.8432

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.4035  TNS: 638.9922  Number of Violating Paths: 2969  (with Crosstalk delta delays)
  Design  WNS: 0.4035  TNS: 638.9922  Number of Violating Paths: 2969  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
redirect -file $REPORTS_STEP_DIR/physical.sum -tee { report_design -physical -nosplit }
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Sat Sep 12 02:53:09 2020
****************************************

	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Sat Sep 12 02:53:09 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/graduation_project3/2015103977/03_Physical_Synthesis
Library Name:      khu_sensor_pad_07_route_opt
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        28127
    Number of Pins:                164799
    Number of IO Pad Cells:        44
    Number of IO Pins:             13
    Number of Nets:                30092
    Average Pins Per Net (Signal): 3.41654

Chip Utilization:
    Total Std Cell Area:           419077.30
    Total Pad Cell Area:           363316.80
    Core Size:     width 820.60, height 817.20; area 670594.32
    Pad Core Size: width 920.76, height 920.76; area 847798.98
    Chip Size:     width 1196.00, height 1196.00; area 1430416.00
    Std cells utilization:         62.49% 
    Cell/Core Ratio:               62.49%
    Cell/Chip Ratio:               54.70%
    Number of Cell Rows:            227

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	ivd1_hd		STD	3151
	oa21d1_hd	STD	2077
	fd4qd1_hd	STD	2066
	nd2d1_hd	STD	1963
	fd1qd1_hd	STD	1734
	clkxo2d2_hd	STD	1703
	fad1_hd		STD	1322
	nr2d1_hd	STD	1287
	ao22d1_hd	STD	1243
	scg2d2_hd	STD	1232
	fd3qd1_hd	STD	1216
	ao222d1_hd	STD	1056
	ao21d1_hd	STD	636
	had1_hd		STD	618
	ivd2_hd		STD	481
	scg10d1_hd	STD	420
	ivd4_hd		STD	412
	ad2d1_hd	STD	341
	scg4d1_hd	STD	335
	nd3d1_hd	STD	299
	oa22d1_hd	STD	298
	oa211d1_hd	STD	290
	nr4d1_hd	STD	278
	xn2d1_hd	STD	241
	or2d1_hd	STD	223
	nr3d1_hd	STD	216
	scg14d1_hd	STD	188
	ivd12_hd	STD	179
	nd4d1_hd	STD	146
	nd2bd1_hd	STD	144
	scg17d1_hd	STD	130
	cglpd1_hd	STD	122
	nr2bd1_hd	STD	120
	fds2eqd1_hd	STD	119
	ao211d1_hd	STD	116
	nid1_hd		STD	116
	scg22d1_hd	STD	110
	scg6d1_hd	STD	110
	scg16d1_hd	STD	85
	nr2d4_hd	STD	76
	oa22ad1_hd	STD	63
	ad2bd2_hd	STD	56
	nr2ad1_hd	STD	54
	scg5d1_hd	STD	51
	scg2d1_hd	STD	45
	ad4d1_hd	STD	45
	ivd8_hd		STD	43
	ad3d2_hd	STD	42
	or2bd4_hd	STD	41
	ivd16_hd	STD	37
	nid2_hd		STD	35
	xn2d2_hd	STD	32
	mx2d1_hd	STD	30
	scg12d1_hd	STD	30
	scg20d1_hd	STD	29
	or2d2_hd	STD	28
	or4d1_hd	STD	28
	oa21d2_hd	STD	24
	ivd24_hd	STD	24
	scg13d1_hd	STD	23
	ivd6_hd		STD	23
	clknd2d2_hd	STD	22
	xo3d1_hd	STD	22
	fds2d1_hd	STD	20
	scg18d1_hd	STD	19
	or2d4_hd	STD	18
	fd1qd2_hd	STD	17
	ad2d2_hd	STD	17
	scg9d1_hd	STD	16
	scg15d1_hd	STD	16
	fd4qd2_hd	STD	15
	scg21d1_hd	STD	12
	fd2qd4_hd	STD	11
	ao22d2_hd	STD	11
	clknd2d4_hd	STD	11
	nr4d4_hd	STD	11
	clkxo2d1_hd	STD	11
	nd3bd1_hd	STD	10
	ao21d2_hd	STD	10
	or3d1_hd	STD	10
	ad2d4_hd	STD	9
	fd2qd1_hd	STD	9
	scg9d2_hd	STD	8
	xo2d1_hd	STD	7
	nd2d2_hd	STD	7
	nr4d2_hd	STD	6
	ad3d1_hd	STD	6
	scg1d1_hd	STD	6
	mx2id1_hd	STD	6
	ad3d4_hd	STD	6
	nr2d6_hd	STD	6
	scg8d1_hd	STD	5
	nr2d2_hd	STD	5
	scg20d4_hd	STD	5
	nid6_hd		STD	5
	mx4d1_hd	STD	4
	scg7d1_hd	STD	4
	ao22ad1_hd	STD	4
	nid4_hd		STD	4
	nd3d2_hd	STD	4
	oa21d4_hd	STD	3
	ao211d2_hd	STD	3
	or2bd2_hd	STD	2
	or2d8_hd	STD	2
	oa211d2_hd	STD	2
	scg6d2_hd	STD	2
	ad2bd4_hd	STD	2
	or3d2_hd	STD	2
	scg10d2_hd	STD	2
	ivd20_hd	STD	2
	fds2eqd2_hd	STD	2
	fd2qd2_hd	STD	2
	clkad2d1_hd	STD	2
	clknd2d1_hd	STD	1
	scg11d1_hd	STD	1
	clknd2d3_hd	STD	1
	scg12d2_hd	STD	1
	nr3ad1_hd	STD	1
	scg20d2_hd	STD	1
	fd2d1_hd	STD	1
	clkad2d3_hd	STD	1
	ao21d4_hd	STD	1
	nr4d6_hd	STD	1
	scg12d4_hd	STD	1
	ao22d4_hd	STD	1
	nd3bd4_hd	STD	1
	scg16d2_hd	STD	1
	scg20d8_hd	STD	1
	nr3d2_hd	STD	1
	ft2d4_hd	STD	1
	nid24_hd	STD	1
	nid16_hd	STD	1
	nr3d4_hd	STD	1
	oa22d2_hd	STD	1
	scg10d4_hd	STD	1
	iofillerh10_p	IO	44
	iofillerh5_p	IO	17
	vssiph_p	IO	11
	vssoh_p		IO	9
	phob12_p	IO	6
	vdd33oph_p	IO	4
	vdd12ih_p	IO	4
	phic_p		IO	3
	vdd12ih_core_p	IO	3
	phbct12_p	IO	2
	phbct24_p	IO	1
	phis_p		IO	1
	iofillerh30_p	IO	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
    layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
     
    Average gCell capacity  2.86	 on layer (1)	 MET1
    Average gCell capacity  5.21	 on layer (2)	 MET2
    Average gCell capacity  6.02	 on layer (3)	 MET3
    Average gCell capacity  5.60	 on layer (4)	 MET4
    Average gCell capacity  5.55	 on layer (5)	 MET5
    Average gCell capacity  0.00	 on layer (6)	 MET6
     
    Initial. Both Dirs: Overflow =  1910 Max = 11 GRCs =   911 (0.41%)
    Initial. H routing: Overflow =    66 Max =  3 (GRCs =  1) GRCs =    62 (0.06%)
    Initial. V routing: Overflow =  1844 Max = 11 (GRCs =  2) GRCs =   849 (0.77%)
     
    phase1. Both Dirs: Overflow =  1910 Max = 11 GRCs =   911 (0.41%)
    phase1. H routing: Overflow =    66 Max =  3 (GRCs =  1) GRCs =    62 (0.06%)
    phase1. V routing: Overflow =  1844 Max = 11 (GRCs =  2) GRCs =   849 (0.77%)
     
    phase2. Both Dirs: Overflow =  1910 Max = 11 GRCs =   911 (0.41%)
    phase2. H routing: Overflow =    66 Max =  3 (GRCs =  1) GRCs =    62 (0.06%)
    phase2. V routing: Overflow =  1844 Max = 11 (GRCs =  2) GRCs =   849 (0.77%)
     
    Total Wire Length = 116.48
    Layer MET1 wire length = 0.00
    Layer MET2 wire length = 76.93
    Layer MET3 wire length = 39.55
    Layer MET4 wire length = 0.00
    Layer MET5 wire length = 0.00
    Layer MET6 wire length = 0.00
    Total Number of Contacts = 83
    Via VIA12 count = 53
    Via VIA23 count = 28
    Via VIA34 count = 2
    Via VIA45 count = 0
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2600

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 219 of 344

    Number of wires with overlap after iteration 1 = 131 of 255

    Total MET1 wire length: 14.5
    Total MET2 wire length: 113.7
    Total MET3 wire length: 112.5
    Total MET4 wire length: 19.4
    Total MET5 wire length: 0.0
    Total MET6 wire length: 0.0
    Total wire length: 260.1

    Elapsed real time: 0:00:02
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:02 total = 0:00:02
    Total Proc Memory(MB): 2600

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 36: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	8
    	@@@@ Total number of instance ports with antenna violations =	2
     
    Iteration 37: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	3
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 38: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	3
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 39: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	3
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 40: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	3
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 41: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	3
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 42: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	3
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:06
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:06 total = 0:00:06
    Total Proc Memory(MB): 2724
     
    Cumulative run time upto current stage: Elapsed = 0:00:06 CPU = 0:00:06
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 2 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	2
    	Min-max layer : 1
    	Short : 1
    Total number of nets = 30092
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 2
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2724
     
    Cumulative run time upto current stage: Elapsed = 0:00:07 CPU = 0:00:07
     
    Total Wire Length =                    1001397 micron
    Total Number of Contacts =             255112
    Total Number of Wires =                217871
    Total Number of PtConns =              789
    Total Number of Routed Wires =       217871
    Total Routed Wire Length =           1001192 micron
    Total Number of Routed Contacts =       255112
    	Layer           MET1 :      13750 micron
    	Layer           MET2 :     289274 micron
    	Layer           MET3 :     443666 micron
    	Layer           MET4 :     254700 micron
    	Layer           MET5 :          7 micron
    	Layer           MET6 :          0 micron
    	Via            VIA45 :          1
    	Via            VIA34 :        615
    	Via       VIA34(rot) :          1
    	Via        VIA34_2x1 :      27701
    	Via   VIA34(rot)_1x2 :         46
    	Via        VIA34_1x2 :       4758
    	Via            VIA23 :       3168
    	Via       VIA23(rot) :          5
    	Via        VIA23_1x2 :      71582
    	Via   VIA23(rot)_2x1 :         10
    	Via   VIA23(rot)_1x2 :        338
    	Via        VIA23_2x1 :      32504
    	Via            VIA12 :      78151
    	Via       VIA12(rot) :       2937
    	Via      FVIA12(rot) :          2
    	Via   VIA12(rot)_2x1 :       2764
    	Via        VIA12_1x2 :      16443
    	Via        VIA12_2x1 :       5634
    	Via   VIA12(rot)_1x2 :       8452
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 66.73% (170234 / 255112 vias)
     
        Layer VIA1       = 29.11% (33295  / 114383  vias)
            Weight 1     = 29.11% (33295   vias)
            Un-optimized = 70.89% (81088   vias)
        Layer VIA2       = 97.05% (104434 / 107607  vias)
            Weight 1     = 97.05% (104434  vias)
            Un-optimized =  2.95% (3173    vias)
        Layer VIA3       = 98.14% (32505  / 33121   vias)
            Weight 1     = 98.14% (32505   vias)
            Un-optimized =  1.86% (616     vias)
        Layer VIA4       =  0.00% (0      / 1       vias)
            Un-optimized = 100.00% (1       vias)
     
      Total double via conversion rate    = 66.73% (170232 / 255112 vias)
     
        Layer VIA1       = 29.11% (33293  / 114383  vias)
        Layer VIA2       = 97.05% (104434 / 107607  vias)
        Layer VIA3       = 98.14% (32505  / 33121   vias)
        Layer VIA4       =  0.00% (0      / 1       vias)
     
      The optimized via conversion rate based on total routed via count = 66.73% (170234 / 255112 vias)
     
        Layer VIA1       = 29.11% (33295  / 114383  vias)
            Weight 1     = 29.11% (33295   vias)
            Un-optimized = 70.89% (81088   vias)
        Layer VIA2       = 97.05% (104434 / 107607  vias)
            Weight 1     = 97.05% (104434  vias)
            Un-optimized =  2.95% (3173    vias)
        Layer VIA3       = 98.14% (32505  / 33121   vias)
            Weight 1     = 98.14% (32505   vias)
            Un-optimized =  1.86% (616     vias)
        Layer VIA4       =  0.00% (0      / 1       vias)
            Un-optimized = 100.00% (1       vias)
     

DRC information: 
      Min-max layer: 1 
      Short: 1 
      Total error number: 2

Ring Wiring Statistics:
    metal3 Wire Length(count):               3374.96(4)
    metal4 Wire Length(count):               3425.32(4)
    metal5 Wire Length(count):               1810.42(2)
    metal6 Wire Length(count):               1805.08(2)
  ==============================================
    Total Wire Length(count):               10415.78(12)
    Number of via3 Contacts:              8
    Number of via5 Contacts:              4
  ==============================================
    Total Number of Contacts:       12

Stripe Wiring Statistics:
    metal5 Wire Length(count):              40558.08(48)
    metal6 Wire Length(count):              41157.60(48)
  ==============================================
    Total Wire Length(count):               81715.68(96)
    Number of via3 Contacts:             96
    Number of via4 Contacts:            192
    Number of via5 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1536

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             202250.42(292)
    metal5 Wire Length(count):                244.90(209)
  ==============================================
    Total Wire Length(count):              202495.32(501)
    Number of via1 Contacts:           5420
    Number of via2 Contacts:           5367
    Number of via3 Contacts:           5365
    Number of via4 Contacts:           5031
    Number of via5 Contacts:           4560
  ==============================================
    Total Number of Contacts:    25743

Signal Wiring Statistics:
    metal1 Wire Length(count):              13751.26(1498)
    metal2 Wire Length(count):             289430.12(117992)
    metal3 Wire Length(count):             443672.06(79172)
    metal4 Wire Length(count):             254699.95(20400)
    metal5 Wire Length(count):                  6.60(1)
  ==============================================
    Total Wire Length(count):             1001559.99(219063)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)             81088	       70.9
        via1          FVIA12(3)                 2	    0.00175
        via1_2x1       VIA12(2)             14086	       12.3
        via1_1x2       VIA12(2)             19207	       16.8
 Default via for layer via1:                   70.9%
 Yield-optmized via for layer via1:            29.1%

        via2           VIA23(4)              3173	       2.95
        via2_2x1       VIA23(4)             32842	       30.5
        via2_1x2       VIA23(4)             71592	       66.5
 Default via for layer via2:                   2.95%
 Yield-optmized via for layer via2:            97.1%

        via3           VIA34(6)               616	       1.86
        via3_1x2       VIA34(6)              4758	       14.4
        via3_2x1       VIA34(6)             27747	       83.8
 Default via for layer via3:                   1.86%
 Yield-optmized via for layer via3:            98.1%

        via4           VIA45(8)                 1	        100

 Double Via rate for all layers:           66.7%
  ==============================================
    Total Number of Contacts:    255112

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         13718.12 ( 2.91%)            33.14 ( 0.01%)
    metal2         14813.37 ( 3.14%)        274616.75 (51.86%)
    metal3        441339.65 (93.50%)          2332.41 ( 0.44%)
    metal4          2162.17 ( 0.46%)        252537.78 (47.69%)
    metal5             6.60 ( 0.00%)             0.00 ( 0.00%)
  ==============================================================
    Total         472039.91                 529520.08
1
redirect -file $REPORTS_STEP_DIR/vth_use.rpt -tee { report_threshold_voltage_group }
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           28171 (100.00%)         31 (100.00%)      28140 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined        88189.70 (100.00%)       0.00   (0.00%)   88189.70 (100.00%)   
********************************************************************************
1
redirect -file $REPORTS_STEP_DIR/check_legality { check_legality -verbose }
redirect -file $REPORTS_STEP_DIR/constraints.rpt { report_constraint 	-scenario [all_scenarios] -all_violators -nosplit -significant_digits 4 }
redirect -file $REPORTS_STEP_DIR/max_timing.rpt {
	report_timing -significant_digits 4 	-delay max -transition_time  -capacitance 	-max_paths 100 -nets -input_pins -slack_greater_than 0.0 	-physical -attributes -nosplit -derate -crosstalk_delta -derate -path full_clock_expanded
}
redirect -file $REPORTS_STEP_DIR/min_timing.rpt {
	report_timing -significant_digits 4 	-delay min -transition_time  -capacitance 	-max_paths 100 -nets -input_pins 	-physical -attributes -nosplit -crosstalk_delta -derate -path full_clock_expanded
}
# To verify CRPR
#redirect -file $REPORTS_DIR/${step}/crpr.rpt { report_crpr }
# delete "snapshot" directory called by create_qor_snapshot command
sh rm -rf snapshot/
# Save
change_names -rule verilog -hier
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# close lib
close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
# Reset sdc file for applying sdc
sh rm -f $FUNC1_SDC
sh cp ${FUNC1_SDC}.bak ${FUNC1_SDC}
exit

Thank you...
Exit IC Compiler!
