Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 21 16:40:45 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.830        0.000                      0                 1497        0.059        0.000                      0                 1497        3.750        0.000                       0                   617  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.830        0.000                      0                 1497        0.059        0.000                      0                 1497        3.750        0.000                       0                   617  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 1.324ns (14.929%)  route 7.545ns (85.071%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=78, routed)          1.616     7.223    U_Core/U_DataPath/U_PC/q_reg[31]_1[5]
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.347 f  U_Core/U_DataPath/U_PC/q[13]_i_3/O
                         net (fo=1, routed)           0.689     8.036    U_Core/U_DataPath/U_PC/q[13]_i_3_n_0
    SLICE_X12Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.160 f  U_Core/U_DataPath/U_PC/q[13]_i_2/O
                         net (fo=6, routed)           0.638     8.798    U_Core/U_ControlUnit/instrCode[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.922 f  U_Core/U_ControlUnit/q[30]_i_9/O
                         net (fo=6, routed)           0.745     9.668    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.792 r  U_Core/U_ControlUnit/q[30]_i_3/O
                         net (fo=31, routed)          1.113    10.905    U_Core/U_ControlUnit/q[30]_i_3_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.029 r  U_Core/U_ControlUnit/q[3]_i_3/O
                         net (fo=1, routed)           1.062    12.090    U_Core/U_ControlUnit/q[3]_i_3_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.214 r  U_Core/U_ControlUnit/q[3]_i_1/O
                         net (fo=2, routed)           1.057    13.272    U_Core/U_ControlUnit/q_reg[31][1]
    SLICE_X3Y16          LUT6 (Prop_lut6_I4_O)        0.124    13.396 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.625    14.020    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIB1
    SLICE_X2Y16          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.512    14.853    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y16          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y16          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.850    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -14.020    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.904ns  (logic 1.698ns (19.071%)  route 7.206ns (80.929%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.627     5.148    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=59, routed)          1.258     6.826    U_Core/U_ControlUnit/Q[0]
    SLICE_X10Y22         LUT6 (Prop_lut6_I2_O)        0.299     7.125 r  U_Core/U_ControlUnit/i__carry_i_13/O
                         net (fo=103, routed)         1.482     8.607    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[3]
    SLICE_X14Y31         LUT5 (Prop_lut5_I1_O)        0.124     8.731 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[18]_i_11/O
                         net (fo=3, routed)           0.636     9.367    U_Core/U_DataPath/U_DecReg_RFRD1/q[18]_i_11_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.491 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[22]_i_11/O
                         net (fo=2, routed)           1.065    10.556    U_Core/U_DataPath/U_DecReg_RFRD1/q[22]_i_11_n_0
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.152    10.708 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_6/O
                         net (fo=2, routed)           0.436    11.144    U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_6_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I0_O)        0.332    11.476 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_2/O
                         net (fo=1, routed)           0.810    12.286    U_Core/U_ControlUnit/q_reg[20]
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.124    12.410 r  U_Core/U_ControlUnit/q[20]_i_1/O
                         net (fo=2, routed)           0.877    13.287    U_Core/U_ControlUnit/q_reg[31][18]
    SLICE_X6Y21          LUT6 (Prop_lut6_I4_O)        0.124    13.411 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.641    14.052    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIB0
    SLICE_X2Y20          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.508    14.849    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y20          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.903    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 1.324ns (15.075%)  route 7.459ns (84.925%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=78, routed)          1.616     7.223    U_Core/U_DataPath/U_PC/q_reg[31]_1[5]
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.347 f  U_Core/U_DataPath/U_PC/q[13]_i_3/O
                         net (fo=1, routed)           0.689     8.036    U_Core/U_DataPath/U_PC/q[13]_i_3_n_0
    SLICE_X12Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.160 f  U_Core/U_DataPath/U_PC/q[13]_i_2/O
                         net (fo=6, routed)           0.638     8.798    U_Core/U_ControlUnit/instrCode[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.922 f  U_Core/U_ControlUnit/q[30]_i_9/O
                         net (fo=6, routed)           0.745     9.668    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.792 r  U_Core/U_ControlUnit/q[30]_i_3/O
                         net (fo=31, routed)          1.678    11.470    U_Core/U_ControlUnit/q[30]_i_3_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.124    11.594 r  U_Core/U_ControlUnit/q[19]_i_3__0/O
                         net (fo=1, routed)           0.670    12.264    U_Core/U_ControlUnit/q[19]_i_3__0_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.124    12.388 r  U_Core/U_ControlUnit/q[19]_i_1/O
                         net (fo=2, routed)           0.880    13.268    U_Core/U_ControlUnit/q_reg[31][17]
    SLICE_X3Y20          LUT6 (Prop_lut6_I4_O)        0.124    13.392 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.542    13.934    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIA1
    SLICE_X2Y20          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.508    14.849    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y20          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.816    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 1.324ns (14.928%)  route 7.546ns (85.072%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=78, routed)          1.616     7.223    U_Core/U_DataPath/U_PC/q_reg[31]_1[5]
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.347 r  U_Core/U_DataPath/U_PC/q[13]_i_3/O
                         net (fo=1, routed)           0.689     8.036    U_Core/U_DataPath/U_PC/q[13]_i_3_n_0
    SLICE_X12Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.160 r  U_Core/U_DataPath/U_PC/q[13]_i_2/O
                         net (fo=6, routed)           0.638     8.798    U_Core/U_ControlUnit/instrCode[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.922 r  U_Core/U_ControlUnit/q[30]_i_9/O
                         net (fo=6, routed)           0.754     9.677    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.801 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=31, routed)          1.444    11.245    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[30]_14
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124    11.369 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[24]_i_4/O
                         net (fo=1, routed)           0.831    12.200    U_Core/U_ControlUnit/q_reg[24]
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.124    12.324 r  U_Core/U_ControlUnit/q[24]_i_1/O
                         net (fo=2, routed)           1.024    13.348    U_Core/U_ControlUnit/q_reg[31][22]
    SLICE_X4Y24          LUT6 (Prop_lut6_I4_O)        0.124    13.472 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.549    14.021    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA0
    SLICE_X2Y23          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.504    14.845    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y23          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y23          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.909    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 1.324ns (14.944%)  route 7.536ns (85.056%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=78, routed)          1.616     7.223    U_Core/U_DataPath/U_PC/q_reg[31]_1[5]
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.347 r  U_Core/U_DataPath/U_PC/q[13]_i_3/O
                         net (fo=1, routed)           0.689     8.036    U_Core/U_DataPath/U_PC/q[13]_i_3_n_0
    SLICE_X12Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.160 r  U_Core/U_DataPath/U_PC/q[13]_i_2/O
                         net (fo=6, routed)           0.638     8.798    U_Core/U_ControlUnit/instrCode[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.922 r  U_Core/U_ControlUnit/q[30]_i_9/O
                         net (fo=6, routed)           0.754     9.677    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.801 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=31, routed)          1.444    11.245    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[30]_14
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124    11.369 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[24]_i_4/O
                         net (fo=1, routed)           0.831    12.200    U_Core/U_ControlUnit/q_reg[24]
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.124    12.324 r  U_Core/U_ControlUnit/q[24]_i_1/O
                         net (fo=2, routed)           1.024    13.348    U_Core/U_ControlUnit/q_reg[31][22]
    SLICE_X4Y24          LUT6 (Prop_lut6_I4_O)        0.124    13.472 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.540    14.011    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA0
    SLICE_X2Y24          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.502    14.843    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y24          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.907    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -14.011    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.831ns  (logic 1.324ns (14.993%)  route 7.507ns (85.007%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.630     5.151    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=78, routed)          1.616     7.223    U_Core/U_DataPath/U_PC/q_reg[31]_1[5]
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.347 f  U_Core/U_DataPath/U_PC/q[13]_i_3/O
                         net (fo=1, routed)           0.689     8.036    U_Core/U_DataPath/U_PC/q[13]_i_3_n_0
    SLICE_X12Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.160 f  U_Core/U_DataPath/U_PC/q[13]_i_2/O
                         net (fo=6, routed)           0.638     8.798    U_Core/U_ControlUnit/instrCode[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.922 f  U_Core/U_ControlUnit/q[30]_i_9/O
                         net (fo=6, routed)           0.886     9.808    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.932 r  U_Core/U_ControlUnit/q[2]_i_4/O
                         net (fo=31, routed)          1.673    11.605    U_Core/U_ControlUnit/q[2]_i_4_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124    11.729 r  U_Core/U_ControlUnit/q[26]_i_4/O
                         net (fo=1, routed)           0.432    12.161    U_Core/U_ControlUnit/q[26]_i_4_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.124    12.285 r  U_Core/U_ControlUnit/q[26]_i_1/O
                         net (fo=2, routed)           0.944    13.229    U_Core/U_ControlUnit/q_reg[31][24]
    SLICE_X1Y22          LUT6 (Prop_lut6_I4_O)        0.124    13.353 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.629    13.982    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIB0
    SLICE_X2Y24          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.502    14.843    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y24          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.883    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -13.982    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 2.214ns (24.490%)  route 6.826ns (75.510%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.626     5.147    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.153     6.756    U_Core/U_ControlUnit/Q[1]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.880 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.151     8.031    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.124     8.155 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.580     8.735    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_0[0]
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.285 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.294    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.411    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.272    10.800    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_24_0[0]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    10.924 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1/O
                         net (fo=1, routed)           0.430    11.354    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    11.478 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__1/O
                         net (fo=1, routed)           1.049    12.527    U_Core/U_ControlUnit/btaken
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.152    12.679 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.183    13.862    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X3Y16          LUT3 (Prop_lut3_I1_O)        0.326    14.188 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.188    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[3]
    SLICE_X3Y16          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.512    14.853    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.029    15.107    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 1.386ns (15.853%)  route 7.357ns (84.147%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.628     5.149    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.518     5.667 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=77, routed)          1.526     7.193    U_Core/U_DataPath/U_PC/q_reg[31]_1[3]
    SLICE_X12Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.317 r  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.617     7.934    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X12Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.058 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=5, routed)           0.578     8.636    U_Core/U_ControlUnit/instrCode[1]
    SLICE_X11Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.760 r  U_Core/U_ControlUnit/q[30]_i_13/O
                         net (fo=9, routed)           0.916     9.676    U_Core/U_ControlUnit/aluControl[1]
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.800 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_67/O
                         net (fo=34, routed)          1.313    11.113    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I3_O)        0.124    11.237 r  U_Core/U_ControlUnit/q[29]_i_2__0/O
                         net (fo=1, routed)           1.036    12.273    U_Core/U_ControlUnit/q[29]_i_2__0_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  U_Core/U_ControlUnit/q[29]_i_1/O
                         net (fo=2, routed)           0.789    13.185    U_Core/U_ControlUnit/q_reg[31][27]
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.124    13.309 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.583    13.892    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIC1
    SLICE_X2Y24          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.502    14.843    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y24          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.819    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -13.892    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 2.208ns (24.440%)  route 6.826ns (75.560%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.626     5.147    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.153     6.756    U_Core/U_ControlUnit/Q[1]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.880 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.151     8.031    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.124     8.155 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.580     8.735    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_0[0]
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.285 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.294    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.411    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.272    10.800    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_24_0[0]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    10.924 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1/O
                         net (fo=1, routed)           0.430    11.354    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    11.478 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__1/O
                         net (fo=1, routed)           1.049    12.527    U_Core/U_ControlUnit/btaken
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.152    12.679 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.183    13.862    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X3Y16          LUT3 (Prop_lut3_I1_O)        0.320    14.182 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    14.182    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[4]
    SLICE_X3Y16          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.512    14.853    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.075    15.153    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -14.182    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 1.698ns (19.384%)  route 7.062ns (80.616%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.627     5.148    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=59, routed)          1.258     6.826    U_Core/U_ControlUnit/Q[0]
    SLICE_X10Y22         LUT6 (Prop_lut6_I2_O)        0.299     7.125 r  U_Core/U_ControlUnit/i__carry_i_13/O
                         net (fo=103, routed)         1.482     8.607    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[3]
    SLICE_X14Y31         LUT5 (Prop_lut5_I1_O)        0.124     8.731 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[18]_i_11/O
                         net (fo=3, routed)           0.636     9.367    U_Core/U_DataPath/U_DecReg_RFRD1/q[18]_i_11_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.491 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[22]_i_11/O
                         net (fo=2, routed)           1.065    10.556    U_Core/U_DataPath/U_DecReg_RFRD1/q[22]_i_11_n_0
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.152    10.708 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_6/O
                         net (fo=2, routed)           0.436    11.144    U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_6_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I0_O)        0.332    11.476 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_2/O
                         net (fo=1, routed)           0.810    12.286    U_Core/U_ControlUnit/q_reg[20]
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.124    12.410 r  U_Core/U_ControlUnit/q[20]_i_1/O
                         net (fo=2, routed)           0.877    13.287    U_Core/U_ControlUnit/q_reg[31][18]
    SLICE_X6Y21          LUT6 (Prop_lut6_I4_O)        0.124    13.411 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.497    13.908    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB0
    SLICE_X2Y21          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.507    14.848    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y21          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y21          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.902    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -13.908    
  -------------------------------------------------------------------
                         slack                                  0.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.564     1.447    u_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  u_APB_Master/temp_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_APB_Master/temp_addr_reg[8]/Q
                         net (fo=1, routed)           0.157     1.745    u_ram/Q[6]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.686    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.564     1.447    u_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  u_APB_Master/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_APB_Master/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.158     1.746    u_ram/Q[3]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.686    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_GPOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.591     1.474    u_GPOA/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  u_GPOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u_GPOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[19]/Q
                         net (fo=1, routed)           0.054     1.669    u_APB_Master/q_reg[31][19]
    SLICE_X2Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.714 r  u_APB_Master/q[19]_i_1__2/O
                         net (fo=1, routed)           0.000     1.714    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[19]
    SLICE_X2Y14          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.861     1.988    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[19]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.121     1.608    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_GPOA/u_APB_SlaveIntf_GPIO/slv_reg2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.565     1.448    u_GPOA/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  u_GPOA/u_APB_SlaveIntf_GPIO/slv_reg2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_GPOA/u_APB_SlaveIntf_GPIO/slv_reg2_reg[18]/Q
                         net (fo=1, routed)           0.056     1.645    u_GPOA/u_APB_SlaveIntf_GPIO/slv_reg2[18]
    SLICE_X8Y9           LUT4 (Prop_lut4_I3_O)        0.045     1.690 r  u_GPOA/u_APB_SlaveIntf_GPIO/PRDATA[18]_i_1__0/O
                         net (fo=1, routed)           0.000     1.690    u_GPOA/u_APB_SlaveIntf_GPIO/p_0_in[18]
    SLICE_X8Y9           FDRE                                         r  u_GPOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.835     1.962    u_GPOA/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  u_GPOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[18]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.120     1.581    u_GPOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.961%)  route 0.212ns (60.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.562     1.445    u_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  u_APB_Master/temp_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_APB_Master/temp_addr_reg[7]/Q
                         net (fo=1, routed)           0.212     1.798    u_ram/Q[5]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.686    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.653%)  route 0.215ns (60.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.562     1.445    u_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  u_APB_Master/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_APB_Master/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.215     1.801    u_ram/Q[7]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.686    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.719%)  route 0.214ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.564     1.447    u_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  u_APB_Master/temp_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_APB_Master/temp_addr_reg[6]/Q
                         net (fo=1, routed)           0.214     1.802    u_ram/Q[4]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.686    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.564     1.447    u_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  u_APB_Master/temp_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_APB_Master/temp_addr_reg[4]/Q
                         net (fo=1, routed)           0.217     1.805    u_ram/Q[2]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.686    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.927%)  route 0.330ns (70.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.589     1.472    u_APB_Master/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  u_APB_Master/temp_wdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u_APB_Master/temp_wdata_reg[24]/Q
                         net (fo=5, routed)           0.330     1.943    u_ram/mem_reg_0[24]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.296     1.819    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.562     1.445    u_APB_Master/clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  u_APB_Master/temp_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_APB_Master/temp_addr_reg[10]/Q
                         net (fo=1, routed)           0.211     1.820    u_ram/Q[8]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.873     2.001    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.686    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    u_ram/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y17    U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y14    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y18    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y29    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y29    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y30    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y30    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y31    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[16]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y19    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y19    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y19    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y20    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y20    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y17    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y17    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y17    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y17    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y17    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y17    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK



