COMMENT ---System Centroid--- This file is a internal script file generated by compiler.
LANGUAGE Verilog
MODULE LEA_PASS
FILENAME "C:\Flowrian\LEA_PASS.v"
BIRTHDAY 2019-12-24 10:50:13

1 MODULE LEA_PASS
3 PORT Din [\31:\0] IN WIRE
4 PORT Dout [\31:\0] OUT WIRE
7 ASSIGN {0} Dout@<7,10>[\31:\0] Din@<7,23>[\31:\0]

END
