Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f491735d04444612b87a86f0f04388df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot serial_test_behav xil_defaultlib.serial_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110010111000...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001100100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010101010101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000011111111")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_rd_fwft [fifo_serial_rd_fwft_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_compare_1 [fifo_serial_compare_1_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000011111111...]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_compare_2 [fifo_serial_compare_2_default]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_rd_status_flags_ss [fifo_serial_rd_status_flags_ss_d...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_rd_bin_cntr [fifo_serial_rd_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_rd_logic [fifo_serial_rd_logic_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_compare [fifo_serial_compare_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111111111110000...]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_compare_0 [fifo_serial_compare_0_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_wr_status_flags_ss [fifo_serial_wr_status_flags_ss_d...]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_wr_bin_cntr [fifo_serial_wr_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_wr_logic [fifo_serial_wr_logic_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=18,read_w...]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_blk_mem_gen_prim_wrapper [fifo_serial_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_blk_mem_gen_prim_width [fifo_serial_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_blk_mem_gen_generic_cstr [fifo_serial_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_blk_mem_gen_top [fifo_serial_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_blk_mem_gen_v8_4_4_synth [fifo_serial_blk_mem_gen_v8_4_4_s...]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_blk_mem_gen_v8_4_4 [fifo_serial_blk_mem_gen_v8_4_4_d...]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_memory [fifo_serial_memory_default]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_fifo_generator_ramfifo [fifo_serial_fifo_generator_ramfi...]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_fifo_generator_top [fifo_serial_fifo_generator_top_d...]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_fifo_generator_v13_2_5_synth [fifo_serial_fifo_generator_v13_2...]
Compiling architecture structure of entity xil_defaultlib.fifo_serial_fifo_generator_v13_2_5 [fifo_serial_fifo_generator_v13_2...]
Compiling architecture structure of entity xil_defaultlib.fifo_serial [fifo_serial_default]
Compiling architecture behavioral of entity xil_defaultlib.serial [serial_default]
Compiling architecture behavioral of entity xil_defaultlib.serial_test
Built simulation snapshot serial_test_behav
