// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FAST_t_opr (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        p_src_rows_V,
        p_src_cols_V,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_mask_data_stream_V_din,
        p_mask_data_stream_V_full_n,
        p_mask_data_stream_V_write,
        threhold
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state15 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] p_src_rows_V;
input  [31:0] p_src_cols_V;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_mask_data_stream_V_din;
input   p_mask_data_stream_V_full_n;
output   p_mask_data_stream_V_write;
input  [31:0] threhold;

reg ap_done;
reg ap_idle;
reg start_write;
reg p_src_data_stream_V_read;
reg p_mask_data_stream_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    p_src_data_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond4_i_reg_4573;
reg   [0:0] or_cond_i_reg_4582;
reg    p_mask_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter11;
reg   [0:0] or_cond4_i_reg_4644;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter10_reg;
reg   [31:0] t_V_3_reg_581;
reg    ap_block_state1;
wire   [31:0] tmp_i_fu_1338_p2;
wire   [31:0] tmp_1_i_fu_1344_p2;
wire   [8:0] rhs_V_fu_1354_p1;
wire  signed [8:0] ret_V_fu_1358_p2;
wire   [0:0] exitcond3_i_fu_1368_p2;
wire    ap_CS_fsm_state2;
wire   [31:0] i_V_fu_1373_p2;
reg   [31:0] i_V_reg_4549;
wire   [0:0] tmp_2_i_fu_1379_p2;
reg   [0:0] tmp_2_i_reg_4554;
wire   [0:0] or_cond1_i_fu_1390_p2;
reg   [0:0] or_cond1_i_reg_4559;
wire   [0:0] tmp_4_i_fu_1396_p2;
reg   [0:0] tmp_4_i_reg_4563;
wire   [0:0] icmp_fu_1412_p2;
reg   [0:0] icmp_reg_4568;
wire   [0:0] exitcond4_i_fu_1418_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op195_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
reg    ap_block_state14_pp0_stage0_iter11;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter1_reg;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter2_reg;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter3_reg;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter4_reg;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter5_reg;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter6_reg;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter7_reg;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter8_reg;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter9_reg;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter10_reg;
wire   [31:0] j_V_fu_1423_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_cond_i_fu_1434_p2;
reg   [0:0] or_cond_i_reg_4582_pp0_iter1_reg;
reg   [0:0] or_cond_i_reg_4582_pp0_iter2_reg;
reg   [0:0] or_cond_i_reg_4582_pp0_iter3_reg;
reg   [0:0] or_cond_i_reg_4582_pp0_iter4_reg;
reg   [0:0] or_cond_i_reg_4582_pp0_iter5_reg;
reg   [0:0] or_cond_i_reg_4582_pp0_iter6_reg;
reg   [0:0] or_cond_i_reg_4582_pp0_iter7_reg;
reg   [0:0] or_cond_i_reg_4582_pp0_iter8_reg;
reg   [0:0] or_cond_i_reg_4582_pp0_iter9_reg;
reg   [0:0] or_cond_i_reg_4582_pp0_iter10_reg;
reg   [10:0] k_buf_val_0_V_addr_reg_4587;
reg   [10:0] k_buf_val_1_V_addr_reg_4593;
reg   [10:0] k_buf_val_2_V_addr_reg_4599;
reg   [10:0] k_buf_val_3_V_addr_reg_4605;
reg   [10:0] k_buf_val_4_V_addr_reg_4611;
reg   [10:0] k_buf_val_5_V_addr_reg_4617;
reg   [10:0] core_buf_val_0_V_ad_reg_4623;
reg   [10:0] core_buf_val_1_V_ad_reg_4629;
reg   [10:0] core_buf_val_1_V_ad_reg_4629_pp0_iter1_reg;
reg   [10:0] core_buf_val_1_V_ad_reg_4629_pp0_iter2_reg;
reg   [10:0] core_buf_val_1_V_ad_reg_4629_pp0_iter3_reg;
reg   [10:0] core_buf_val_1_V_ad_reg_4629_pp0_iter4_reg;
reg   [10:0] core_buf_val_1_V_ad_reg_4629_pp0_iter5_reg;
reg   [10:0] core_buf_val_1_V_ad_reg_4629_pp0_iter6_reg;
reg   [10:0] core_buf_val_1_V_ad_reg_4629_pp0_iter7_reg;
reg   [10:0] core_buf_val_1_V_ad_reg_4629_pp0_iter8_reg;
reg   [10:0] core_buf_val_1_V_ad_reg_4629_pp0_iter9_reg;
reg   [10:0] core_buf_val_1_V_ad_reg_4629_pp0_iter10_reg;
wire   [0:0] tmp_10_i_fu_1461_p2;
reg   [0:0] tmp_10_i_reg_4635;
reg   [0:0] tmp_10_i_reg_4635_pp0_iter1_reg;
reg   [0:0] tmp_10_i_reg_4635_pp0_iter2_reg;
reg   [0:0] tmp_10_i_reg_4635_pp0_iter3_reg;
reg   [0:0] tmp_10_i_reg_4635_pp0_iter4_reg;
reg   [0:0] tmp_10_i_reg_4635_pp0_iter5_reg;
reg   [0:0] tmp_10_i_reg_4635_pp0_iter6_reg;
reg   [0:0] tmp_10_i_reg_4635_pp0_iter7_reg;
reg   [0:0] tmp_10_i_reg_4635_pp0_iter8_reg;
reg   [0:0] tmp_10_i_reg_4635_pp0_iter9_reg;
wire   [0:0] tmp_22_i_fu_1467_p2;
reg   [0:0] tmp_22_i_reg_4639;
wire   [0:0] or_cond4_i_fu_1489_p2;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter1_reg;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter2_reg;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter3_reg;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter4_reg;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter5_reg;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter6_reg;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter7_reg;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter8_reg;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter9_reg;
reg   [15:0] core_win_val_1_V_1_1_reg_4648;
reg   [15:0] core_win_val_1_V_1_1_reg_4648_pp0_iter2_reg;
reg   [15:0] core_win_val_1_V_1_1_reg_4648_pp0_iter3_reg;
reg   [15:0] core_win_val_1_V_1_1_reg_4648_pp0_iter4_reg;
reg   [15:0] core_win_val_1_V_1_1_reg_4648_pp0_iter5_reg;
reg   [15:0] core_win_val_1_V_1_1_reg_4648_pp0_iter6_reg;
reg   [15:0] core_win_val_1_V_1_1_reg_4648_pp0_iter7_reg;
reg   [15:0] core_win_val_1_V_1_1_reg_4648_pp0_iter8_reg;
reg   [15:0] core_win_val_1_V_1_1_reg_4648_pp0_iter9_reg;
reg   [15:0] core_win_val_1_V_1_1_reg_4648_pp0_iter10_reg;
wire   [0:0] tmp_100_2_i_fu_1847_p2;
reg   [0:0] tmp_100_2_i_reg_4655;
reg   [0:0] tmp_100_2_i_reg_4655_pp0_iter2_reg;
reg   [0:0] tmp_100_2_i_reg_4655_pp0_iter3_reg;
reg   [0:0] tmp_100_2_i_reg_4655_pp0_iter4_reg;
reg   [0:0] tmp_100_2_i_reg_4655_pp0_iter5_reg;
reg   [0:0] tmp_100_2_i_reg_4655_pp0_iter6_reg;
reg   [0:0] tmp_100_2_i_reg_4655_pp0_iter7_reg;
reg   [0:0] tmp_100_2_i_reg_4655_pp0_iter8_reg;
reg   [0:0] tmp_100_2_i_reg_4655_pp0_iter9_reg;
reg   [0:0] tmp_100_2_i_reg_4655_pp0_iter10_reg;
wire   [0:0] tmp_23_i_fu_1853_p2;
reg   [0:0] tmp_23_i_reg_4660;
reg   [0:0] tmp_23_i_reg_4660_pp0_iter2_reg;
reg   [0:0] tmp_23_i_reg_4660_pp0_iter3_reg;
reg   [0:0] tmp_23_i_reg_4660_pp0_iter4_reg;
reg   [0:0] tmp_23_i_reg_4660_pp0_iter5_reg;
reg   [0:0] tmp_23_i_reg_4660_pp0_iter6_reg;
reg   [0:0] tmp_23_i_reg_4660_pp0_iter7_reg;
reg   [0:0] tmp_23_i_reg_4660_pp0_iter8_reg;
reg   [0:0] tmp_23_i_reg_4660_pp0_iter9_reg;
reg   [0:0] tmp_23_i_reg_4660_pp0_iter10_reg;
wire   [0:0] tmp_24_i_fu_1859_p2;
reg   [0:0] tmp_24_i_reg_4665;
reg   [0:0] tmp_24_i_reg_4665_pp0_iter2_reg;
reg   [0:0] tmp_24_i_reg_4665_pp0_iter3_reg;
reg   [0:0] tmp_24_i_reg_4665_pp0_iter4_reg;
reg   [0:0] tmp_24_i_reg_4665_pp0_iter5_reg;
reg   [0:0] tmp_24_i_reg_4665_pp0_iter6_reg;
reg   [0:0] tmp_24_i_reg_4665_pp0_iter7_reg;
reg   [0:0] tmp_24_i_reg_4665_pp0_iter8_reg;
reg   [0:0] tmp_24_i_reg_4665_pp0_iter9_reg;
reg   [0:0] tmp_24_i_reg_4665_pp0_iter10_reg;
wire   [0:0] tmp20_fu_1881_p2;
reg   [0:0] tmp20_reg_4670;
reg   [0:0] tmp20_reg_4670_pp0_iter2_reg;
reg   [0:0] tmp20_reg_4670_pp0_iter3_reg;
reg   [0:0] tmp20_reg_4670_pp0_iter4_reg;
reg   [0:0] tmp20_reg_4670_pp0_iter5_reg;
reg   [0:0] tmp20_reg_4670_pp0_iter6_reg;
reg   [0:0] tmp20_reg_4670_pp0_iter7_reg;
reg   [0:0] tmp20_reg_4670_pp0_iter8_reg;
reg   [0:0] tmp20_reg_4670_pp0_iter9_reg;
reg   [0:0] tmp20_reg_4670_pp0_iter10_reg;
wire  signed [8:0] ret_V_i_fu_1972_p2;
reg  signed [8:0] ret_V_i_reg_4675;
reg  signed [8:0] ret_V_i_reg_4675_pp0_iter3_reg;
reg  signed [8:0] ret_V_i_reg_4675_pp0_iter4_reg;
wire  signed [8:0] ret_V_2_i_fu_1982_p2;
reg  signed [8:0] ret_V_2_i_reg_4680;
reg  signed [8:0] ret_V_2_i_reg_4680_pp0_iter3_reg;
wire   [1:0] flag_val_V_assign_lo_fu_2012_p3;
reg   [1:0] flag_val_V_assign_lo_reg_4685;
wire   [1:0] flag_val_V_assign_lo_1_fu_2044_p3;
reg   [1:0] flag_val_V_assign_lo_1_reg_4690;
wire  signed [8:0] ret_V_1_i_fu_2056_p2;
reg  signed [8:0] ret_V_1_i_reg_4696;
reg  signed [8:0] ret_V_1_i_reg_4696_pp0_iter3_reg;
wire  signed [8:0] ret_V_2_1_i_fu_2066_p2;
reg  signed [8:0] ret_V_2_1_i_reg_4701;
reg  signed [8:0] ret_V_2_1_i_reg_4701_pp0_iter3_reg;
wire  signed [8:0] ret_V_i_59_fu_2108_p2;
reg  signed [8:0] ret_V_i_59_reg_4708;
reg  signed [8:0] ret_V_i_59_reg_4708_pp0_iter3_reg;
wire  signed [8:0] ret_V_2_2_i_fu_2118_p2;
reg  signed [8:0] ret_V_2_2_i_reg_4713;
reg  signed [8:0] ret_V_2_2_i_reg_4713_pp0_iter3_reg;
wire  signed [8:0] ret_V_8_i_fu_2160_p2;
reg  signed [8:0] ret_V_8_i_reg_4720;
reg  signed [8:0] ret_V_8_i_reg_4720_pp0_iter3_reg;
wire  signed [8:0] ret_V_2_3_i_fu_2170_p2;
reg  signed [8:0] ret_V_2_3_i_reg_4725;
reg  signed [8:0] ret_V_2_3_i_reg_4725_pp0_iter3_reg;
wire  signed [8:0] ret_V_4_i_fu_2212_p2;
reg  signed [8:0] ret_V_4_i_reg_4732;
reg  signed [8:0] ret_V_4_i_reg_4732_pp0_iter3_reg;
wire  signed [8:0] ret_V_2_4_i_fu_2222_p2;
reg  signed [8:0] ret_V_2_4_i_reg_4737;
reg  signed [8:0] ret_V_2_4_i_reg_4737_pp0_iter3_reg;
wire  signed [8:0] ret_V_5_i_fu_2264_p2;
reg  signed [8:0] ret_V_5_i_reg_4744;
reg  signed [8:0] ret_V_5_i_reg_4744_pp0_iter3_reg;
wire  signed [8:0] ret_V_2_5_i_fu_2274_p2;
reg  signed [8:0] ret_V_2_5_i_reg_4749;
reg  signed [8:0] ret_V_2_5_i_reg_4749_pp0_iter3_reg;
reg  signed [8:0] ret_V_2_5_i_reg_4749_pp0_iter4_reg;
wire  signed [8:0] ret_V_6_i_fu_2316_p2;
reg  signed [8:0] ret_V_6_i_reg_4756;
reg  signed [8:0] ret_V_6_i_reg_4756_pp0_iter3_reg;
wire  signed [8:0] ret_V_2_6_i_fu_2326_p2;
reg  signed [8:0] ret_V_2_6_i_reg_4761;
reg  signed [8:0] ret_V_2_6_i_reg_4761_pp0_iter3_reg;
reg  signed [8:0] ret_V_2_6_i_reg_4761_pp0_iter4_reg;
wire  signed [8:0] ret_V_7_i_fu_2368_p2;
reg  signed [8:0] ret_V_7_i_reg_4768;
reg  signed [8:0] ret_V_7_i_reg_4768_pp0_iter3_reg;
wire  signed [8:0] ret_V_2_7_i_fu_2378_p2;
reg  signed [8:0] ret_V_2_7_i_reg_4773;
reg  signed [8:0] ret_V_2_7_i_reg_4773_pp0_iter3_reg;
reg  signed [8:0] ret_V_2_7_i_reg_4773_pp0_iter4_reg;
wire   [0:0] tmp_54_0_not_i_fu_2416_p2;
reg   [0:0] tmp_54_0_not_i_reg_4780;
wire   [0:0] tmp_56_i_fu_2422_p2;
reg   [0:0] tmp_56_i_reg_4785;
wire   [0:0] tmp_54_1_not_i_fu_2428_p2;
reg   [0:0] tmp_54_1_not_i_reg_4791;
reg   [0:0] tmp_54_1_not_i_reg_4791_pp0_iter3_reg;
wire   [0:0] tmp_56_1_i_fu_2434_p2;
reg   [0:0] tmp_56_1_i_reg_4797;
reg   [0:0] tmp_56_1_i_reg_4797_pp0_iter3_reg;
wire   [0:0] tmp_54_2_not_i_fu_2440_p2;
reg   [0:0] tmp_54_2_not_i_reg_4803;
reg   [0:0] tmp_54_2_not_i_reg_4803_pp0_iter3_reg;
wire   [0:0] tmp_56_2_i_fu_2446_p2;
reg   [0:0] tmp_56_2_i_reg_4809;
reg   [0:0] tmp_56_2_i_reg_4809_pp0_iter3_reg;
wire   [0:0] tmp_54_3_not_i_fu_2452_p2;
reg   [0:0] tmp_54_3_not_i_reg_4815;
reg   [0:0] tmp_54_3_not_i_reg_4815_pp0_iter3_reg;
wire   [0:0] tmp_56_3_i_fu_2458_p2;
reg   [0:0] tmp_56_3_i_reg_4821;
reg   [0:0] tmp_56_3_i_reg_4821_pp0_iter3_reg;
wire   [0:0] tmp_54_4_not_i_fu_2464_p2;
reg   [0:0] tmp_54_4_not_i_reg_4827;
reg   [0:0] tmp_54_4_not_i_reg_4827_pp0_iter3_reg;
wire   [0:0] tmp_56_4_i_fu_2470_p2;
reg   [0:0] tmp_56_4_i_reg_4833;
reg   [0:0] tmp_56_4_i_reg_4833_pp0_iter3_reg;
wire   [0:0] tmp_54_5_not_i_fu_2476_p2;
reg   [0:0] tmp_54_5_not_i_reg_4839;
reg   [0:0] tmp_54_5_not_i_reg_4839_pp0_iter3_reg;
wire   [0:0] tmp_56_5_i_fu_2482_p2;
reg   [0:0] tmp_56_5_i_reg_4845;
reg   [0:0] tmp_56_5_i_reg_4845_pp0_iter3_reg;
wire   [0:0] tmp_54_6_not_i_fu_2488_p2;
reg   [0:0] tmp_54_6_not_i_reg_4851;
wire   [0:0] tmp_56_6_i_fu_2494_p2;
reg   [0:0] tmp_56_6_i_reg_4857;
wire   [0:0] tmp_54_7_not_i_fu_2500_p2;
reg   [0:0] tmp_54_7_not_i_reg_4863;
wire   [0:0] or_cond5_i_fu_2716_p2;
reg   [0:0] or_cond5_i_reg_4868;
wire   [0:0] or_cond6_i_fu_2720_p2;
reg   [0:0] or_cond6_i_reg_4874;
wire   [0:0] or_cond7_i_fu_2724_p2;
reg   [0:0] or_cond7_i_reg_4879;
wire   [0:0] or_cond8_i_fu_2728_p2;
reg   [0:0] or_cond8_i_reg_4884;
wire   [0:0] or_cond9_i_fu_2732_p2;
reg   [0:0] or_cond9_i_reg_4889;
wire   [0:0] or_cond10_i_fu_2736_p2;
reg   [0:0] or_cond10_i_reg_4894;
wire   [0:0] not_or_cond12_i_fu_2834_p2;
reg   [0:0] not_or_cond12_i_reg_4899;
wire   [4:0] count_1_i_4_i_fu_3235_p3;
reg   [4:0] count_1_i_4_i_reg_4904;
wire   [0:0] or_cond20_i_fu_3248_p2;
reg   [0:0] or_cond20_i_reg_4910;
wire   [0:0] not_or_cond11_i_fu_3257_p2;
reg   [0:0] not_or_cond11_i_reg_4916;
wire   [0:0] tmp6_fu_3275_p2;
reg   [0:0] tmp6_reg_4922;
wire   [0:0] tmp10_fu_3281_p2;
reg   [0:0] tmp10_reg_4927;
wire   [0:0] tmp11_fu_3287_p2;
reg   [0:0] tmp11_reg_4932;
wire   [31:0] flag_d_assign_8_i_fu_3293_p1;
reg  signed [31:0] flag_d_assign_8_i_reg_4937;
reg  signed [31:0] flag_d_assign_8_i_reg_4937_pp0_iter5_reg;
reg  signed [31:0] flag_d_assign_8_i_reg_4937_pp0_iter6_reg;
reg   [31:0] flag_d_assign_8_i_reg_4937_pp0_iter7_reg;
wire   [31:0] flag_d_assign_1_i_fu_3298_p1;
reg  signed [31:0] flag_d_assign_1_i_reg_4943;
reg  signed [31:0] flag_d_assign_1_i_reg_4943_pp0_iter5_reg;
reg  signed [31:0] flag_d_assign_1_i_reg_4943_pp0_iter6_reg;
reg   [31:0] flag_d_assign_1_i_reg_4943_pp0_iter7_reg;
wire   [31:0] flag_d_assign_9_i_fu_3303_p1;
reg  signed [31:0] flag_d_assign_9_i_reg_4949;
reg  signed [31:0] flag_d_assign_9_i_reg_4949_pp0_iter5_reg;
reg   [31:0] flag_d_assign_9_i_reg_4949_pp0_iter6_reg;
wire   [31:0] flag_d_assign_2_i_fu_3308_p1;
reg  signed [31:0] flag_d_assign_2_i_reg_4955;
reg  signed [31:0] flag_d_assign_2_i_reg_4955_pp0_iter5_reg;
reg   [31:0] flag_d_assign_2_i_reg_4955_pp0_iter6_reg;
wire   [31:0] flag_d_assign_10_i_fu_3313_p1;
reg  signed [31:0] flag_d_assign_10_i_reg_4961;
reg  signed [31:0] flag_d_assign_10_i_reg_4961_pp0_iter5_reg;
reg  signed [31:0] flag_d_assign_10_i_reg_4961_pp0_iter6_reg;
reg  signed [31:0] flag_d_assign_10_i_reg_4961_pp0_iter7_reg;
reg   [31:0] flag_d_assign_10_i_reg_4961_pp0_iter8_reg;
wire   [31:0] flag_d_assign_3_i_fu_3318_p1;
reg  signed [31:0] flag_d_assign_3_i_reg_4967;
reg  signed [31:0] flag_d_assign_3_i_reg_4967_pp0_iter5_reg;
reg  signed [31:0] flag_d_assign_3_i_reg_4967_pp0_iter6_reg;
reg  signed [31:0] flag_d_assign_3_i_reg_4967_pp0_iter7_reg;
reg   [31:0] flag_d_assign_3_i_reg_4967_pp0_iter8_reg;
wire   [31:0] flag_d_assign_11_i_fu_3323_p1;
reg  signed [31:0] flag_d_assign_11_i_reg_4973;
reg  signed [31:0] flag_d_assign_11_i_reg_4973_pp0_iter5_reg;
reg   [31:0] flag_d_assign_11_i_reg_4973_pp0_iter6_reg;
wire   [31:0] flag_d_assign_4_i_fu_3328_p1;
reg  signed [31:0] flag_d_assign_4_i_reg_4979;
reg  signed [31:0] flag_d_assign_4_i_reg_4979_pp0_iter5_reg;
reg   [31:0] flag_d_assign_4_i_reg_4979_pp0_iter6_reg;
wire   [31:0] flag_d_assign_12_i_fu_3333_p1;
reg  signed [31:0] flag_d_assign_12_i_reg_4985;
reg  signed [31:0] flag_d_assign_12_i_reg_4985_pp0_iter5_reg;
reg  signed [31:0] flag_d_assign_12_i_reg_4985_pp0_iter6_reg;
reg  signed [31:0] flag_d_assign_12_i_reg_4985_pp0_iter7_reg;
reg   [31:0] flag_d_assign_12_i_reg_4985_pp0_iter8_reg;
wire   [31:0] flag_d_assign_5_i_fu_3338_p1;
reg  signed [31:0] flag_d_assign_5_i_reg_4991;
reg  signed [31:0] flag_d_assign_5_i_reg_4991_pp0_iter5_reg;
reg  signed [31:0] flag_d_assign_5_i_reg_4991_pp0_iter6_reg;
reg  signed [31:0] flag_d_assign_5_i_reg_4991_pp0_iter7_reg;
reg   [31:0] flag_d_assign_5_i_reg_4991_pp0_iter8_reg;
wire   [31:0] flag_d_assign_6_i_fu_3343_p1;
reg  signed [31:0] flag_d_assign_6_i_reg_4997;
reg  signed [31:0] flag_d_assign_6_i_reg_4997_pp0_iter5_reg;
reg  signed [31:0] flag_d_assign_6_i_reg_4997_pp0_iter6_reg;
reg   [31:0] flag_d_assign_6_i_reg_4997_pp0_iter7_reg;
wire   [31:0] flag_d_assign_7_i_fu_3348_p1;
reg  signed [31:0] flag_d_assign_7_i_reg_5003;
reg  signed [31:0] flag_d_assign_7_i_reg_5003_pp0_iter5_reg;
reg  signed [31:0] flag_d_assign_7_i_reg_5003_pp0_iter6_reg;
reg  signed [31:0] flag_d_assign_7_i_reg_5003_pp0_iter7_reg;
reg   [31:0] flag_d_assign_7_i_reg_5003_pp0_iter8_reg;
wire   [0:0] iscorner_2_i_16_i_fu_3676_p2;
reg   [0:0] iscorner_2_i_16_i_reg_5009;
reg   [0:0] iscorner_2_i_16_i_reg_5009_pp0_iter5_reg;
reg   [0:0] iscorner_2_i_16_i_reg_5009_pp0_iter6_reg;
reg   [0:0] iscorner_2_i_16_i_reg_5009_pp0_iter7_reg;
reg   [0:0] iscorner_2_i_16_i_reg_5009_pp0_iter8_reg;
reg   [0:0] iscorner_2_i_16_i_reg_5009_pp0_iter9_reg;
wire   [31:0] flag_d_assign_16_i_fu_3774_p1;
reg  signed [31:0] flag_d_assign_16_i_reg_5013;
reg   [31:0] flag_d_assign_16_i_reg_5013_pp0_iter6_reg;
wire   [31:0] flag_d_assign_13_i_fu_3779_p1;
reg  signed [31:0] flag_d_assign_13_i_reg_5019;
reg   [31:0] flag_d_assign_13_i_reg_5019_pp0_iter6_reg;
wire   [31:0] flag_d_assign_14_i_fu_3784_p1;
reg  signed [31:0] flag_d_assign_14_i_reg_5025;
reg  signed [31:0] flag_d_assign_14_i_reg_5025_pp0_iter6_reg;
reg  signed [31:0] flag_d_assign_14_i_reg_5025_pp0_iter7_reg;
reg   [31:0] flag_d_assign_14_i_reg_5025_pp0_iter8_reg;
wire   [31:0] flag_d_assign_15_i_fu_3789_p1;
reg  signed [31:0] flag_d_assign_15_i_reg_5031;
reg  signed [31:0] flag_d_assign_15_i_reg_5031_pp0_iter6_reg;
reg   [31:0] flag_d_assign_15_i_reg_5031_pp0_iter7_reg;
wire   [31:0] grp_reg_int_s_fu_3682_ap_return;
reg   [31:0] flag_d_min2_1_reg_5037;
wire   [31:0] grp_reg_int_s_fu_3689_ap_return;
reg   [31:0] flag_d_max2_1_reg_5042;
wire   [31:0] grp_reg_int_s_fu_3760_ap_return;
reg   [31:0] flag_d_min2_11_reg_5047;
wire   [31:0] grp_reg_int_s_fu_3767_ap_return;
reg   [31:0] flag_d_max2_11_reg_5052;
wire   [31:0] grp_reg_int_s_fu_3826_ap_return;
reg   [31:0] flag_d_min4_1_reg_5057;
wire   [31:0] grp_reg_int_s_fu_3833_ap_return;
reg   [31:0] flag_d_max4_1_reg_5062;
wire   [31:0] grp_reg_int_s_fu_3840_ap_return;
reg   [31:0] flag_d_min4_3_reg_5067;
wire   [31:0] grp_reg_int_s_fu_3847_ap_return;
reg   [31:0] flag_d_max4_3_reg_5072;
wire   [31:0] grp_reg_int_s_fu_3870_ap_return;
reg   [31:0] flag_d_min4_7_reg_5077;
wire   [31:0] grp_reg_int_s_fu_3877_ap_return;
reg   [31:0] flag_d_max4_7_reg_5082;
wire   [31:0] grp_reg_int_s_fu_3884_ap_return;
reg   [31:0] flag_d_min4_9_reg_5087;
wire   [31:0] grp_reg_int_s_fu_3891_ap_return;
reg   [31:0] flag_d_max4_9_reg_5092;
wire   [31:0] tmp_75_i_min_int_s_fu_735_ap_return;
reg   [31:0] tmp_75_i_reg_5097;
wire   [31:0] tmp_77_i_max_int_s_fu_1083_ap_return;
reg   [31:0] tmp_77_i_reg_5102;
wire   [31:0] tmp_75_2_i_min_int_s_fu_741_ap_return;
reg   [31:0] tmp_75_2_i_reg_5107;
wire   [31:0] tmp_77_2_i_max_int_s_fu_1089_ap_return;
reg   [31:0] tmp_77_2_i_reg_5112;
wire   [31:0] tmp_75_4_i_min_int_s_fu_747_ap_return;
reg   [31:0] tmp_75_4_i_reg_5117;
wire   [31:0] tmp_77_4_i_max_int_s_fu_1095_ap_return;
reg   [31:0] tmp_77_4_i_reg_5122;
wire   [31:0] a0_2_1_i_max_int_s_fu_1124_ap_return;
reg   [31:0] a0_2_1_i_reg_5127;
wire   [31:0] tmp_83_2_i_min_int_s_fu_777_ap_return;
reg   [31:0] tmp_83_2_i_reg_5132;
wire   [31:0] tmp_86_2_i_min_int_s_fu_783_ap_return;
reg   [31:0] tmp_86_2_i_reg_5137;
wire   [31:0] b0_2_1_i_min_int_s_fu_809_ap_return;
reg   [31:0] b0_2_1_i_reg_5142;
wire   [31:0] tmp_91_2_i_max_int_s_fu_1160_ap_return;
reg   [31:0] tmp_91_2_i_reg_5147;
wire   [31:0] tmp_94_2_i_max_int_s_fu_1166_ap_return;
reg   [31:0] tmp_94_2_i_reg_5152;
wire   [31:0] a0_1_4_i_max_int_s_fu_1201_ap_return;
reg   [31:0] a0_1_4_i_reg_5157;
wire   [31:0] tmp_86_4_i_min_int_s_fu_834_ap_return;
reg   [31:0] tmp_86_4_i_reg_5162;
wire   [31:0] b0_1_4_i_min_int_s_fu_867_ap_return;
reg   [31:0] b0_1_4_i_reg_5167;
wire   [31:0] tmp_94_4_i_max_int_s_fu_1230_ap_return;
reg   [31:0] tmp_94_4_i_reg_5172;
wire   [31:0] a0_2_6_i_max_int_s_fu_1266_ap_return;
reg   [31:0] a0_2_6_i_reg_5177;
wire   [31:0] tmp_83_7_i_min_int_s_fu_898_ap_return;
reg   [31:0] tmp_83_7_i_reg_5182;
wire   [31:0] tmp_86_7_i_min_int_s_fu_904_ap_return;
reg   [31:0] tmp_86_7_i_reg_5187;
wire   [31:0] b0_2_6_i_min_int_s_fu_937_ap_return;
reg   [31:0] b0_2_6_i_reg_5192;
wire   [31:0] tmp_91_7_i_max_int_s_fu_1302_ap_return;
reg   [31:0] tmp_91_7_i_reg_5197;
wire   [31:0] tmp_94_7_i_max_int_s_fu_1308_ap_return;
reg   [31:0] tmp_94_7_i_reg_5202;
wire   [15:0] phitmp_i_fu_4079_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter1_state4;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
wire   [10:0] k_buf_val_0_V_address0;
reg    k_buf_val_0_V_ce0;
wire   [7:0] k_buf_val_0_V_q0;
reg    k_buf_val_0_V_ce1;
reg    k_buf_val_0_V_we1;
wire   [10:0] k_buf_val_1_V_address0;
reg    k_buf_val_1_V_ce0;
wire   [7:0] k_buf_val_1_V_q0;
reg    k_buf_val_1_V_ce1;
reg    k_buf_val_1_V_we1;
wire   [10:0] k_buf_val_2_V_address0;
reg    k_buf_val_2_V_ce0;
wire   [7:0] k_buf_val_2_V_q0;
reg    k_buf_val_2_V_ce1;
reg    k_buf_val_2_V_we1;
wire   [10:0] k_buf_val_3_V_address0;
reg    k_buf_val_3_V_ce0;
wire   [7:0] k_buf_val_3_V_q0;
reg    k_buf_val_3_V_ce1;
reg    k_buf_val_3_V_we1;
wire   [10:0] k_buf_val_4_V_address0;
reg    k_buf_val_4_V_ce0;
wire   [7:0] k_buf_val_4_V_q0;
reg    k_buf_val_4_V_ce1;
reg    k_buf_val_4_V_we1;
wire   [10:0] k_buf_val_5_V_address0;
reg    k_buf_val_5_V_ce0;
wire   [7:0] k_buf_val_5_V_q0;
reg    k_buf_val_5_V_ce1;
reg    k_buf_val_5_V_we1;
wire   [10:0] core_buf_val_0_V_address0;
reg    core_buf_val_0_V_ce0;
wire   [15:0] core_buf_val_0_V_q0;
reg    core_buf_val_0_V_ce1;
reg    core_buf_val_0_V_we1;
wire   [10:0] core_buf_val_1_V_address0;
reg    core_buf_val_1_V_ce0;
wire   [15:0] core_buf_val_1_V_q0;
reg    core_buf_val_1_V_ce1;
reg    core_buf_val_1_V_we1;
wire    tmp_61_1_i_min_int_s_fu_609_ap_ready;
wire   [31:0] tmp_61_1_i_min_int_s_fu_609_ap_return;
wire    tmp_61_3_i_min_int_s_fu_615_ap_ready;
wire   [31:0] tmp_61_3_i_min_int_s_fu_615_ap_return;
wire    tmp_61_5_i_min_int_s_fu_621_ap_ready;
wire   [31:0] tmp_61_5_i_min_int_s_fu_621_ap_return;
wire    tmp_61_7_i_min_int_s_fu_627_ap_ready;
wire   [31:0] tmp_61_7_i_min_int_s_fu_627_ap_return;
wire    tmp_61_9_i_min_int_s_fu_633_ap_ready;
wire   [31:0] tmp_61_9_i_min_int_s_fu_633_ap_return;
wire    tmp_61_i_min_int_s_fu_639_ap_ready;
wire   [31:0] tmp_61_i_min_int_s_fu_639_ap_return;
wire    tmp_61_2_i_min_int_s_fu_645_ap_ready;
wire   [31:0] tmp_61_2_i_min_int_s_fu_645_ap_return;
wire    tmp_61_4_i_min_int_s_fu_651_ap_ready;
wire   [31:0] tmp_61_4_i_min_int_s_fu_651_ap_return;
wire    tmp_68_1_i_min_int_s_fu_657_ap_ready;
wire   [31:0] tmp_68_1_i_min_int_s_fu_657_ap_return;
wire    tmp_68_3_i_min_int_s_fu_663_ap_ready;
wire   [31:0] tmp_68_3_i_min_int_s_fu_663_ap_return;
wire    tmp_68_5_i_min_int_s_fu_669_ap_ready;
wire   [31:0] tmp_68_5_i_min_int_s_fu_669_ap_return;
wire    tmp_68_7_i_min_int_s_fu_675_ap_ready;
wire   [31:0] tmp_68_7_i_min_int_s_fu_675_ap_return;
wire    tmp_68_9_i_min_int_s_fu_681_ap_ready;
wire   [31:0] tmp_68_9_i_min_int_s_fu_681_ap_return;
wire    tmp_68_i_min_int_s_fu_687_ap_ready;
wire   [31:0] tmp_68_i_min_int_s_fu_687_ap_return;
wire    tmp_68_2_i_min_int_s_fu_693_ap_ready;
wire   [31:0] tmp_68_2_i_min_int_s_fu_693_ap_return;
wire    tmp_68_4_i_min_int_s_fu_699_ap_ready;
wire   [31:0] tmp_68_4_i_min_int_s_fu_699_ap_return;
wire    tmp_75_1_i_min_int_s_fu_705_ap_ready;
wire   [31:0] tmp_75_1_i_min_int_s_fu_705_ap_return;
wire    tmp_75_3_i_min_int_s_fu_711_ap_ready;
wire   [31:0] tmp_75_3_i_min_int_s_fu_711_ap_return;
wire    tmp_75_5_i_min_int_s_fu_717_ap_ready;
wire   [31:0] tmp_75_5_i_min_int_s_fu_717_ap_return;
wire    tmp_75_7_i_min_int_s_fu_723_ap_ready;
wire   [31:0] tmp_75_7_i_min_int_s_fu_723_ap_return;
wire    tmp_75_9_i_min_int_s_fu_729_ap_ready;
wire   [31:0] tmp_75_9_i_min_int_s_fu_729_ap_return;
wire    tmp_75_i_min_int_s_fu_735_ap_ready;
wire    tmp_75_2_i_min_int_s_fu_741_ap_ready;
wire    tmp_75_4_i_min_int_s_fu_747_ap_ready;
wire    tmp_83_i_min_int_s_fu_753_ap_ready;
wire   [31:0] tmp_83_i_min_int_s_fu_753_ap_return;
wire    tmp_86_i_min_int_s_fu_759_ap_ready;
wire   [31:0] tmp_86_i_min_int_s_fu_759_ap_return;
wire    tmp_83_1_i_min_int_s_fu_765_ap_ready;
wire   [31:0] tmp_83_1_i_min_int_s_fu_765_ap_return;
wire    tmp_86_1_i_min_int_s_fu_771_ap_ready;
wire   [31:0] tmp_86_1_i_min_int_s_fu_771_ap_return;
wire    tmp_83_2_i_min_int_s_fu_777_ap_ready;
wire    tmp_86_2_i_min_int_s_fu_783_ap_ready;
wire    b0_1_i_min_int_s_fu_789_ap_ready;
wire   [31:0] b0_1_i_min_int_s_fu_789_x;
wire   [31:0] b0_1_i_min_int_s_fu_789_ap_return;
wire    b0_2_i_min_int_s_fu_795_ap_ready;
wire   [31:0] b0_2_i_min_int_s_fu_795_ap_return;
wire    b0_1_1_i_min_int_s_fu_802_ap_ready;
wire   [31:0] b0_1_1_i_min_int_s_fu_802_ap_return;
wire    b0_2_1_i_min_int_s_fu_809_ap_ready;
wire    tmp_83_3_i_min_int_s_fu_816_ap_ready;
wire   [31:0] tmp_83_3_i_min_int_s_fu_816_ap_return;
wire    tmp_86_3_i_min_int_s_fu_822_ap_ready;
wire   [31:0] tmp_86_3_i_min_int_s_fu_822_ap_return;
wire    tmp_83_4_i_min_int_s_fu_828_ap_ready;
wire   [31:0] tmp_83_4_i_min_int_s_fu_828_ap_return;
wire    tmp_86_4_i_min_int_s_fu_834_ap_ready;
wire    b0_1_2_i_min_int_s_fu_840_ap_ready;
wire   [31:0] b0_1_2_i_min_int_s_fu_840_ap_return;
wire    b0_2_2_i_min_int_s_fu_846_ap_ready;
wire   [31:0] b0_2_2_i_min_int_s_fu_846_ap_return;
wire    b0_1_3_i_min_int_s_fu_853_ap_ready;
wire   [31:0] b0_1_3_i_min_int_s_fu_853_ap_return;
wire    b0_2_3_i_min_int_s_fu_860_ap_ready;
wire   [31:0] b0_2_3_i_min_int_s_fu_860_ap_return;
wire    b0_1_4_i_min_int_s_fu_867_ap_ready;
wire    tmp_83_5_i_min_int_s_fu_874_ap_ready;
wire   [31:0] tmp_83_5_i_min_int_s_fu_874_ap_return;
wire    tmp_86_5_i_min_int_s_fu_880_ap_ready;
wire   [31:0] tmp_86_5_i_min_int_s_fu_880_ap_return;
wire    tmp_83_6_i_min_int_s_fu_886_ap_ready;
wire   [31:0] tmp_83_6_i_min_int_s_fu_886_ap_return;
wire    tmp_86_6_i_min_int_s_fu_892_ap_ready;
wire   [31:0] tmp_86_6_i_min_int_s_fu_892_ap_return;
wire    tmp_83_7_i_min_int_s_fu_898_ap_ready;
wire    tmp_86_7_i_min_int_s_fu_904_ap_ready;
wire    b0_2_4_i_min_int_s_fu_910_ap_ready;
wire   [31:0] b0_2_4_i_min_int_s_fu_910_ap_return;
wire    b0_1_5_i_min_int_s_fu_916_ap_ready;
wire   [31:0] b0_1_5_i_min_int_s_fu_916_ap_return;
wire    b0_2_5_i_min_int_s_fu_923_ap_ready;
wire   [31:0] b0_2_5_i_min_int_s_fu_923_ap_return;
wire    b0_1_6_i_min_int_s_fu_930_ap_ready;
wire   [31:0] b0_1_6_i_min_int_s_fu_930_ap_return;
wire    b0_2_6_i_min_int_s_fu_937_ap_ready;
wire    b0_1_7_i_min_int_s_fu_944_ap_ready;
wire   [31:0] b0_1_7_i_min_int_s_fu_944_ap_return;
wire    b0_2_7_i_min_int_s_fu_950_ap_ready;
wire   [31:0] b0_2_7_i_min_int_s_fu_950_ap_return;
wire    tmp_63_1_i_max_int_s_fu_957_ap_ready;
wire   [31:0] tmp_63_1_i_max_int_s_fu_957_ap_return;
wire    tmp_63_3_i_max_int_s_fu_963_ap_ready;
wire   [31:0] tmp_63_3_i_max_int_s_fu_963_ap_return;
wire    tmp_63_5_i_max_int_s_fu_969_ap_ready;
wire   [31:0] tmp_63_5_i_max_int_s_fu_969_ap_return;
wire    tmp_63_7_i_max_int_s_fu_975_ap_ready;
wire   [31:0] tmp_63_7_i_max_int_s_fu_975_ap_return;
wire    tmp_63_9_i_max_int_s_fu_981_ap_ready;
wire   [31:0] tmp_63_9_i_max_int_s_fu_981_ap_return;
wire    tmp_63_i_max_int_s_fu_987_ap_ready;
wire   [31:0] tmp_63_i_max_int_s_fu_987_ap_return;
wire    tmp_63_2_i_max_int_s_fu_993_ap_ready;
wire   [31:0] tmp_63_2_i_max_int_s_fu_993_ap_return;
wire    tmp_63_4_i_max_int_s_fu_999_ap_ready;
wire   [31:0] tmp_63_4_i_max_int_s_fu_999_ap_return;
wire    tmp_70_1_i_max_int_s_fu_1005_ap_ready;
wire   [31:0] tmp_70_1_i_max_int_s_fu_1005_ap_return;
wire    tmp_70_3_i_max_int_s_fu_1011_ap_ready;
wire   [31:0] tmp_70_3_i_max_int_s_fu_1011_ap_return;
wire    tmp_70_5_i_max_int_s_fu_1017_ap_ready;
wire   [31:0] tmp_70_5_i_max_int_s_fu_1017_ap_return;
wire    tmp_70_7_i_max_int_s_fu_1023_ap_ready;
wire   [31:0] tmp_70_7_i_max_int_s_fu_1023_ap_return;
wire    tmp_70_9_i_max_int_s_fu_1029_ap_ready;
wire   [31:0] tmp_70_9_i_max_int_s_fu_1029_ap_return;
wire    tmp_70_i_max_int_s_fu_1035_ap_ready;
wire   [31:0] tmp_70_i_max_int_s_fu_1035_ap_return;
wire    tmp_70_2_i_max_int_s_fu_1041_ap_ready;
wire   [31:0] tmp_70_2_i_max_int_s_fu_1041_ap_return;
wire    tmp_70_4_i_max_int_s_fu_1047_ap_ready;
wire   [31:0] tmp_70_4_i_max_int_s_fu_1047_ap_return;
wire    tmp_77_1_i_max_int_s_fu_1053_ap_ready;
wire   [31:0] tmp_77_1_i_max_int_s_fu_1053_ap_return;
wire    tmp_77_3_i_max_int_s_fu_1059_ap_ready;
wire   [31:0] tmp_77_3_i_max_int_s_fu_1059_ap_return;
wire    tmp_77_5_i_max_int_s_fu_1065_ap_ready;
wire   [31:0] tmp_77_5_i_max_int_s_fu_1065_ap_return;
wire    tmp_77_7_i_max_int_s_fu_1071_ap_ready;
wire   [31:0] tmp_77_7_i_max_int_s_fu_1071_ap_return;
wire    tmp_77_9_i_max_int_s_fu_1077_ap_ready;
wire   [31:0] tmp_77_9_i_max_int_s_fu_1077_ap_return;
wire    tmp_77_i_max_int_s_fu_1083_ap_ready;
wire    tmp_77_2_i_max_int_s_fu_1089_ap_ready;
wire    tmp_77_4_i_max_int_s_fu_1095_ap_ready;
wire    a0_1_i_max_int_s_fu_1101_ap_ready;
wire   [31:0] a0_1_i_max_int_s_fu_1101_x;
wire   [31:0] a0_1_i_max_int_s_fu_1101_ap_return;
wire    a0_2_i_max_int_s_fu_1108_ap_ready;
wire   [31:0] a0_2_i_max_int_s_fu_1108_ap_return;
wire    a0_1_1_i_max_int_s_fu_1116_ap_ready;
wire   [31:0] a0_1_1_i_max_int_s_fu_1116_ap_return;
wire    a0_2_1_i_max_int_s_fu_1124_ap_ready;
wire    tmp_91_i_max_int_s_fu_1132_ap_ready;
wire   [31:0] tmp_91_i_max_int_s_fu_1132_ap_return;
wire    tmp_94_i_max_int_s_fu_1139_ap_ready;
wire   [31:0] tmp_94_i_max_int_s_fu_1139_ap_return;
wire    tmp_91_1_i_max_int_s_fu_1146_ap_ready;
wire   [31:0] tmp_91_1_i_max_int_s_fu_1146_ap_return;
wire    tmp_94_1_i_max_int_s_fu_1153_ap_ready;
wire   [31:0] tmp_94_1_i_max_int_s_fu_1153_ap_return;
wire    tmp_91_2_i_max_int_s_fu_1160_ap_ready;
wire    tmp_94_2_i_max_int_s_fu_1166_ap_ready;
wire    a0_1_2_i_max_int_s_fu_1172_ap_ready;
wire   [31:0] a0_1_2_i_max_int_s_fu_1172_ap_return;
wire    a0_2_2_i_max_int_s_fu_1178_ap_ready;
wire   [31:0] a0_2_2_i_max_int_s_fu_1178_ap_return;
wire    a0_1_3_i_max_int_s_fu_1185_ap_ready;
wire   [31:0] a0_1_3_i_max_int_s_fu_1185_ap_return;
wire    a0_2_3_i_max_int_s_fu_1193_ap_ready;
wire   [31:0] a0_2_3_i_max_int_s_fu_1193_ap_return;
wire    a0_1_4_i_max_int_s_fu_1201_ap_ready;
wire    tmp_91_3_i_max_int_s_fu_1209_ap_ready;
wire   [31:0] tmp_91_3_i_max_int_s_fu_1209_ap_return;
wire    tmp_94_3_i_max_int_s_fu_1216_ap_ready;
wire   [31:0] tmp_94_3_i_max_int_s_fu_1216_ap_return;
wire    tmp_91_4_i_max_int_s_fu_1223_ap_ready;
wire   [31:0] tmp_91_4_i_max_int_s_fu_1223_ap_return;
wire    tmp_94_4_i_max_int_s_fu_1230_ap_ready;
wire    a0_2_4_i_max_int_s_fu_1236_ap_ready;
wire   [31:0] a0_2_4_i_max_int_s_fu_1236_ap_return;
wire    a0_1_5_i_max_int_s_fu_1242_ap_ready;
wire   [31:0] a0_1_5_i_max_int_s_fu_1242_ap_return;
wire    a0_2_5_i_max_int_s_fu_1250_ap_ready;
wire   [31:0] a0_2_5_i_max_int_s_fu_1250_ap_return;
wire    a0_1_6_i_max_int_s_fu_1258_ap_ready;
wire   [31:0] a0_1_6_i_max_int_s_fu_1258_ap_return;
wire    a0_2_6_i_max_int_s_fu_1266_ap_ready;
wire    tmp_91_5_i_max_int_s_fu_1274_ap_ready;
wire   [31:0] tmp_91_5_i_max_int_s_fu_1274_ap_return;
wire    tmp_94_5_i_max_int_s_fu_1281_ap_ready;
wire   [31:0] tmp_94_5_i_max_int_s_fu_1281_ap_return;
wire    tmp_91_6_i_max_int_s_fu_1288_ap_ready;
wire   [31:0] tmp_91_6_i_max_int_s_fu_1288_ap_return;
wire    tmp_94_6_i_max_int_s_fu_1295_ap_ready;
wire   [31:0] tmp_94_6_i_max_int_s_fu_1295_ap_return;
wire    tmp_91_7_i_max_int_s_fu_1302_ap_ready;
wire    tmp_94_7_i_max_int_s_fu_1308_ap_ready;
wire    a0_1_7_i_max_int_s_fu_1314_ap_ready;
wire   [31:0] a0_1_7_i_max_int_s_fu_1314_ap_return;
wire    a0_2_7_i_max_int_s_fu_1320_ap_ready;
wire   [31:0] a0_2_7_i_max_int_s_fu_1320_ap_return;
wire    tmp_19_i_max_int_s_fu_1327_ap_ready;
wire   [31:0] tmp_19_i_max_int_s_fu_1327_y;
wire   [31:0] tmp_19_i_max_int_s_fu_1327_ap_return;
reg    grp_reg_int_s_fu_3682_ap_ce;
reg    ap_predicate_op576_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call1;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call1;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call1;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call1;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call1;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call1;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call1;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call1;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call1;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call1;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call1;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call1;
reg    ap_block_pp0_stage0_11001_ignoreCallOp576;
reg    grp_reg_int_s_fu_3689_ap_ce;
reg    ap_predicate_op578_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call3;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call3;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call3;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call3;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call3;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call3;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call3;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call3;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call3;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call3;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call3;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call3;
reg    ap_block_pp0_stage0_11001_ignoreCallOp578;
wire   [31:0] grp_reg_int_s_fu_3696_ap_return;
reg    grp_reg_int_s_fu_3696_ap_ce;
reg    ap_predicate_op580_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call5;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call5;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call5;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call5;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call5;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call5;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call5;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call5;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call5;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call5;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call5;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call5;
reg    ap_block_pp0_stage0_11001_ignoreCallOp580;
wire   [31:0] grp_reg_int_s_fu_3704_ap_return;
reg    grp_reg_int_s_fu_3704_ap_ce;
reg    ap_predicate_op582_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call7;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call7;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call7;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call7;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call7;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call7;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call7;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call7;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call7;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call7;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call7;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call7;
reg    ap_block_pp0_stage0_11001_ignoreCallOp582;
wire   [31:0] grp_reg_int_s_fu_3712_ap_return;
reg    grp_reg_int_s_fu_3712_ap_ce;
reg    ap_predicate_op584_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call9;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call9;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call9;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call9;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call9;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call9;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call9;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call9;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call9;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call9;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call9;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call9;
reg    ap_block_pp0_stage0_11001_ignoreCallOp584;
wire   [31:0] grp_reg_int_s_fu_3720_ap_return;
reg    grp_reg_int_s_fu_3720_ap_ce;
reg    ap_predicate_op586_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call11;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call11;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call11;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call11;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call11;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call11;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call11;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call11;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call11;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call11;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call11;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call11;
reg    ap_block_pp0_stage0_11001_ignoreCallOp586;
wire   [31:0] grp_reg_int_s_fu_3728_ap_return;
reg    grp_reg_int_s_fu_3728_ap_ce;
reg    ap_predicate_op588_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call13;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call13;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call13;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call13;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call13;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call13;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call13;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call13;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call13;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call13;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call13;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call13;
reg    ap_block_pp0_stage0_11001_ignoreCallOp588;
wire   [31:0] grp_reg_int_s_fu_3736_ap_return;
reg    grp_reg_int_s_fu_3736_ap_ce;
reg    ap_predicate_op590_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call15;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call15;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call15;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call15;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call15;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call15;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call15;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call15;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call15;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call15;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call15;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call15;
reg    ap_block_pp0_stage0_11001_ignoreCallOp590;
wire   [31:0] grp_reg_int_s_fu_3744_ap_return;
reg    grp_reg_int_s_fu_3744_ap_ce;
reg    ap_predicate_op592_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call17;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call17;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call17;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call17;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call17;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call17;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call17;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call17;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call17;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call17;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call17;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call17;
reg    ap_block_pp0_stage0_11001_ignoreCallOp592;
wire   [31:0] grp_reg_int_s_fu_3752_ap_return;
reg    grp_reg_int_s_fu_3752_ap_ce;
reg    ap_predicate_op594_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call19;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call19;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call19;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call19;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call19;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call19;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call19;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call19;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call19;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call19;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call19;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call19;
reg    ap_block_pp0_stage0_11001_ignoreCallOp594;
reg    grp_reg_int_s_fu_3760_ap_ce;
reg    ap_predicate_op596_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call21;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call21;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call21;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call21;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call21;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call21;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call21;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call21;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call21;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call21;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call21;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call21;
reg    ap_block_pp0_stage0_11001_ignoreCallOp596;
reg    grp_reg_int_s_fu_3767_ap_ce;
reg    ap_predicate_op598_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call23;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call23;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call23;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call23;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call23;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call23;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call23;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call23;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call23;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call23;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call23;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call23;
reg    ap_block_pp0_stage0_11001_ignoreCallOp598;
wire   [31:0] grp_reg_int_s_fu_3794_ap_return;
reg    grp_reg_int_s_fu_3794_ap_ce;
reg    ap_predicate_op616_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call25;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call25;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call25;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call25;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call25;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call25;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call25;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call25;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call25;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call25;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call25;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call25;
reg    ap_block_pp0_stage0_11001_ignoreCallOp616;
wire   [31:0] grp_reg_int_s_fu_3802_ap_return;
reg    grp_reg_int_s_fu_3802_ap_ce;
reg    ap_predicate_op618_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call27;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call27;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call27;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call27;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call27;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call27;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call27;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call27;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call27;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call27;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call27;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call27;
reg    ap_block_pp0_stage0_11001_ignoreCallOp618;
wire   [31:0] grp_reg_int_s_fu_3810_ap_return;
reg    grp_reg_int_s_fu_3810_ap_ce;
reg    ap_predicate_op620_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call29;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call29;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call29;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call29;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call29;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call29;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call29;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call29;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call29;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call29;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call29;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call29;
reg    ap_block_pp0_stage0_11001_ignoreCallOp620;
wire   [31:0] grp_reg_int_s_fu_3818_ap_return;
reg    grp_reg_int_s_fu_3818_ap_ce;
reg    ap_predicate_op622_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call31;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call31;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call31;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call31;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call31;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call31;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call31;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call31;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call31;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call31;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call31;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call31;
reg    ap_block_pp0_stage0_11001_ignoreCallOp622;
reg    grp_reg_int_s_fu_3826_ap_ce;
reg    ap_predicate_op624_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call33;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call33;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call33;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call33;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call33;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call33;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call33;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call33;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call33;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call33;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call33;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call33;
reg    ap_block_pp0_stage0_11001_ignoreCallOp624;
reg    grp_reg_int_s_fu_3833_ap_ce;
reg    ap_predicate_op626_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call35;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call35;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call35;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call35;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call35;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call35;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call35;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call35;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call35;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call35;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call35;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call35;
reg    ap_block_pp0_stage0_11001_ignoreCallOp626;
reg    grp_reg_int_s_fu_3840_ap_ce;
reg    ap_predicate_op628_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call37;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call37;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call37;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call37;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call37;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call37;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call37;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call37;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call37;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call37;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call37;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call37;
reg    ap_block_pp0_stage0_11001_ignoreCallOp628;
reg    grp_reg_int_s_fu_3847_ap_ce;
reg    ap_predicate_op630_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call39;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call39;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call39;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call39;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call39;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call39;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call39;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call39;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call39;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call39;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call39;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call39;
reg    ap_block_pp0_stage0_11001_ignoreCallOp630;
wire   [31:0] grp_reg_int_s_fu_3854_ap_return;
reg    grp_reg_int_s_fu_3854_ap_ce;
reg    ap_predicate_op632_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call41;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call41;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call41;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call41;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call41;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call41;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call41;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call41;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call41;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call41;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call41;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call41;
reg    ap_block_pp0_stage0_11001_ignoreCallOp632;
wire   [31:0] grp_reg_int_s_fu_3862_ap_return;
reg    grp_reg_int_s_fu_3862_ap_ce;
reg    ap_predicate_op634_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call43;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call43;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call43;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call43;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call43;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call43;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call43;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call43;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call43;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call43;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call43;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call43;
reg    ap_block_pp0_stage0_11001_ignoreCallOp634;
reg    grp_reg_int_s_fu_3870_ap_ce;
reg    ap_predicate_op636_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call45;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call45;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call45;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call45;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call45;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call45;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call45;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call45;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call45;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call45;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call45;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call45;
reg    ap_block_pp0_stage0_11001_ignoreCallOp636;
reg    grp_reg_int_s_fu_3877_ap_ce;
reg    ap_predicate_op638_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call47;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call47;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call47;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call47;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call47;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call47;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call47;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call47;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call47;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call47;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call47;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call47;
reg    ap_block_pp0_stage0_11001_ignoreCallOp638;
reg    grp_reg_int_s_fu_3884_ap_ce;
reg    ap_predicate_op640_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call49;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call49;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call49;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call49;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call49;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call49;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call49;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call49;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call49;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call49;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call49;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call49;
reg    ap_block_pp0_stage0_11001_ignoreCallOp640;
reg    grp_reg_int_s_fu_3891_ap_ce;
reg    ap_predicate_op642_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call51;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call51;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call51;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call51;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call51;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call51;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call51;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call51;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call51;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call51;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call51;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call51;
reg    ap_block_pp0_stage0_11001_ignoreCallOp642;
wire   [31:0] grp_reg_int_s_fu_3898_ap_return;
reg    grp_reg_int_s_fu_3898_ap_ce;
reg    ap_predicate_op658_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call53;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call53;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call53;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call53;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call53;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call53;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call53;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call53;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call53;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call53;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call53;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call53;
reg    ap_block_pp0_stage0_11001_ignoreCallOp658;
wire   [31:0] grp_reg_int_s_fu_3906_ap_return;
reg    grp_reg_int_s_fu_3906_ap_ce;
reg    ap_predicate_op660_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call55;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call55;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call55;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call55;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call55;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call55;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call55;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call55;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call55;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call55;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call55;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call55;
reg    ap_block_pp0_stage0_11001_ignoreCallOp660;
wire   [31:0] grp_reg_int_s_fu_3914_ap_return;
reg    grp_reg_int_s_fu_3914_ap_ce;
reg    ap_predicate_op662_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call57;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call57;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call57;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call57;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call57;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call57;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call57;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call57;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call57;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call57;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call57;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call57;
reg    ap_block_pp0_stage0_11001_ignoreCallOp662;
wire   [31:0] grp_reg_int_s_fu_3922_ap_return;
reg    grp_reg_int_s_fu_3922_ap_ce;
reg    ap_predicate_op664_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call59;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call59;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call59;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call59;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call59;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call59;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call59;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call59;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call59;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call59;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call59;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call59;
reg    ap_block_pp0_stage0_11001_ignoreCallOp664;
wire   [31:0] grp_reg_int_s_fu_3930_ap_return;
reg    grp_reg_int_s_fu_3930_ap_ce;
reg    ap_predicate_op666_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call61;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call61;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call61;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call61;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call61;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call61;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call61;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call61;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call61;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call61;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call61;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call61;
reg    ap_block_pp0_stage0_11001_ignoreCallOp666;
wire   [31:0] grp_reg_int_s_fu_3938_ap_return;
reg    grp_reg_int_s_fu_3938_ap_ce;
reg    ap_predicate_op668_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call63;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call63;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call63;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call63;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call63;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call63;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call63;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call63;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call63;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call63;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call63;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call63;
reg    ap_block_pp0_stage0_11001_ignoreCallOp668;
wire   [31:0] grp_reg_int_s_fu_3946_ap_return;
reg    grp_reg_int_s_fu_3946_ap_ce;
reg    ap_predicate_op670_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call65;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call65;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call65;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call65;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call65;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call65;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call65;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call65;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call65;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call65;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call65;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call65;
reg    ap_block_pp0_stage0_11001_ignoreCallOp670;
wire   [31:0] grp_reg_int_s_fu_3954_ap_return;
reg    grp_reg_int_s_fu_3954_ap_ce;
reg    ap_predicate_op672_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call67;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call67;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call67;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call67;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call67;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call67;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call67;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call67;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call67;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call67;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call67;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call67;
reg    ap_block_pp0_stage0_11001_ignoreCallOp672;
wire   [31:0] grp_reg_int_s_fu_3962_ap_return;
reg    grp_reg_int_s_fu_3962_ap_ce;
reg    ap_predicate_op674_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call69;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call69;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call69;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call69;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call69;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call69;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call69;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call69;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call69;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call69;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call69;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call69;
reg    ap_block_pp0_stage0_11001_ignoreCallOp674;
wire   [31:0] grp_reg_int_s_fu_3970_ap_return;
reg    grp_reg_int_s_fu_3970_ap_ce;
reg    ap_predicate_op676_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call71;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call71;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call71;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call71;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call71;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call71;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call71;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call71;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call71;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call71;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call71;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call71;
reg    ap_block_pp0_stage0_11001_ignoreCallOp676;
wire   [31:0] grp_reg_int_s_fu_3978_ap_return;
reg    grp_reg_int_s_fu_3978_ap_ce;
reg    ap_predicate_op678_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call73;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call73;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call73;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call73;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call73;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call73;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call73;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call73;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call73;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call73;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call73;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call73;
reg    ap_block_pp0_stage0_11001_ignoreCallOp678;
wire   [31:0] grp_reg_int_s_fu_3986_ap_return;
reg    grp_reg_int_s_fu_3986_ap_ce;
reg    ap_predicate_op680_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call75;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call75;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call75;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call75;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call75;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call75;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call75;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call75;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call75;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call75;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call75;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call75;
reg    ap_block_pp0_stage0_11001_ignoreCallOp680;
wire   [31:0] grp_reg_int_s_fu_3994_ap_return;
reg    grp_reg_int_s_fu_3994_ap_ce;
reg    ap_predicate_op694_call_state10;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call77;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call77;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call77;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call77;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call77;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call77;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call77;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call77;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call77;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call77;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call77;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call77;
reg    ap_block_pp0_stage0_11001_ignoreCallOp694;
wire   [31:0] grp_reg_int_s_fu_4002_ap_return;
reg    grp_reg_int_s_fu_4002_ap_ce;
reg    ap_predicate_op696_call_state10;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call79;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call79;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call79;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call79;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call79;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call79;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call79;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call79;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call79;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call79;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call79;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call79;
reg    ap_block_pp0_stage0_11001_ignoreCallOp696;
wire   [31:0] grp_reg_int_s_fu_4010_ap_return;
reg    grp_reg_int_s_fu_4010_ap_ce;
reg    ap_predicate_op698_call_state10;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call81;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call81;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call81;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call81;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call81;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call81;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call81;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call81;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call81;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call81;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call81;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call81;
reg    ap_block_pp0_stage0_11001_ignoreCallOp698;
wire   [31:0] grp_reg_int_s_fu_4018_ap_return;
reg    grp_reg_int_s_fu_4018_ap_ce;
reg    ap_predicate_op700_call_state10;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call83;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call83;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call83;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call83;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call83;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call83;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call83;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call83;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call83;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call83;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call83;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call83;
reg    ap_block_pp0_stage0_11001_ignoreCallOp700;
wire   [31:0] grp_reg_int_s_fu_4026_ap_return;
reg    grp_reg_int_s_fu_4026_ap_ce;
reg    ap_predicate_op731_call_state11;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call85;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call85;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call85;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call85;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call85;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call85;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call85;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call85;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call85;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call85;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call85;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call85;
reg    ap_block_pp0_stage0_11001_ignoreCallOp731;
wire   [31:0] grp_reg_int_s_fu_4033_ap_return;
reg    grp_reg_int_s_fu_4033_ap_ce;
reg    ap_predicate_op732_call_state11;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call87;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call87;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call87;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call87;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call87;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call87;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call87;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call87;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call87;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call87;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call87;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call87;
reg    ap_block_pp0_stage0_11001_ignoreCallOp732;
wire   [31:0] grp_reg_int_s_fu_4040_ap_return;
reg    grp_reg_int_s_fu_4040_ap_ce;
reg    ap_predicate_op733_call_state11;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call89;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call89;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call89;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call89;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call89;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call89;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call89;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call89;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call89;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call89;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call89;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call89;
reg    ap_block_pp0_stage0_11001_ignoreCallOp733;
wire   [31:0] grp_reg_int_s_fu_4047_ap_return;
reg    grp_reg_int_s_fu_4047_ap_ce;
reg    ap_predicate_op734_call_state11;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call91;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call91;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call91;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call91;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call91;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call91;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call91;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call91;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call91;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call91;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call91;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call91;
reg    ap_block_pp0_stage0_11001_ignoreCallOp734;
wire   [31:0] grp_reg_int_s_fu_4054_ap_return;
reg    grp_reg_int_s_fu_4054_ap_ce;
reg    ap_predicate_op735_call_state11;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call93;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call93;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call93;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call93;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call93;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call93;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call93;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call93;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call93;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call93;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call93;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call93;
reg    ap_block_pp0_stage0_11001_ignoreCallOp735;
wire   [31:0] grp_reg_int_s_fu_4061_ap_return;
reg    grp_reg_int_s_fu_4061_ap_ce;
reg    ap_predicate_op736_call_state11;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call95;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call95;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call95;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call95;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call95;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call95;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call95;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call95;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call95;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call95;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call95;
reg    ap_block_state14_pp0_stage0_iter11_ignore_call95;
reg    ap_block_pp0_stage0_11001_ignoreCallOp736;
reg   [31:0] t_V_reg_570;
wire    ap_CS_fsm_state15;
wire   [15:0] ap_phi_reg_pp0_iter0_core_1_i_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter1_core_1_i_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter2_core_1_i_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter3_core_1_i_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter4_core_1_i_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter5_core_1_i_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter6_core_1_i_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter7_core_1_i_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter8_core_1_i_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter9_core_1_i_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter10_core_1_i_reg_592;
reg   [15:0] ap_phi_reg_pp0_iter11_core_1_i_reg_592;
wire   [63:0] tmp_7_i_fu_1439_p1;
wire   [63:0] tmp_8_i_fu_1449_p1;
reg    ap_block_pp0_stage0_01001;
reg   [15:0] core_win_val_2_V_1_fu_176;
wire   [15:0] core_win_val_2_V_2_fu_4091_p3;
reg   [15:0] core_win_val_2_V_0_fu_180;
reg   [15:0] core_win_val_1_V_1_fu_184;
reg   [15:0] core_win_val_1_V_0_fu_188;
reg   [15:0] core_win_val_0_V_1_fu_192;
reg   [15:0] core_win_val_0_V_0_fu_196;
reg   [7:0] win_val_0_V_2_fu_200;
reg   [7:0] win_val_0_V_2_1_fu_204;
reg   [7:0] win_val_0_V_3_fu_208;
reg   [7:0] win_val_0_V_4_fu_212;
reg   [7:0] win_val_0_V_5_fu_216;
reg   [7:0] win_val_1_V_1_fu_220;
reg   [7:0] win_val_1_V_1_1_fu_224;
reg   [7:0] win_val_1_V_2_fu_228;
reg   [7:0] win_val_1_V_3_fu_232;
reg   [7:0] win_val_1_V_4_fu_236;
reg   [7:0] win_val_1_V_5_fu_240;
reg   [7:0] win_val_2_V_0_fu_244;
reg   [7:0] win_val_2_V_0_1_fu_248;
reg   [7:0] win_val_2_V_1_fu_252;
reg   [7:0] win_val_2_V_2_fu_256;
reg   [7:0] win_val_2_V_3_fu_260;
reg   [7:0] win_val_2_V_4_fu_264;
reg   [7:0] win_val_2_V_5_fu_268;
reg   [7:0] win_val_3_V_0_fu_272;
reg   [7:0] win_val_3_V_0_1_fu_276;
reg   [7:0] win_val_3_V_1_fu_280;
reg   [7:0] win_val_3_V_2_fu_284;
reg   [7:0] win_val_3_V_3_fu_288;
reg   [7:0] win_val_3_V_4_fu_292;
reg   [7:0] win_val_3_V_5_fu_296;
reg   [7:0] win_val_4_V_0_fu_300;
reg   [7:0] win_val_4_V_0_1_fu_304;
reg   [7:0] win_val_4_V_1_fu_308;
reg   [7:0] win_val_4_V_2_fu_312;
reg   [7:0] win_val_4_V_3_fu_316;
reg   [7:0] win_val_4_V_4_fu_320;
reg   [7:0] win_val_4_V_5_fu_324;
reg   [7:0] win_val_5_V_1_fu_328;
reg   [7:0] win_val_5_V_1_1_fu_332;
reg   [7:0] win_val_5_V_2_fu_336;
reg   [7:0] win_val_5_V_3_fu_340;
reg   [7:0] win_val_5_V_4_fu_344;
reg   [7:0] win_val_5_V_5_fu_348;
reg   [7:0] win_val_6_V_2_fu_352;
reg   [7:0] win_val_6_V_2_1_fu_356;
reg   [7:0] win_val_6_V_3_fu_360;
reg   [7:0] win_val_6_V_4_fu_364;
reg   [7:0] win_val_6_V_5_fu_368;
wire   [7:0] tmp_fu_1334_p1;
wire   [0:0] tmp_3_i_fu_1384_p2;
wire   [29:0] tmp_30_fu_1402_p4;
wire   [0:0] tmp_6_i_fu_1429_p2;
wire   [0:0] tmp_9_i_fu_1455_p2;
wire   [29:0] tmp_33_fu_1473_p4;
wire   [0:0] icmp1_fu_1483_p2;
wire   [0:0] tmp_21_i_fu_1829_p2;
wire   [0:0] tmp_100_i_fu_1835_p2;
wire   [0:0] tmp_100_1_i_fu_1841_p2;
wire   [0:0] tmp23_fu_1870_p2;
wire   [0:0] tmp22_fu_1876_p2;
wire   [0:0] tmp21_fu_1865_p2;
wire   [8:0] lhs_V_i_fu_1964_p1;
wire   [8:0] rhs_V_i_fu_1968_p1;
wire   [8:0] rhs_V_2_i_fu_1978_p1;
wire   [0:0] tmp_49_i_fu_1988_p2;
wire   [0:0] tmp_50_i_fu_1993_p2;
wire   [0:0] tmp_s_fu_2006_p2;
wire   [1:0] phitmp_i_i_i_fu_1998_p3;
wire   [0:0] tmp_55_i_fu_2020_p2;
wire   [0:0] tmp_57_i_fu_2025_p2;
wire   [0:0] tmp_3_fu_2038_p2;
wire   [1:0] phitmp1_i_i_i_fu_2030_p3;
wire   [8:0] rhs_V_1_i_fu_2052_p1;
wire   [8:0] rhs_V_2_1_i_fu_2062_p1;
wire   [0:0] tmp_49_1_i_fu_2072_p2;
wire   [0:0] tmp_50_1_i_fu_2077_p2;
wire   [0:0] tmp_4_fu_2090_p2;
wire   [1:0] phitmp_i_i_1_i_fu_2082_p3;
wire   [8:0] rhs_V_i_58_fu_2104_p1;
wire   [8:0] rhs_V_2_2_i_fu_2114_p1;
wire   [0:0] tmp_49_2_i_fu_2124_p2;
wire   [0:0] tmp_50_2_i_fu_2129_p2;
wire   [0:0] tmp_6_fu_2142_p2;
wire   [1:0] phitmp_i_i_2_i_fu_2134_p3;
wire   [8:0] rhs_V_8_i_fu_2156_p1;
wire   [8:0] rhs_V_2_3_i_fu_2166_p1;
wire   [0:0] tmp_49_3_i_fu_2176_p2;
wire   [0:0] tmp_50_3_i_fu_2181_p2;
wire   [0:0] tmp_8_fu_2194_p2;
wire   [1:0] phitmp_i_i_3_i_fu_2186_p3;
wire   [8:0] rhs_V_4_i_fu_2208_p1;
wire   [8:0] rhs_V_2_4_i_fu_2218_p1;
wire   [0:0] tmp_49_4_i_fu_2228_p2;
wire   [0:0] tmp_50_4_i_fu_2233_p2;
wire   [0:0] tmp_10_fu_2246_p2;
wire   [1:0] phitmp_i_i_4_i_fu_2238_p3;
wire   [8:0] rhs_V_5_i_fu_2260_p1;
wire   [8:0] rhs_V_2_5_i_fu_2270_p1;
wire   [0:0] tmp_49_5_i_fu_2280_p2;
wire   [0:0] tmp_50_5_i_fu_2285_p2;
wire   [0:0] tmp_12_fu_2298_p2;
wire   [1:0] phitmp_i_i_5_i_fu_2290_p3;
wire   [8:0] rhs_V_6_i_fu_2312_p1;
wire   [8:0] rhs_V_2_6_i_fu_2322_p1;
wire   [0:0] tmp_49_6_i_fu_2332_p2;
wire   [0:0] tmp_50_6_i_fu_2337_p2;
wire   [0:0] tmp_14_fu_2350_p2;
wire   [1:0] phitmp_i_i_6_i_fu_2342_p3;
wire   [8:0] rhs_V_7_i_fu_2364_p1;
wire   [8:0] rhs_V_2_7_i_fu_2374_p1;
wire   [0:0] tmp_49_7_i_fu_2384_p2;
wire   [0:0] tmp_50_7_i_fu_2389_p2;
wire   [0:0] tmp_16_fu_2402_p2;
wire   [1:0] phitmp_i_i_7_i_fu_2394_p3;
wire   [1:0] flag_val_V_assign_lo_2_fu_2096_p3;
wire   [1:0] flag_val_V_assign_lo_4_fu_2148_p3;
wire   [1:0] flag_val_V_assign_lo_6_fu_2200_p3;
wire   [1:0] flag_val_V_assign_lo_8_fu_2252_p3;
wire   [1:0] flag_val_V_assign_lo_15_fu_2304_p3;
wire   [1:0] flag_val_V_assign_lo_11_fu_2356_p3;
wire   [1:0] flag_val_V_assign_lo_13_fu_2408_p3;
wire   [0:0] tmp_55_1_i_fu_2506_p2;
wire   [0:0] tmp_57_1_i_fu_2510_p2;
wire   [0:0] tmp_5_fu_2522_p2;
wire   [1:0] phitmp1_i_i_1_i_fu_2514_p3;
wire   [0:0] tmp_55_2_i_fu_2536_p2;
wire   [0:0] tmp_57_2_i_fu_2540_p2;
wire   [0:0] tmp_7_fu_2552_p2;
wire   [1:0] phitmp1_i_i_2_i_fu_2544_p3;
wire   [0:0] tmp_55_3_i_fu_2566_p2;
wire   [0:0] tmp_57_3_i_fu_2570_p2;
wire   [0:0] tmp_9_fu_2582_p2;
wire   [1:0] phitmp1_i_i_3_i_fu_2574_p3;
wire   [0:0] tmp_55_4_i_fu_2596_p2;
wire   [0:0] tmp_57_4_i_fu_2600_p2;
wire   [0:0] tmp_11_fu_2612_p2;
wire   [1:0] phitmp1_i_i_4_i_fu_2604_p3;
wire   [0:0] tmp_55_5_i_fu_2626_p2;
wire   [0:0] tmp_57_5_i_fu_2630_p2;
wire   [0:0] tmp_13_fu_2642_p2;
wire   [1:0] phitmp1_i_i_5_i_fu_2634_p3;
wire   [0:0] tmp_55_6_i_fu_2656_p2;
wire   [0:0] tmp_57_6_i_fu_2660_p2;
wire   [0:0] tmp_15_fu_2672_p2;
wire   [1:0] phitmp1_i_i_6_i_fu_2664_p3;
wire   [0:0] tmp_55_7_i_fu_2686_p2;
wire   [0:0] tmp_57_7_i_fu_2690_p2;
wire   [0:0] tmp_17_fu_2702_p2;
wire   [1:0] phitmp1_i_i_7_i_fu_2694_p3;
wire   [0:0] tmp_16_i_fu_2760_p2;
wire   [3:0] phitmp42_op_op_cast_s_fu_2752_p3;
wire   [3:0] count_1_i_0_op_op_fu_2744_p3;
wire   [0:0] tmp_17_i_fu_2782_p2;
wire   [3:0] phitmp41_op_cast_i_c_fu_2774_p3;
wire   [3:0] count_1_i_2_op_op_i_fu_2766_p3;
wire   [0:0] or_cond11_i_fu_2740_p2;
wire   [0:0] tmp_18_i_fu_2804_p2;
wire   [3:0] phitmp1_cast_i_cast_s_fu_2796_p3;
wire   [3:0] count_1_i_4_op_i_fu_2788_p3;
wire   [0:0] tmp_56_7_i_fu_2818_p2;
wire   [3:0] count_1_i_6_i_fu_2810_p3;
wire   [0:0] or_cond12_i_fu_2823_p2;
wire   [0:0] tmp_58_7_i_fu_2828_p2;
wire   [1:0] flag_val_V_assign_lo_3_fu_2528_p3;
wire   [0:0] tmp_54_8_i_fu_2854_p2;
wire   [3:0] count_1_i_7_i_fu_2846_p3;
wire   [3:0] count_8_i_fu_2865_p2;
wire   [0:0] or_cond13_i_fu_2859_p2;
wire   [0:0] tmp_58_8_i_fu_2871_p2;
wire   [0:0] not_or_cond13_i_fu_2883_p2;
wire   [3:0] phitmp2_i_fu_2877_p2;
wire   [1:0] flag_val_V_assign_lo_5_fu_2558_p3;
wire   [0:0] tmp_54_9_i_fu_2903_p2;
wire   [0:0] tmp_56_9_i_fu_2909_p2;
wire   [3:0] count_1_i_8_i_fu_2895_p3;
wire   [0:0] not_or_cond14_i_demo_fu_2927_p2;
wire   [0:0] tmp_58_9_i_fu_2921_p2;
wire   [0:0] not_or_cond14_i_fu_2933_p2;
wire   [0:0] or_cond14_i_fu_2915_p2;
wire   [1:0] flag_val_V_assign_lo_7_fu_2588_p3;
wire   [0:0] tmp_54_i_fu_2953_p2;
wire   [0:0] tmp_56_i_60_fu_2959_p2;
wire   [3:0] count_1_i_9_i_fu_2945_p3;
wire   [3:0] count_i_fu_2971_p2;
wire   [0:0] not_or_cond15_i_demo_fu_2989_p2;
wire   [0:0] tmp_58_i_fu_2977_p2;
wire   [0:0] not_or_cond15_i_fu_2995_p2;
wire   [0:0] or_cond15_i_fu_2965_p2;
wire   [3:0] phitmp3_i_fu_2983_p2;
wire   [1:0] flag_val_V_assign_lo_9_fu_2618_p3;
wire   [0:0] tmp_54_10_i_fu_3015_p2;
wire   [0:0] tmp_56_8_i_fu_3021_p2;
wire   [3:0] count_1_i_i_fu_3007_p3;
wire   [0:0] not_or_cond16_i_demo_fu_3039_p2;
wire   [0:0] tmp_58_1_i_fu_3033_p2;
wire   [0:0] not_or_cond16_i_fu_3045_p2;
wire   [0:0] or_cond16_i_fu_3027_p2;
wire   [1:0] flag_val_V_assign_lo_10_fu_2648_p3;
wire   [0:0] tmp_54_11_i_fu_3065_p2;
wire   [0:0] tmp_56_10_i_fu_3071_p2;
wire   [3:0] count_1_i_1_i_fu_3057_p3;
wire   [3:0] count_1_i_fu_3083_p2;
wire   [0:0] not_or_cond17_i_demo_fu_3101_p2;
wire   [0:0] tmp_58_2_i_fu_3089_p2;
wire   [0:0] not_or_cond17_i_fu_3107_p2;
wire   [0:0] or_cond17_i_fu_3077_p2;
wire   [3:0] phitmp4_i_fu_3095_p2;
wire   [1:0] flag_val_V_assign_lo_12_fu_2678_p3;
wire   [0:0] tmp_54_12_i_fu_3127_p2;
wire   [0:0] tmp_56_11_i_fu_3133_p2;
wire   [3:0] count_1_i_2_i_fu_3119_p3;
wire   [0:0] not_or_cond18_i_demo_fu_3151_p2;
wire   [0:0] tmp_58_3_i_fu_3145_p2;
wire   [0:0] not_or_cond18_i_fu_3157_p2;
wire   [0:0] or_cond18_i_fu_3139_p2;
wire   [3:0] count_1_i_3_i_fu_3169_p3;
wire   [1:0] flag_val_V_assign_lo_14_fu_2708_p3;
wire   [0:0] tmp_54_13_i_fu_3181_p2;
wire   [0:0] tmp_56_12_i_fu_3187_p2;
wire   [4:0] count_1_i_3_cast_i_fu_3177_p1;
wire   [4:0] count_2_i_fu_3199_p2;
wire   [0:0] not_or_cond19_i_demo_fu_3217_p2;
wire   [0:0] tmp_58_4_i_fu_3205_p2;
wire   [0:0] not_or_cond19_i_fu_3223_p2;
wire   [0:0] or_cond19_i_fu_3193_p2;
wire   [4:0] phitmp5_i_fu_3211_p2;
wire   [0:0] tmp_54_14_i_fu_3243_p2;
wire   [0:0] not_or_cond11_i_demo_fu_3253_p2;
wire   [0:0] iscorner_2_i_7_i_fu_2840_p2;
wire   [0:0] p_iscorner_0_i_8_i_fu_2889_p2;
wire   [0:0] p_iscorner_0_i_9_i_fu_2939_p2;
wire   [0:0] p_iscorner_0_i_i_fu_3001_p2;
wire   [0:0] tmp8_fu_3269_p2;
wire   [0:0] tmp7_fu_3263_p2;
wire   [0:0] p_iscorner_0_i_1_i_fu_3051_p2;
wire   [0:0] p_iscorner_0_i_2_i_fu_3113_p2;
wire   [0:0] p_iscorner_0_i_3_i_fu_3163_p2;
wire   [0:0] p_iscorner_0_i_4_i_fu_3229_p2;
wire   [0:0] tmp_58_5_i_fu_3353_p2;
wire   [0:0] not_or_cond20_i_fu_3358_p2;
wire   [4:0] count_1_i_5_i_fu_3369_p3;
wire   [4:0] count_3_i_fu_3375_p2;
wire   [0:0] tmp_58_6_i_fu_3381_p2;
wire   [0:0] not_or_cond5_i_fu_3393_p2;
wire   [4:0] phitmp6_i_fu_3387_p2;
wire   [4:0] count_1_i_10_i_fu_3404_p3;
wire   [0:0] not_or_cond6_i_demor_fu_3417_p2;
wire   [0:0] tmp_58_10_i_fu_3411_p2;
wire   [0:0] not_or_cond6_i_fu_3421_p2;
wire   [4:0] count_1_i_11_i_fu_3433_p3;
wire   [4:0] count_4_i_fu_3440_p2;
wire   [0:0] not_or_cond7_i_demor_fu_3458_p2;
wire   [0:0] tmp_58_11_i_fu_3446_p2;
wire   [0:0] not_or_cond7_i_fu_3462_p2;
wire   [4:0] phitmp7_i_fu_3452_p2;
wire   [4:0] count_1_i_12_i_fu_3474_p3;
wire   [0:0] not_or_cond8_i_demor_fu_3487_p2;
wire   [0:0] tmp_58_12_i_fu_3481_p2;
wire   [0:0] not_or_cond8_i_fu_3491_p2;
wire   [4:0] count_1_i_13_i_fu_3503_p3;
wire   [4:0] count_5_i_fu_3510_p2;
wire   [0:0] not_or_cond9_i_demor_fu_3528_p2;
wire   [0:0] tmp_58_13_i_fu_3516_p2;
wire   [0:0] not_or_cond9_i_fu_3532_p2;
wire   [4:0] phitmp8_i_fu_3522_p2;
wire   [4:0] count_1_i_14_i_fu_3544_p3;
wire   [0:0] not_or_cond10_i_demo_fu_3557_p2;
wire   [0:0] tmp_58_14_i_fu_3551_p2;
wire   [0:0] not_or_cond10_i_fu_3561_p2;
wire   [4:0] count_1_i_15_i_fu_3573_p3;
wire   [4:0] count_6_i_fu_3580_p2;
wire   [0:0] tmp_58_15_i_fu_3586_p2;
wire   [4:0] phitmp9_i_fu_3592_p2;
wire   [0:0] tmp4_fu_3609_p2;
wire   [0:0] tmp_58_16_i1_fu_3603_p2;
wire   [0:0] tmp9_fu_3619_p2;
wire   [0:0] p_iscorner_0_i_5_i_fu_3363_p2;
wire   [0:0] p_iscorner_0_i_6_i_fu_3398_p2;
wire   [0:0] p_iscorner_0_i_7_i_fu_3427_p2;
wire   [0:0] p_iscorner_0_i_10_i_fu_3468_p2;
wire   [0:0] tmp15_fu_3634_p2;
wire   [0:0] tmp14_fu_3628_p2;
wire   [0:0] p_iscorner_0_i_11_i_fu_3497_p2;
wire   [0:0] p_iscorner_0_i_12_i_fu_3538_p2;
wire   [0:0] p_iscorner_0_i_14_i_fu_3598_p2;
wire   [0:0] p_iscorner_0_i_15_i_fu_3613_p2;
wire   [0:0] tmp19_fu_3652_p2;
wire   [0:0] p_iscorner_0_i_13_i_fu_3567_p2;
wire   [0:0] tmp18_fu_3658_p2;
wire   [0:0] tmp17_fu_3646_p2;
wire   [0:0] tmp16_fu_3664_p2;
wire   [0:0] tmp13_fu_3640_p2;
wire   [0:0] tmp12_fu_3670_p2;
wire   [0:0] tmp5_fu_3623_p2;
wire   [15:0] tmp_32_fu_4075_p1;
wire   [0:0] tmp_103_i_fu_4099_p2;
wire   [0:0] tmp_103_1_i_fu_4104_p2;
wire   [0:0] tmp26_fu_4114_p2;
wire   [0:0] tmp28_fu_4125_p2;
wire   [0:0] tmp_103_2_i_fu_4109_p2;
wire   [0:0] tmp27_fu_4129_p2;
wire   [0:0] tmp25_fu_4120_p2;
wire   [0:0] tmp24_fu_4135_p2;
wire   [0:0] tmp_18_fu_4141_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_2580;
reg    ap_condition_2583;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
end

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_0_V_address0),
    .ce0(k_buf_val_0_V_ce0),
    .q0(k_buf_val_0_V_q0),
    .address1(k_buf_val_0_V_addr_reg_4587),
    .ce1(k_buf_val_0_V_ce1),
    .we1(k_buf_val_0_V_we1),
    .d1(k_buf_val_1_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_1_V_address0),
    .ce0(k_buf_val_1_V_ce0),
    .q0(k_buf_val_1_V_q0),
    .address1(k_buf_val_1_V_addr_reg_4593),
    .ce1(k_buf_val_1_V_ce1),
    .we1(k_buf_val_1_V_we1),
    .d1(k_buf_val_2_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_2_V_address0),
    .ce0(k_buf_val_2_V_ce0),
    .q0(k_buf_val_2_V_q0),
    .address1(k_buf_val_2_V_addr_reg_4599),
    .ce1(k_buf_val_2_V_ce1),
    .we1(k_buf_val_2_V_we1),
    .d1(k_buf_val_3_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_3_V_address0),
    .ce0(k_buf_val_3_V_ce0),
    .q0(k_buf_val_3_V_q0),
    .address1(k_buf_val_3_V_addr_reg_4605),
    .ce1(k_buf_val_3_V_ce1),
    .we1(k_buf_val_3_V_we1),
    .d1(k_buf_val_4_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_4_V_address0),
    .ce0(k_buf_val_4_V_ce0),
    .q0(k_buf_val_4_V_q0),
    .address1(k_buf_val_4_V_addr_reg_4611),
    .ce1(k_buf_val_4_V_ce1),
    .we1(k_buf_val_4_V_we1),
    .d1(k_buf_val_5_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_5_V_address0),
    .ce0(k_buf_val_5_V_ce0),
    .q0(k_buf_val_5_V_q0),
    .address1(k_buf_val_5_V_addr_reg_4617),
    .ce1(k_buf_val_5_V_ce1),
    .we1(k_buf_val_5_V_we1),
    .d1(p_src_data_stream_V_dout)
);

FAST_t_opr_core_bkbM #(
    .DataWidth( 16 ),
    .AddressRange( 1927 ),
    .AddressWidth( 11 ))
core_buf_val_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(core_buf_val_0_V_address0),
    .ce0(core_buf_val_0_V_ce0),
    .q0(core_buf_val_0_V_q0),
    .address1(core_buf_val_0_V_ad_reg_4623),
    .ce1(core_buf_val_0_V_ce1),
    .we1(core_buf_val_0_V_we1),
    .d1(core_buf_val_1_V_q0)
);

FAST_t_opr_core_bkbM #(
    .DataWidth( 16 ),
    .AddressRange( 1927 ),
    .AddressWidth( 11 ))
core_buf_val_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(core_buf_val_1_V_address0),
    .ce0(core_buf_val_1_V_ce0),
    .q0(core_buf_val_1_V_q0),
    .address1(core_buf_val_1_V_ad_reg_4629_pp0_iter10_reg),
    .ce1(core_buf_val_1_V_ce1),
    .we1(core_buf_val_1_V_we1),
    .d1(core_win_val_2_V_2_fu_4091_p3)
);

min_int_s tmp_61_1_i_min_int_s_fu_609(
    .ap_ready(tmp_61_1_i_min_int_s_fu_609_ap_ready),
    .x(flag_d_assign_1_i_fu_3298_p1),
    .y(flag_d_assign_2_i_fu_3308_p1),
    .ap_return(tmp_61_1_i_min_int_s_fu_609_ap_return)
);

min_int_s tmp_61_3_i_min_int_s_fu_615(
    .ap_ready(tmp_61_3_i_min_int_s_fu_615_ap_ready),
    .x(flag_d_assign_3_i_fu_3318_p1),
    .y(flag_d_assign_4_i_fu_3328_p1),
    .ap_return(tmp_61_3_i_min_int_s_fu_615_ap_return)
);

min_int_s tmp_61_5_i_min_int_s_fu_621(
    .ap_ready(tmp_61_5_i_min_int_s_fu_621_ap_ready),
    .x(flag_d_assign_5_i_fu_3338_p1),
    .y(flag_d_assign_6_i_fu_3343_p1),
    .ap_return(tmp_61_5_i_min_int_s_fu_621_ap_return)
);

min_int_s tmp_61_7_i_min_int_s_fu_627(
    .ap_ready(tmp_61_7_i_min_int_s_fu_627_ap_ready),
    .x(flag_d_assign_7_i_fu_3348_p1),
    .y(flag_d_assign_8_i_fu_3293_p1),
    .ap_return(tmp_61_7_i_min_int_s_fu_627_ap_return)
);

min_int_s tmp_61_9_i_min_int_s_fu_633(
    .ap_ready(tmp_61_9_i_min_int_s_fu_633_ap_ready),
    .x(flag_d_assign_9_i_fu_3303_p1),
    .y(flag_d_assign_10_i_fu_3313_p1),
    .ap_return(tmp_61_9_i_min_int_s_fu_633_ap_return)
);

min_int_s tmp_61_i_min_int_s_fu_639(
    .ap_ready(tmp_61_i_min_int_s_fu_639_ap_ready),
    .x(flag_d_assign_11_i_fu_3323_p1),
    .y(flag_d_assign_12_i_fu_3333_p1),
    .ap_return(tmp_61_i_min_int_s_fu_639_ap_return)
);

min_int_s tmp_61_2_i_min_int_s_fu_645(
    .ap_ready(tmp_61_2_i_min_int_s_fu_645_ap_ready),
    .x(flag_d_assign_13_i_fu_3779_p1),
    .y(flag_d_assign_14_i_fu_3784_p1),
    .ap_return(tmp_61_2_i_min_int_s_fu_645_ap_return)
);

min_int_s tmp_61_4_i_min_int_s_fu_651(
    .ap_ready(tmp_61_4_i_min_int_s_fu_651_ap_ready),
    .x(flag_d_assign_15_i_fu_3789_p1),
    .y(flag_d_assign_16_i_fu_3774_p1),
    .ap_return(tmp_61_4_i_min_int_s_fu_651_ap_return)
);

min_int_s tmp_68_1_i_min_int_s_fu_657(
    .ap_ready(tmp_68_1_i_min_int_s_fu_657_ap_ready),
    .x(grp_reg_int_s_fu_3682_ap_return),
    .y(grp_reg_int_s_fu_3696_ap_return),
    .ap_return(tmp_68_1_i_min_int_s_fu_657_ap_return)
);

min_int_s tmp_68_3_i_min_int_s_fu_663(
    .ap_ready(tmp_68_3_i_min_int_s_fu_663_ap_ready),
    .x(grp_reg_int_s_fu_3696_ap_return),
    .y(grp_reg_int_s_fu_3712_ap_return),
    .ap_return(tmp_68_3_i_min_int_s_fu_663_ap_return)
);

min_int_s tmp_68_5_i_min_int_s_fu_669(
    .ap_ready(tmp_68_5_i_min_int_s_fu_669_ap_ready),
    .x(grp_reg_int_s_fu_3712_ap_return),
    .y(grp_reg_int_s_fu_3728_ap_return),
    .ap_return(tmp_68_5_i_min_int_s_fu_669_ap_return)
);

min_int_s tmp_68_7_i_min_int_s_fu_675(
    .ap_ready(tmp_68_7_i_min_int_s_fu_675_ap_ready),
    .x(grp_reg_int_s_fu_3728_ap_return),
    .y(grp_reg_int_s_fu_3744_ap_return),
    .ap_return(tmp_68_7_i_min_int_s_fu_675_ap_return)
);

min_int_s tmp_68_9_i_min_int_s_fu_681(
    .ap_ready(tmp_68_9_i_min_int_s_fu_681_ap_ready),
    .x(grp_reg_int_s_fu_3744_ap_return),
    .y(grp_reg_int_s_fu_3760_ap_return),
    .ap_return(tmp_68_9_i_min_int_s_fu_681_ap_return)
);

min_int_s tmp_68_i_min_int_s_fu_687(
    .ap_ready(tmp_68_i_min_int_s_fu_687_ap_ready),
    .x(flag_d_min2_11_reg_5047),
    .y(grp_reg_int_s_fu_3794_ap_return),
    .ap_return(tmp_68_i_min_int_s_fu_687_ap_return)
);

min_int_s tmp_68_2_i_min_int_s_fu_693(
    .ap_ready(tmp_68_2_i_min_int_s_fu_693_ap_ready),
    .x(grp_reg_int_s_fu_3794_ap_return),
    .y(grp_reg_int_s_fu_3810_ap_return),
    .ap_return(tmp_68_2_i_min_int_s_fu_693_ap_return)
);

min_int_s tmp_68_4_i_min_int_s_fu_699(
    .ap_ready(tmp_68_4_i_min_int_s_fu_699_ap_ready),
    .x(grp_reg_int_s_fu_3810_ap_return),
    .y(flag_d_min2_1_reg_5037),
    .ap_return(tmp_68_4_i_min_int_s_fu_699_ap_return)
);

min_int_s tmp_75_1_i_min_int_s_fu_705(
    .ap_ready(tmp_75_1_i_min_int_s_fu_705_ap_ready),
    .x(grp_reg_int_s_fu_3826_ap_return),
    .y(grp_reg_int_s_fu_3854_ap_return),
    .ap_return(tmp_75_1_i_min_int_s_fu_705_ap_return)
);

min_int_s tmp_75_3_i_min_int_s_fu_711(
    .ap_ready(tmp_75_3_i_min_int_s_fu_711_ap_ready),
    .x(grp_reg_int_s_fu_3840_ap_return),
    .y(grp_reg_int_s_fu_3870_ap_return),
    .ap_return(tmp_75_3_i_min_int_s_fu_711_ap_return)
);

min_int_s tmp_75_5_i_min_int_s_fu_717(
    .ap_ready(tmp_75_5_i_min_int_s_fu_717_ap_ready),
    .x(grp_reg_int_s_fu_3854_ap_return),
    .y(grp_reg_int_s_fu_3884_ap_return),
    .ap_return(tmp_75_5_i_min_int_s_fu_717_ap_return)
);

min_int_s tmp_75_7_i_min_int_s_fu_723(
    .ap_ready(tmp_75_7_i_min_int_s_fu_723_ap_ready),
    .x(flag_d_min4_7_reg_5077),
    .y(grp_reg_int_s_fu_3898_ap_return),
    .ap_return(tmp_75_7_i_min_int_s_fu_723_ap_return)
);

min_int_s tmp_75_9_i_min_int_s_fu_729(
    .ap_ready(tmp_75_9_i_min_int_s_fu_729_ap_ready),
    .x(flag_d_min4_9_reg_5087),
    .y(grp_reg_int_s_fu_3914_ap_return),
    .ap_return(tmp_75_9_i_min_int_s_fu_729_ap_return)
);

min_int_s tmp_75_i_min_int_s_fu_735(
    .ap_ready(tmp_75_i_min_int_s_fu_735_ap_ready),
    .x(grp_reg_int_s_fu_3898_ap_return),
    .y(grp_reg_int_s_fu_3930_ap_return),
    .ap_return(tmp_75_i_min_int_s_fu_735_ap_return)
);

min_int_s tmp_75_2_i_min_int_s_fu_741(
    .ap_ready(tmp_75_2_i_min_int_s_fu_741_ap_ready),
    .x(grp_reg_int_s_fu_3914_ap_return),
    .y(flag_d_min4_1_reg_5057),
    .ap_return(tmp_75_2_i_min_int_s_fu_741_ap_return)
);

min_int_s tmp_75_4_i_min_int_s_fu_747(
    .ap_ready(tmp_75_4_i_min_int_s_fu_747_ap_ready),
    .x(grp_reg_int_s_fu_3930_ap_return),
    .y(flag_d_min4_3_reg_5067),
    .ap_return(tmp_75_4_i_min_int_s_fu_747_ap_return)
);

min_int_s tmp_83_i_min_int_s_fu_753(
    .ap_ready(tmp_83_i_min_int_s_fu_753_ap_ready),
    .x(grp_reg_int_s_fu_3946_ap_return),
    .y(flag_d_assign_16_i_reg_5013_pp0_iter6_reg),
    .ap_return(tmp_83_i_min_int_s_fu_753_ap_return)
);

min_int_s tmp_86_i_min_int_s_fu_759(
    .ap_ready(tmp_86_i_min_int_s_fu_759_ap_ready),
    .x(grp_reg_int_s_fu_3946_ap_return),
    .y(flag_d_assign_9_i_reg_4949_pp0_iter6_reg),
    .ap_return(tmp_86_i_min_int_s_fu_759_ap_return)
);

min_int_s tmp_83_1_i_min_int_s_fu_765(
    .ap_ready(tmp_83_1_i_min_int_s_fu_765_ap_ready),
    .x(grp_reg_int_s_fu_3962_ap_return),
    .y(flag_d_assign_2_i_reg_4955_pp0_iter6_reg),
    .ap_return(tmp_83_1_i_min_int_s_fu_765_ap_return)
);

min_int_s tmp_86_1_i_min_int_s_fu_771(
    .ap_ready(tmp_86_1_i_min_int_s_fu_771_ap_ready),
    .x(grp_reg_int_s_fu_3962_ap_return),
    .y(flag_d_assign_11_i_reg_4973_pp0_iter6_reg),
    .ap_return(tmp_86_1_i_min_int_s_fu_771_ap_return)
);

min_int_s tmp_83_2_i_min_int_s_fu_777(
    .ap_ready(tmp_83_2_i_min_int_s_fu_777_ap_ready),
    .x(grp_reg_int_s_fu_3978_ap_return),
    .y(flag_d_assign_4_i_reg_4979_pp0_iter6_reg),
    .ap_return(tmp_83_2_i_min_int_s_fu_777_ap_return)
);

min_int_s tmp_86_2_i_min_int_s_fu_783(
    .ap_ready(tmp_86_2_i_min_int_s_fu_783_ap_ready),
    .x(grp_reg_int_s_fu_3978_ap_return),
    .y(flag_d_assign_13_i_reg_5019_pp0_iter6_reg),
    .ap_return(tmp_86_2_i_min_int_s_fu_783_ap_return)
);

min_int_s b0_1_i_min_int_s_fu_789(
    .ap_ready(b0_1_i_min_int_s_fu_789_ap_ready),
    .x(b0_1_i_min_int_s_fu_789_x),
    .y(tmp_91_i_max_int_s_fu_1132_ap_return),
    .ap_return(b0_1_i_min_int_s_fu_789_ap_return)
);

min_int_s b0_2_i_min_int_s_fu_795(
    .ap_ready(b0_2_i_min_int_s_fu_795_ap_ready),
    .x(b0_1_i_min_int_s_fu_789_ap_return),
    .y(tmp_94_i_max_int_s_fu_1139_ap_return),
    .ap_return(b0_2_i_min_int_s_fu_795_ap_return)
);

min_int_s b0_1_1_i_min_int_s_fu_802(
    .ap_ready(b0_1_1_i_min_int_s_fu_802_ap_ready),
    .x(b0_2_i_min_int_s_fu_795_ap_return),
    .y(tmp_91_1_i_max_int_s_fu_1146_ap_return),
    .ap_return(b0_1_1_i_min_int_s_fu_802_ap_return)
);

min_int_s b0_2_1_i_min_int_s_fu_809(
    .ap_ready(b0_2_1_i_min_int_s_fu_809_ap_ready),
    .x(b0_1_1_i_min_int_s_fu_802_ap_return),
    .y(tmp_94_1_i_max_int_s_fu_1153_ap_return),
    .ap_return(b0_2_1_i_min_int_s_fu_809_ap_return)
);

min_int_s tmp_83_3_i_min_int_s_fu_816(
    .ap_ready(tmp_83_3_i_min_int_s_fu_816_ap_ready),
    .x(grp_reg_int_s_fu_3994_ap_return),
    .y(flag_d_assign_6_i_reg_4997_pp0_iter7_reg),
    .ap_return(tmp_83_3_i_min_int_s_fu_816_ap_return)
);

min_int_s tmp_86_3_i_min_int_s_fu_822(
    .ap_ready(tmp_86_3_i_min_int_s_fu_822_ap_ready),
    .x(grp_reg_int_s_fu_3994_ap_return),
    .y(flag_d_assign_15_i_reg_5031_pp0_iter7_reg),
    .ap_return(tmp_86_3_i_min_int_s_fu_822_ap_return)
);

min_int_s tmp_83_4_i_min_int_s_fu_828(
    .ap_ready(tmp_83_4_i_min_int_s_fu_828_ap_ready),
    .x(grp_reg_int_s_fu_4010_ap_return),
    .y(flag_d_assign_8_i_reg_4937_pp0_iter7_reg),
    .ap_return(tmp_83_4_i_min_int_s_fu_828_ap_return)
);

min_int_s tmp_86_4_i_min_int_s_fu_834(
    .ap_ready(tmp_86_4_i_min_int_s_fu_834_ap_ready),
    .x(grp_reg_int_s_fu_4010_ap_return),
    .y(flag_d_assign_1_i_reg_4943_pp0_iter7_reg),
    .ap_return(tmp_86_4_i_min_int_s_fu_834_ap_return)
);

min_int_s b0_1_2_i_min_int_s_fu_840(
    .ap_ready(b0_1_2_i_min_int_s_fu_840_ap_ready),
    .x(b0_2_1_i_reg_5142),
    .y(tmp_91_2_i_reg_5147),
    .ap_return(b0_1_2_i_min_int_s_fu_840_ap_return)
);

min_int_s b0_2_2_i_min_int_s_fu_846(
    .ap_ready(b0_2_2_i_min_int_s_fu_846_ap_ready),
    .x(b0_1_2_i_min_int_s_fu_840_ap_return),
    .y(tmp_94_2_i_reg_5152),
    .ap_return(b0_2_2_i_min_int_s_fu_846_ap_return)
);

min_int_s b0_1_3_i_min_int_s_fu_853(
    .ap_ready(b0_1_3_i_min_int_s_fu_853_ap_ready),
    .x(b0_2_2_i_min_int_s_fu_846_ap_return),
    .y(tmp_91_3_i_max_int_s_fu_1209_ap_return),
    .ap_return(b0_1_3_i_min_int_s_fu_853_ap_return)
);

min_int_s b0_2_3_i_min_int_s_fu_860(
    .ap_ready(b0_2_3_i_min_int_s_fu_860_ap_ready),
    .x(b0_1_3_i_min_int_s_fu_853_ap_return),
    .y(tmp_94_3_i_max_int_s_fu_1216_ap_return),
    .ap_return(b0_2_3_i_min_int_s_fu_860_ap_return)
);

min_int_s b0_1_4_i_min_int_s_fu_867(
    .ap_ready(b0_1_4_i_min_int_s_fu_867_ap_ready),
    .x(b0_2_3_i_min_int_s_fu_860_ap_return),
    .y(tmp_91_4_i_max_int_s_fu_1223_ap_return),
    .ap_return(b0_1_4_i_min_int_s_fu_867_ap_return)
);

min_int_s tmp_83_5_i_min_int_s_fu_874(
    .ap_ready(tmp_83_5_i_min_int_s_fu_874_ap_ready),
    .x(grp_reg_int_s_fu_4026_ap_return),
    .y(flag_d_assign_10_i_reg_4961_pp0_iter8_reg),
    .ap_return(tmp_83_5_i_min_int_s_fu_874_ap_return)
);

min_int_s tmp_86_5_i_min_int_s_fu_880(
    .ap_ready(tmp_86_5_i_min_int_s_fu_880_ap_ready),
    .x(grp_reg_int_s_fu_4026_ap_return),
    .y(flag_d_assign_3_i_reg_4967_pp0_iter8_reg),
    .ap_return(tmp_86_5_i_min_int_s_fu_880_ap_return)
);

min_int_s tmp_83_6_i_min_int_s_fu_886(
    .ap_ready(tmp_83_6_i_min_int_s_fu_886_ap_ready),
    .x(grp_reg_int_s_fu_4040_ap_return),
    .y(flag_d_assign_12_i_reg_4985_pp0_iter8_reg),
    .ap_return(tmp_83_6_i_min_int_s_fu_886_ap_return)
);

min_int_s tmp_86_6_i_min_int_s_fu_892(
    .ap_ready(tmp_86_6_i_min_int_s_fu_892_ap_ready),
    .x(grp_reg_int_s_fu_4040_ap_return),
    .y(flag_d_assign_5_i_reg_4991_pp0_iter8_reg),
    .ap_return(tmp_86_6_i_min_int_s_fu_892_ap_return)
);

min_int_s tmp_83_7_i_min_int_s_fu_898(
    .ap_ready(tmp_83_7_i_min_int_s_fu_898_ap_ready),
    .x(grp_reg_int_s_fu_4054_ap_return),
    .y(flag_d_assign_14_i_reg_5025_pp0_iter8_reg),
    .ap_return(tmp_83_7_i_min_int_s_fu_898_ap_return)
);

min_int_s tmp_86_7_i_min_int_s_fu_904(
    .ap_ready(tmp_86_7_i_min_int_s_fu_904_ap_ready),
    .x(grp_reg_int_s_fu_4054_ap_return),
    .y(flag_d_assign_7_i_reg_5003_pp0_iter8_reg),
    .ap_return(tmp_86_7_i_min_int_s_fu_904_ap_return)
);

min_int_s b0_2_4_i_min_int_s_fu_910(
    .ap_ready(b0_2_4_i_min_int_s_fu_910_ap_ready),
    .x(b0_1_4_i_reg_5167),
    .y(tmp_94_4_i_reg_5172),
    .ap_return(b0_2_4_i_min_int_s_fu_910_ap_return)
);

min_int_s b0_1_5_i_min_int_s_fu_916(
    .ap_ready(b0_1_5_i_min_int_s_fu_916_ap_ready),
    .x(b0_2_4_i_min_int_s_fu_910_ap_return),
    .y(tmp_91_5_i_max_int_s_fu_1274_ap_return),
    .ap_return(b0_1_5_i_min_int_s_fu_916_ap_return)
);

min_int_s b0_2_5_i_min_int_s_fu_923(
    .ap_ready(b0_2_5_i_min_int_s_fu_923_ap_ready),
    .x(b0_1_5_i_min_int_s_fu_916_ap_return),
    .y(tmp_94_5_i_max_int_s_fu_1281_ap_return),
    .ap_return(b0_2_5_i_min_int_s_fu_923_ap_return)
);

min_int_s b0_1_6_i_min_int_s_fu_930(
    .ap_ready(b0_1_6_i_min_int_s_fu_930_ap_ready),
    .x(b0_2_5_i_min_int_s_fu_923_ap_return),
    .y(tmp_91_6_i_max_int_s_fu_1288_ap_return),
    .ap_return(b0_1_6_i_min_int_s_fu_930_ap_return)
);

min_int_s b0_2_6_i_min_int_s_fu_937(
    .ap_ready(b0_2_6_i_min_int_s_fu_937_ap_ready),
    .x(b0_1_6_i_min_int_s_fu_930_ap_return),
    .y(tmp_94_6_i_max_int_s_fu_1295_ap_return),
    .ap_return(b0_2_6_i_min_int_s_fu_937_ap_return)
);

min_int_s b0_1_7_i_min_int_s_fu_944(
    .ap_ready(b0_1_7_i_min_int_s_fu_944_ap_ready),
    .x(b0_2_6_i_reg_5192),
    .y(tmp_91_7_i_reg_5197),
    .ap_return(b0_1_7_i_min_int_s_fu_944_ap_return)
);

min_int_s b0_2_7_i_min_int_s_fu_950(
    .ap_ready(b0_2_7_i_min_int_s_fu_950_ap_ready),
    .x(b0_1_7_i_min_int_s_fu_944_ap_return),
    .y(tmp_94_7_i_reg_5202),
    .ap_return(b0_2_7_i_min_int_s_fu_950_ap_return)
);

max_int_s tmp_63_1_i_max_int_s_fu_957(
    .ap_ready(tmp_63_1_i_max_int_s_fu_957_ap_ready),
    .x(flag_d_assign_1_i_fu_3298_p1),
    .y(flag_d_assign_2_i_fu_3308_p1),
    .ap_return(tmp_63_1_i_max_int_s_fu_957_ap_return)
);

max_int_s tmp_63_3_i_max_int_s_fu_963(
    .ap_ready(tmp_63_3_i_max_int_s_fu_963_ap_ready),
    .x(flag_d_assign_3_i_fu_3318_p1),
    .y(flag_d_assign_4_i_fu_3328_p1),
    .ap_return(tmp_63_3_i_max_int_s_fu_963_ap_return)
);

max_int_s tmp_63_5_i_max_int_s_fu_969(
    .ap_ready(tmp_63_5_i_max_int_s_fu_969_ap_ready),
    .x(flag_d_assign_5_i_fu_3338_p1),
    .y(flag_d_assign_6_i_fu_3343_p1),
    .ap_return(tmp_63_5_i_max_int_s_fu_969_ap_return)
);

max_int_s tmp_63_7_i_max_int_s_fu_975(
    .ap_ready(tmp_63_7_i_max_int_s_fu_975_ap_ready),
    .x(flag_d_assign_7_i_fu_3348_p1),
    .y(flag_d_assign_8_i_fu_3293_p1),
    .ap_return(tmp_63_7_i_max_int_s_fu_975_ap_return)
);

max_int_s tmp_63_9_i_max_int_s_fu_981(
    .ap_ready(tmp_63_9_i_max_int_s_fu_981_ap_ready),
    .x(flag_d_assign_9_i_fu_3303_p1),
    .y(flag_d_assign_10_i_fu_3313_p1),
    .ap_return(tmp_63_9_i_max_int_s_fu_981_ap_return)
);

max_int_s tmp_63_i_max_int_s_fu_987(
    .ap_ready(tmp_63_i_max_int_s_fu_987_ap_ready),
    .x(flag_d_assign_11_i_fu_3323_p1),
    .y(flag_d_assign_12_i_fu_3333_p1),
    .ap_return(tmp_63_i_max_int_s_fu_987_ap_return)
);

max_int_s tmp_63_2_i_max_int_s_fu_993(
    .ap_ready(tmp_63_2_i_max_int_s_fu_993_ap_ready),
    .x(flag_d_assign_13_i_fu_3779_p1),
    .y(flag_d_assign_14_i_fu_3784_p1),
    .ap_return(tmp_63_2_i_max_int_s_fu_993_ap_return)
);

max_int_s tmp_63_4_i_max_int_s_fu_999(
    .ap_ready(tmp_63_4_i_max_int_s_fu_999_ap_ready),
    .x(flag_d_assign_15_i_fu_3789_p1),
    .y(flag_d_assign_16_i_fu_3774_p1),
    .ap_return(tmp_63_4_i_max_int_s_fu_999_ap_return)
);

max_int_s tmp_70_1_i_max_int_s_fu_1005(
    .ap_ready(tmp_70_1_i_max_int_s_fu_1005_ap_ready),
    .x(grp_reg_int_s_fu_3689_ap_return),
    .y(grp_reg_int_s_fu_3704_ap_return),
    .ap_return(tmp_70_1_i_max_int_s_fu_1005_ap_return)
);

max_int_s tmp_70_3_i_max_int_s_fu_1011(
    .ap_ready(tmp_70_3_i_max_int_s_fu_1011_ap_ready),
    .x(grp_reg_int_s_fu_3704_ap_return),
    .y(grp_reg_int_s_fu_3720_ap_return),
    .ap_return(tmp_70_3_i_max_int_s_fu_1011_ap_return)
);

max_int_s tmp_70_5_i_max_int_s_fu_1017(
    .ap_ready(tmp_70_5_i_max_int_s_fu_1017_ap_ready),
    .x(grp_reg_int_s_fu_3720_ap_return),
    .y(grp_reg_int_s_fu_3736_ap_return),
    .ap_return(tmp_70_5_i_max_int_s_fu_1017_ap_return)
);

max_int_s tmp_70_7_i_max_int_s_fu_1023(
    .ap_ready(tmp_70_7_i_max_int_s_fu_1023_ap_ready),
    .x(grp_reg_int_s_fu_3736_ap_return),
    .y(grp_reg_int_s_fu_3752_ap_return),
    .ap_return(tmp_70_7_i_max_int_s_fu_1023_ap_return)
);

max_int_s tmp_70_9_i_max_int_s_fu_1029(
    .ap_ready(tmp_70_9_i_max_int_s_fu_1029_ap_ready),
    .x(grp_reg_int_s_fu_3752_ap_return),
    .y(grp_reg_int_s_fu_3767_ap_return),
    .ap_return(tmp_70_9_i_max_int_s_fu_1029_ap_return)
);

max_int_s tmp_70_i_max_int_s_fu_1035(
    .ap_ready(tmp_70_i_max_int_s_fu_1035_ap_ready),
    .x(flag_d_max2_11_reg_5052),
    .y(grp_reg_int_s_fu_3802_ap_return),
    .ap_return(tmp_70_i_max_int_s_fu_1035_ap_return)
);

max_int_s tmp_70_2_i_max_int_s_fu_1041(
    .ap_ready(tmp_70_2_i_max_int_s_fu_1041_ap_ready),
    .x(grp_reg_int_s_fu_3802_ap_return),
    .y(grp_reg_int_s_fu_3818_ap_return),
    .ap_return(tmp_70_2_i_max_int_s_fu_1041_ap_return)
);

max_int_s tmp_70_4_i_max_int_s_fu_1047(
    .ap_ready(tmp_70_4_i_max_int_s_fu_1047_ap_ready),
    .x(grp_reg_int_s_fu_3818_ap_return),
    .y(flag_d_max2_1_reg_5042),
    .ap_return(tmp_70_4_i_max_int_s_fu_1047_ap_return)
);

max_int_s tmp_77_1_i_max_int_s_fu_1053(
    .ap_ready(tmp_77_1_i_max_int_s_fu_1053_ap_ready),
    .x(grp_reg_int_s_fu_3833_ap_return),
    .y(grp_reg_int_s_fu_3862_ap_return),
    .ap_return(tmp_77_1_i_max_int_s_fu_1053_ap_return)
);

max_int_s tmp_77_3_i_max_int_s_fu_1059(
    .ap_ready(tmp_77_3_i_max_int_s_fu_1059_ap_ready),
    .x(grp_reg_int_s_fu_3847_ap_return),
    .y(grp_reg_int_s_fu_3877_ap_return),
    .ap_return(tmp_77_3_i_max_int_s_fu_1059_ap_return)
);

max_int_s tmp_77_5_i_max_int_s_fu_1065(
    .ap_ready(tmp_77_5_i_max_int_s_fu_1065_ap_ready),
    .x(grp_reg_int_s_fu_3862_ap_return),
    .y(grp_reg_int_s_fu_3891_ap_return),
    .ap_return(tmp_77_5_i_max_int_s_fu_1065_ap_return)
);

max_int_s tmp_77_7_i_max_int_s_fu_1071(
    .ap_ready(tmp_77_7_i_max_int_s_fu_1071_ap_ready),
    .x(flag_d_max4_7_reg_5082),
    .y(grp_reg_int_s_fu_3906_ap_return),
    .ap_return(tmp_77_7_i_max_int_s_fu_1071_ap_return)
);

max_int_s tmp_77_9_i_max_int_s_fu_1077(
    .ap_ready(tmp_77_9_i_max_int_s_fu_1077_ap_ready),
    .x(flag_d_max4_9_reg_5092),
    .y(grp_reg_int_s_fu_3922_ap_return),
    .ap_return(tmp_77_9_i_max_int_s_fu_1077_ap_return)
);

max_int_s tmp_77_i_max_int_s_fu_1083(
    .ap_ready(tmp_77_i_max_int_s_fu_1083_ap_ready),
    .x(grp_reg_int_s_fu_3906_ap_return),
    .y(grp_reg_int_s_fu_3938_ap_return),
    .ap_return(tmp_77_i_max_int_s_fu_1083_ap_return)
);

max_int_s tmp_77_2_i_max_int_s_fu_1089(
    .ap_ready(tmp_77_2_i_max_int_s_fu_1089_ap_ready),
    .x(grp_reg_int_s_fu_3922_ap_return),
    .y(flag_d_max4_1_reg_5062),
    .ap_return(tmp_77_2_i_max_int_s_fu_1089_ap_return)
);

max_int_s tmp_77_4_i_max_int_s_fu_1095(
    .ap_ready(tmp_77_4_i_max_int_s_fu_1095_ap_ready),
    .x(grp_reg_int_s_fu_3938_ap_return),
    .y(flag_d_max4_3_reg_5072),
    .ap_return(tmp_77_4_i_max_int_s_fu_1095_ap_return)
);

max_int_s a0_1_i_max_int_s_fu_1101(
    .ap_ready(a0_1_i_max_int_s_fu_1101_ap_ready),
    .x(a0_1_i_max_int_s_fu_1101_x),
    .y(tmp_83_i_min_int_s_fu_753_ap_return),
    .ap_return(a0_1_i_max_int_s_fu_1101_ap_return)
);

max_int_s a0_2_i_max_int_s_fu_1108(
    .ap_ready(a0_2_i_max_int_s_fu_1108_ap_ready),
    .x(a0_1_i_max_int_s_fu_1101_ap_return),
    .y(tmp_86_i_min_int_s_fu_759_ap_return),
    .ap_return(a0_2_i_max_int_s_fu_1108_ap_return)
);

max_int_s a0_1_1_i_max_int_s_fu_1116(
    .ap_ready(a0_1_1_i_max_int_s_fu_1116_ap_ready),
    .x(a0_2_i_max_int_s_fu_1108_ap_return),
    .y(tmp_83_1_i_min_int_s_fu_765_ap_return),
    .ap_return(a0_1_1_i_max_int_s_fu_1116_ap_return)
);

max_int_s a0_2_1_i_max_int_s_fu_1124(
    .ap_ready(a0_2_1_i_max_int_s_fu_1124_ap_ready),
    .x(a0_1_1_i_max_int_s_fu_1116_ap_return),
    .y(tmp_86_1_i_min_int_s_fu_771_ap_return),
    .ap_return(a0_2_1_i_max_int_s_fu_1124_ap_return)
);

max_int_s tmp_91_i_max_int_s_fu_1132(
    .ap_ready(tmp_91_i_max_int_s_fu_1132_ap_ready),
    .x(grp_reg_int_s_fu_3954_ap_return),
    .y(flag_d_assign_16_i_reg_5013_pp0_iter6_reg),
    .ap_return(tmp_91_i_max_int_s_fu_1132_ap_return)
);

max_int_s tmp_94_i_max_int_s_fu_1139(
    .ap_ready(tmp_94_i_max_int_s_fu_1139_ap_ready),
    .x(grp_reg_int_s_fu_3954_ap_return),
    .y(flag_d_assign_9_i_reg_4949_pp0_iter6_reg),
    .ap_return(tmp_94_i_max_int_s_fu_1139_ap_return)
);

max_int_s tmp_91_1_i_max_int_s_fu_1146(
    .ap_ready(tmp_91_1_i_max_int_s_fu_1146_ap_ready),
    .x(grp_reg_int_s_fu_3970_ap_return),
    .y(flag_d_assign_2_i_reg_4955_pp0_iter6_reg),
    .ap_return(tmp_91_1_i_max_int_s_fu_1146_ap_return)
);

max_int_s tmp_94_1_i_max_int_s_fu_1153(
    .ap_ready(tmp_94_1_i_max_int_s_fu_1153_ap_ready),
    .x(grp_reg_int_s_fu_3970_ap_return),
    .y(flag_d_assign_11_i_reg_4973_pp0_iter6_reg),
    .ap_return(tmp_94_1_i_max_int_s_fu_1153_ap_return)
);

max_int_s tmp_91_2_i_max_int_s_fu_1160(
    .ap_ready(tmp_91_2_i_max_int_s_fu_1160_ap_ready),
    .x(grp_reg_int_s_fu_3986_ap_return),
    .y(flag_d_assign_4_i_reg_4979_pp0_iter6_reg),
    .ap_return(tmp_91_2_i_max_int_s_fu_1160_ap_return)
);

max_int_s tmp_94_2_i_max_int_s_fu_1166(
    .ap_ready(tmp_94_2_i_max_int_s_fu_1166_ap_ready),
    .x(grp_reg_int_s_fu_3986_ap_return),
    .y(flag_d_assign_13_i_reg_5019_pp0_iter6_reg),
    .ap_return(tmp_94_2_i_max_int_s_fu_1166_ap_return)
);

max_int_s a0_1_2_i_max_int_s_fu_1172(
    .ap_ready(a0_1_2_i_max_int_s_fu_1172_ap_ready),
    .x(a0_2_1_i_reg_5127),
    .y(tmp_83_2_i_reg_5132),
    .ap_return(a0_1_2_i_max_int_s_fu_1172_ap_return)
);

max_int_s a0_2_2_i_max_int_s_fu_1178(
    .ap_ready(a0_2_2_i_max_int_s_fu_1178_ap_ready),
    .x(a0_1_2_i_max_int_s_fu_1172_ap_return),
    .y(tmp_86_2_i_reg_5137),
    .ap_return(a0_2_2_i_max_int_s_fu_1178_ap_return)
);

max_int_s a0_1_3_i_max_int_s_fu_1185(
    .ap_ready(a0_1_3_i_max_int_s_fu_1185_ap_ready),
    .x(a0_2_2_i_max_int_s_fu_1178_ap_return),
    .y(tmp_83_3_i_min_int_s_fu_816_ap_return),
    .ap_return(a0_1_3_i_max_int_s_fu_1185_ap_return)
);

max_int_s a0_2_3_i_max_int_s_fu_1193(
    .ap_ready(a0_2_3_i_max_int_s_fu_1193_ap_ready),
    .x(a0_1_3_i_max_int_s_fu_1185_ap_return),
    .y(tmp_86_3_i_min_int_s_fu_822_ap_return),
    .ap_return(a0_2_3_i_max_int_s_fu_1193_ap_return)
);

max_int_s a0_1_4_i_max_int_s_fu_1201(
    .ap_ready(a0_1_4_i_max_int_s_fu_1201_ap_ready),
    .x(a0_2_3_i_max_int_s_fu_1193_ap_return),
    .y(tmp_83_4_i_min_int_s_fu_828_ap_return),
    .ap_return(a0_1_4_i_max_int_s_fu_1201_ap_return)
);

max_int_s tmp_91_3_i_max_int_s_fu_1209(
    .ap_ready(tmp_91_3_i_max_int_s_fu_1209_ap_ready),
    .x(grp_reg_int_s_fu_4002_ap_return),
    .y(flag_d_assign_6_i_reg_4997_pp0_iter7_reg),
    .ap_return(tmp_91_3_i_max_int_s_fu_1209_ap_return)
);

max_int_s tmp_94_3_i_max_int_s_fu_1216(
    .ap_ready(tmp_94_3_i_max_int_s_fu_1216_ap_ready),
    .x(grp_reg_int_s_fu_4002_ap_return),
    .y(flag_d_assign_15_i_reg_5031_pp0_iter7_reg),
    .ap_return(tmp_94_3_i_max_int_s_fu_1216_ap_return)
);

max_int_s tmp_91_4_i_max_int_s_fu_1223(
    .ap_ready(tmp_91_4_i_max_int_s_fu_1223_ap_ready),
    .x(grp_reg_int_s_fu_4018_ap_return),
    .y(flag_d_assign_8_i_reg_4937_pp0_iter7_reg),
    .ap_return(tmp_91_4_i_max_int_s_fu_1223_ap_return)
);

max_int_s tmp_94_4_i_max_int_s_fu_1230(
    .ap_ready(tmp_94_4_i_max_int_s_fu_1230_ap_ready),
    .x(grp_reg_int_s_fu_4018_ap_return),
    .y(flag_d_assign_1_i_reg_4943_pp0_iter7_reg),
    .ap_return(tmp_94_4_i_max_int_s_fu_1230_ap_return)
);

max_int_s a0_2_4_i_max_int_s_fu_1236(
    .ap_ready(a0_2_4_i_max_int_s_fu_1236_ap_ready),
    .x(a0_1_4_i_reg_5157),
    .y(tmp_86_4_i_reg_5162),
    .ap_return(a0_2_4_i_max_int_s_fu_1236_ap_return)
);

max_int_s a0_1_5_i_max_int_s_fu_1242(
    .ap_ready(a0_1_5_i_max_int_s_fu_1242_ap_ready),
    .x(a0_2_4_i_max_int_s_fu_1236_ap_return),
    .y(tmp_83_5_i_min_int_s_fu_874_ap_return),
    .ap_return(a0_1_5_i_max_int_s_fu_1242_ap_return)
);

max_int_s a0_2_5_i_max_int_s_fu_1250(
    .ap_ready(a0_2_5_i_max_int_s_fu_1250_ap_ready),
    .x(a0_1_5_i_max_int_s_fu_1242_ap_return),
    .y(tmp_86_5_i_min_int_s_fu_880_ap_return),
    .ap_return(a0_2_5_i_max_int_s_fu_1250_ap_return)
);

max_int_s a0_1_6_i_max_int_s_fu_1258(
    .ap_ready(a0_1_6_i_max_int_s_fu_1258_ap_ready),
    .x(a0_2_5_i_max_int_s_fu_1250_ap_return),
    .y(tmp_83_6_i_min_int_s_fu_886_ap_return),
    .ap_return(a0_1_6_i_max_int_s_fu_1258_ap_return)
);

max_int_s a0_2_6_i_max_int_s_fu_1266(
    .ap_ready(a0_2_6_i_max_int_s_fu_1266_ap_ready),
    .x(a0_1_6_i_max_int_s_fu_1258_ap_return),
    .y(tmp_86_6_i_min_int_s_fu_892_ap_return),
    .ap_return(a0_2_6_i_max_int_s_fu_1266_ap_return)
);

max_int_s tmp_91_5_i_max_int_s_fu_1274(
    .ap_ready(tmp_91_5_i_max_int_s_fu_1274_ap_ready),
    .x(grp_reg_int_s_fu_4033_ap_return),
    .y(flag_d_assign_10_i_reg_4961_pp0_iter8_reg),
    .ap_return(tmp_91_5_i_max_int_s_fu_1274_ap_return)
);

max_int_s tmp_94_5_i_max_int_s_fu_1281(
    .ap_ready(tmp_94_5_i_max_int_s_fu_1281_ap_ready),
    .x(grp_reg_int_s_fu_4033_ap_return),
    .y(flag_d_assign_3_i_reg_4967_pp0_iter8_reg),
    .ap_return(tmp_94_5_i_max_int_s_fu_1281_ap_return)
);

max_int_s tmp_91_6_i_max_int_s_fu_1288(
    .ap_ready(tmp_91_6_i_max_int_s_fu_1288_ap_ready),
    .x(grp_reg_int_s_fu_4047_ap_return),
    .y(flag_d_assign_12_i_reg_4985_pp0_iter8_reg),
    .ap_return(tmp_91_6_i_max_int_s_fu_1288_ap_return)
);

max_int_s tmp_94_6_i_max_int_s_fu_1295(
    .ap_ready(tmp_94_6_i_max_int_s_fu_1295_ap_ready),
    .x(grp_reg_int_s_fu_4047_ap_return),
    .y(flag_d_assign_5_i_reg_4991_pp0_iter8_reg),
    .ap_return(tmp_94_6_i_max_int_s_fu_1295_ap_return)
);

max_int_s tmp_91_7_i_max_int_s_fu_1302(
    .ap_ready(tmp_91_7_i_max_int_s_fu_1302_ap_ready),
    .x(grp_reg_int_s_fu_4061_ap_return),
    .y(flag_d_assign_14_i_reg_5025_pp0_iter8_reg),
    .ap_return(tmp_91_7_i_max_int_s_fu_1302_ap_return)
);

max_int_s tmp_94_7_i_max_int_s_fu_1308(
    .ap_ready(tmp_94_7_i_max_int_s_fu_1308_ap_ready),
    .x(grp_reg_int_s_fu_4061_ap_return),
    .y(flag_d_assign_7_i_reg_5003_pp0_iter8_reg),
    .ap_return(tmp_94_7_i_max_int_s_fu_1308_ap_return)
);

max_int_s a0_1_7_i_max_int_s_fu_1314(
    .ap_ready(a0_1_7_i_max_int_s_fu_1314_ap_ready),
    .x(a0_2_6_i_reg_5177),
    .y(tmp_83_7_i_reg_5182),
    .ap_return(a0_1_7_i_max_int_s_fu_1314_ap_return)
);

max_int_s a0_2_7_i_max_int_s_fu_1320(
    .ap_ready(a0_2_7_i_max_int_s_fu_1320_ap_ready),
    .x(a0_1_7_i_max_int_s_fu_1314_ap_return),
    .y(tmp_86_7_i_reg_5187),
    .ap_return(a0_2_7_i_max_int_s_fu_1320_ap_return)
);

max_int_s tmp_19_i_max_int_s_fu_1327(
    .ap_ready(tmp_19_i_max_int_s_fu_1327_ap_ready),
    .x(a0_2_7_i_max_int_s_fu_1320_ap_return),
    .y(tmp_19_i_max_int_s_fu_1327_y),
    .ap_return(tmp_19_i_max_int_s_fu_1327_ap_return)
);

reg_int_s grp_reg_int_s_fu_3682(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_61_1_i_min_int_s_fu_609_ap_return),
    .ap_return(grp_reg_int_s_fu_3682_ap_return),
    .ap_ce(grp_reg_int_s_fu_3682_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3689(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_63_1_i_max_int_s_fu_957_ap_return),
    .ap_return(grp_reg_int_s_fu_3689_ap_return),
    .ap_ce(grp_reg_int_s_fu_3689_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3696(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_61_3_i_min_int_s_fu_615_ap_return),
    .ap_return(grp_reg_int_s_fu_3696_ap_return),
    .ap_ce(grp_reg_int_s_fu_3696_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3704(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_63_3_i_max_int_s_fu_963_ap_return),
    .ap_return(grp_reg_int_s_fu_3704_ap_return),
    .ap_ce(grp_reg_int_s_fu_3704_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3712(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_61_5_i_min_int_s_fu_621_ap_return),
    .ap_return(grp_reg_int_s_fu_3712_ap_return),
    .ap_ce(grp_reg_int_s_fu_3712_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3720(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_63_5_i_max_int_s_fu_969_ap_return),
    .ap_return(grp_reg_int_s_fu_3720_ap_return),
    .ap_ce(grp_reg_int_s_fu_3720_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3728(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_61_7_i_min_int_s_fu_627_ap_return),
    .ap_return(grp_reg_int_s_fu_3728_ap_return),
    .ap_ce(grp_reg_int_s_fu_3728_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3736(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_63_7_i_max_int_s_fu_975_ap_return),
    .ap_return(grp_reg_int_s_fu_3736_ap_return),
    .ap_ce(grp_reg_int_s_fu_3736_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3744(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_61_9_i_min_int_s_fu_633_ap_return),
    .ap_return(grp_reg_int_s_fu_3744_ap_return),
    .ap_ce(grp_reg_int_s_fu_3744_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3752(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_63_9_i_max_int_s_fu_981_ap_return),
    .ap_return(grp_reg_int_s_fu_3752_ap_return),
    .ap_ce(grp_reg_int_s_fu_3752_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3760(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_61_i_min_int_s_fu_639_ap_return),
    .ap_return(grp_reg_int_s_fu_3760_ap_return),
    .ap_ce(grp_reg_int_s_fu_3760_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3767(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_63_i_max_int_s_fu_987_ap_return),
    .ap_return(grp_reg_int_s_fu_3767_ap_return),
    .ap_ce(grp_reg_int_s_fu_3767_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3794(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_61_2_i_min_int_s_fu_645_ap_return),
    .ap_return(grp_reg_int_s_fu_3794_ap_return),
    .ap_ce(grp_reg_int_s_fu_3794_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3802(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_63_2_i_max_int_s_fu_993_ap_return),
    .ap_return(grp_reg_int_s_fu_3802_ap_return),
    .ap_ce(grp_reg_int_s_fu_3802_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3810(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_61_4_i_min_int_s_fu_651_ap_return),
    .ap_return(grp_reg_int_s_fu_3810_ap_return),
    .ap_ce(grp_reg_int_s_fu_3810_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3818(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_63_4_i_max_int_s_fu_999_ap_return),
    .ap_return(grp_reg_int_s_fu_3818_ap_return),
    .ap_ce(grp_reg_int_s_fu_3818_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3826(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_68_1_i_min_int_s_fu_657_ap_return),
    .ap_return(grp_reg_int_s_fu_3826_ap_return),
    .ap_ce(grp_reg_int_s_fu_3826_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3833(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_70_1_i_max_int_s_fu_1005_ap_return),
    .ap_return(grp_reg_int_s_fu_3833_ap_return),
    .ap_ce(grp_reg_int_s_fu_3833_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3840(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_68_3_i_min_int_s_fu_663_ap_return),
    .ap_return(grp_reg_int_s_fu_3840_ap_return),
    .ap_ce(grp_reg_int_s_fu_3840_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3847(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_70_3_i_max_int_s_fu_1011_ap_return),
    .ap_return(grp_reg_int_s_fu_3847_ap_return),
    .ap_ce(grp_reg_int_s_fu_3847_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3854(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_68_5_i_min_int_s_fu_669_ap_return),
    .ap_return(grp_reg_int_s_fu_3854_ap_return),
    .ap_ce(grp_reg_int_s_fu_3854_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3862(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_70_5_i_max_int_s_fu_1017_ap_return),
    .ap_return(grp_reg_int_s_fu_3862_ap_return),
    .ap_ce(grp_reg_int_s_fu_3862_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3870(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_68_7_i_min_int_s_fu_675_ap_return),
    .ap_return(grp_reg_int_s_fu_3870_ap_return),
    .ap_ce(grp_reg_int_s_fu_3870_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3877(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_70_7_i_max_int_s_fu_1023_ap_return),
    .ap_return(grp_reg_int_s_fu_3877_ap_return),
    .ap_ce(grp_reg_int_s_fu_3877_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3884(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_68_9_i_min_int_s_fu_681_ap_return),
    .ap_return(grp_reg_int_s_fu_3884_ap_return),
    .ap_ce(grp_reg_int_s_fu_3884_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3891(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_70_9_i_max_int_s_fu_1029_ap_return),
    .ap_return(grp_reg_int_s_fu_3891_ap_return),
    .ap_ce(grp_reg_int_s_fu_3891_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3898(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_68_i_min_int_s_fu_687_ap_return),
    .ap_return(grp_reg_int_s_fu_3898_ap_return),
    .ap_ce(grp_reg_int_s_fu_3898_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3906(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_70_i_max_int_s_fu_1035_ap_return),
    .ap_return(grp_reg_int_s_fu_3906_ap_return),
    .ap_ce(grp_reg_int_s_fu_3906_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3914(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_68_2_i_min_int_s_fu_693_ap_return),
    .ap_return(grp_reg_int_s_fu_3914_ap_return),
    .ap_ce(grp_reg_int_s_fu_3914_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3922(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_70_2_i_max_int_s_fu_1041_ap_return),
    .ap_return(grp_reg_int_s_fu_3922_ap_return),
    .ap_ce(grp_reg_int_s_fu_3922_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3930(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_68_4_i_min_int_s_fu_699_ap_return),
    .ap_return(grp_reg_int_s_fu_3930_ap_return),
    .ap_ce(grp_reg_int_s_fu_3930_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3938(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_70_4_i_max_int_s_fu_1047_ap_return),
    .ap_return(grp_reg_int_s_fu_3938_ap_return),
    .ap_ce(grp_reg_int_s_fu_3938_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3946(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_75_1_i_min_int_s_fu_705_ap_return),
    .ap_return(grp_reg_int_s_fu_3946_ap_return),
    .ap_ce(grp_reg_int_s_fu_3946_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3954(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_77_1_i_max_int_s_fu_1053_ap_return),
    .ap_return(grp_reg_int_s_fu_3954_ap_return),
    .ap_ce(grp_reg_int_s_fu_3954_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3962(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_75_3_i_min_int_s_fu_711_ap_return),
    .ap_return(grp_reg_int_s_fu_3962_ap_return),
    .ap_ce(grp_reg_int_s_fu_3962_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3970(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_77_3_i_max_int_s_fu_1059_ap_return),
    .ap_return(grp_reg_int_s_fu_3970_ap_return),
    .ap_ce(grp_reg_int_s_fu_3970_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3978(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_75_5_i_min_int_s_fu_717_ap_return),
    .ap_return(grp_reg_int_s_fu_3978_ap_return),
    .ap_ce(grp_reg_int_s_fu_3978_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3986(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_77_5_i_max_int_s_fu_1065_ap_return),
    .ap_return(grp_reg_int_s_fu_3986_ap_return),
    .ap_ce(grp_reg_int_s_fu_3986_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3994(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_75_7_i_min_int_s_fu_723_ap_return),
    .ap_return(grp_reg_int_s_fu_3994_ap_return),
    .ap_ce(grp_reg_int_s_fu_3994_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4002(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_77_7_i_max_int_s_fu_1071_ap_return),
    .ap_return(grp_reg_int_s_fu_4002_ap_return),
    .ap_ce(grp_reg_int_s_fu_4002_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4010(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_75_9_i_min_int_s_fu_729_ap_return),
    .ap_return(grp_reg_int_s_fu_4010_ap_return),
    .ap_ce(grp_reg_int_s_fu_4010_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4018(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_77_9_i_max_int_s_fu_1077_ap_return),
    .ap_return(grp_reg_int_s_fu_4018_ap_return),
    .ap_ce(grp_reg_int_s_fu_4018_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4026(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_75_i_reg_5097),
    .ap_return(grp_reg_int_s_fu_4026_ap_return),
    .ap_ce(grp_reg_int_s_fu_4026_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4033(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_77_i_reg_5102),
    .ap_return(grp_reg_int_s_fu_4033_ap_return),
    .ap_ce(grp_reg_int_s_fu_4033_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4040(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_75_2_i_reg_5107),
    .ap_return(grp_reg_int_s_fu_4040_ap_return),
    .ap_ce(grp_reg_int_s_fu_4040_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4047(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_77_2_i_reg_5112),
    .ap_return(grp_reg_int_s_fu_4047_ap_return),
    .ap_ce(grp_reg_int_s_fu_4047_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4054(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_75_4_i_reg_5117),
    .ap_return(grp_reg_int_s_fu_4054_ap_return),
    .ap_ce(grp_reg_int_s_fu_4054_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4061(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_77_4_i_reg_5122),
    .ap_return(grp_reg_int_s_fu_4061_ap_return),
    .ap_ce(grp_reg_int_s_fu_4061_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond3_i_fu_1368_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((exitcond4_i_fu_1418_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond3_i_fu_1368_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end else if (((exitcond3_i_fu_1368_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state4)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2580)) begin
            ap_phi_reg_pp0_iter11_core_1_i_reg_592 <= phitmp_i_fu_4079_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_core_1_i_reg_592 <= ap_phi_reg_pp0_iter10_core_1_i_reg_592;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond4_i_fu_1418_p2 == 1'd0) & (or_cond1_i_reg_4559 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_cond1_i_reg_4559 == 1'd1) & (tmp_10_i_fu_1461_p2 == 1'd0) & (exitcond4_i_fu_1418_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_core_1_i_reg_592 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_core_1_i_reg_592 <= ap_phi_reg_pp0_iter0_core_1_i_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2583)) begin
            ap_phi_reg_pp0_iter5_core_1_i_reg_592 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_core_1_i_reg_592 <= ap_phi_reg_pp0_iter4_core_1_i_reg_592;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_i_fu_1418_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_3_reg_581 <= j_V_fu_1423_p2;
    end else if (((exitcond3_i_fu_1368_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_3_reg_581 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        t_V_reg_570 <= i_V_reg_4549;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_570 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((iscorner_2_i_16_i_reg_5009_pp0_iter7_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter7_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a0_1_4_i_reg_5157 <= a0_1_4_i_max_int_s_fu_1201_ap_return;
        b0_1_4_i_reg_5167 <= b0_1_4_i_min_int_s_fu_867_ap_return;
        tmp_86_4_i_reg_5162 <= tmp_86_4_i_min_int_s_fu_834_ap_return;
        tmp_94_4_i_reg_5172 <= tmp_94_4_i_max_int_s_fu_1230_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((iscorner_2_i_16_i_reg_5009_pp0_iter6_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter6_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a0_2_1_i_reg_5127 <= a0_2_1_i_max_int_s_fu_1124_ap_return;
        b0_2_1_i_reg_5142 <= b0_2_1_i_min_int_s_fu_809_ap_return;
        tmp_75_2_i_reg_5107 <= tmp_75_2_i_min_int_s_fu_741_ap_return;
        tmp_75_4_i_reg_5117 <= tmp_75_4_i_min_int_s_fu_747_ap_return;
        tmp_75_i_reg_5097 <= tmp_75_i_min_int_s_fu_735_ap_return;
        tmp_77_2_i_reg_5112 <= tmp_77_2_i_max_int_s_fu_1089_ap_return;
        tmp_77_4_i_reg_5122 <= tmp_77_4_i_max_int_s_fu_1095_ap_return;
        tmp_77_i_reg_5102 <= tmp_77_i_max_int_s_fu_1083_ap_return;
        tmp_83_2_i_reg_5132 <= tmp_83_2_i_min_int_s_fu_777_ap_return;
        tmp_86_2_i_reg_5137 <= tmp_86_2_i_min_int_s_fu_783_ap_return;
        tmp_91_2_i_reg_5147 <= tmp_91_2_i_max_int_s_fu_1160_ap_return;
        tmp_94_2_i_reg_5152 <= tmp_94_2_i_max_int_s_fu_1166_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((iscorner_2_i_16_i_reg_5009_pp0_iter8_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter8_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a0_2_6_i_reg_5177 <= a0_2_6_i_max_int_s_fu_1266_ap_return;
        b0_2_6_i_reg_5192 <= b0_2_6_i_min_int_s_fu_937_ap_return;
        tmp_83_7_i_reg_5182 <= tmp_83_7_i_min_int_s_fu_898_ap_return;
        tmp_86_7_i_reg_5187 <= tmp_86_7_i_min_int_s_fu_904_ap_return;
        tmp_91_7_i_reg_5197 <= tmp_91_7_i_max_int_s_fu_1302_ap_return;
        tmp_94_7_i_reg_5202 <= tmp_94_7_i_max_int_s_fu_1308_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_core_1_i_reg_592 <= ap_phi_reg_pp0_iter9_core_1_i_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_core_1_i_reg_592 <= ap_phi_reg_pp0_iter1_core_1_i_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_core_1_i_reg_592 <= ap_phi_reg_pp0_iter2_core_1_i_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_core_1_i_reg_592 <= ap_phi_reg_pp0_iter3_core_1_i_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_core_1_i_reg_592 <= ap_phi_reg_pp0_iter5_core_1_i_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_core_1_i_reg_592 <= ap_phi_reg_pp0_iter6_core_1_i_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_core_1_i_reg_592 <= ap_phi_reg_pp0_iter7_core_1_i_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_core_1_i_reg_592 <= ap_phi_reg_pp0_iter8_core_1_i_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_i_fu_1418_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_ad_reg_4623 <= tmp_8_i_fu_1449_p1;
        core_buf_val_1_V_ad_reg_4629 <= tmp_8_i_fu_1449_p1;
        or_cond4_i_reg_4644 <= or_cond4_i_fu_1489_p2;
        or_cond_i_reg_4582 <= or_cond_i_fu_1434_p2;
        tmp_22_i_reg_4639 <= tmp_22_i_fu_1467_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        core_buf_val_1_V_ad_reg_4629_pp0_iter10_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter9_reg;
        core_buf_val_1_V_ad_reg_4629_pp0_iter2_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter1_reg;
        core_buf_val_1_V_ad_reg_4629_pp0_iter3_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter2_reg;
        core_buf_val_1_V_ad_reg_4629_pp0_iter4_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter3_reg;
        core_buf_val_1_V_ad_reg_4629_pp0_iter5_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter4_reg;
        core_buf_val_1_V_ad_reg_4629_pp0_iter6_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter5_reg;
        core_buf_val_1_V_ad_reg_4629_pp0_iter7_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter6_reg;
        core_buf_val_1_V_ad_reg_4629_pp0_iter8_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter7_reg;
        core_buf_val_1_V_ad_reg_4629_pp0_iter9_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter8_reg;
        core_win_val_1_V_1_1_reg_4648_pp0_iter10_reg <= core_win_val_1_V_1_1_reg_4648_pp0_iter9_reg;
        core_win_val_1_V_1_1_reg_4648_pp0_iter2_reg <= core_win_val_1_V_1_1_reg_4648;
        core_win_val_1_V_1_1_reg_4648_pp0_iter3_reg <= core_win_val_1_V_1_1_reg_4648_pp0_iter2_reg;
        core_win_val_1_V_1_1_reg_4648_pp0_iter4_reg <= core_win_val_1_V_1_1_reg_4648_pp0_iter3_reg;
        core_win_val_1_V_1_1_reg_4648_pp0_iter5_reg <= core_win_val_1_V_1_1_reg_4648_pp0_iter4_reg;
        core_win_val_1_V_1_1_reg_4648_pp0_iter6_reg <= core_win_val_1_V_1_1_reg_4648_pp0_iter5_reg;
        core_win_val_1_V_1_1_reg_4648_pp0_iter7_reg <= core_win_val_1_V_1_1_reg_4648_pp0_iter6_reg;
        core_win_val_1_V_1_1_reg_4648_pp0_iter8_reg <= core_win_val_1_V_1_1_reg_4648_pp0_iter7_reg;
        core_win_val_1_V_1_1_reg_4648_pp0_iter9_reg <= core_win_val_1_V_1_1_reg_4648_pp0_iter8_reg;
        exitcond4_i_reg_4573_pp0_iter10_reg <= exitcond4_i_reg_4573_pp0_iter9_reg;
        exitcond4_i_reg_4573_pp0_iter2_reg <= exitcond4_i_reg_4573_pp0_iter1_reg;
        exitcond4_i_reg_4573_pp0_iter3_reg <= exitcond4_i_reg_4573_pp0_iter2_reg;
        exitcond4_i_reg_4573_pp0_iter4_reg <= exitcond4_i_reg_4573_pp0_iter3_reg;
        exitcond4_i_reg_4573_pp0_iter5_reg <= exitcond4_i_reg_4573_pp0_iter4_reg;
        exitcond4_i_reg_4573_pp0_iter6_reg <= exitcond4_i_reg_4573_pp0_iter5_reg;
        exitcond4_i_reg_4573_pp0_iter7_reg <= exitcond4_i_reg_4573_pp0_iter6_reg;
        exitcond4_i_reg_4573_pp0_iter8_reg <= exitcond4_i_reg_4573_pp0_iter7_reg;
        exitcond4_i_reg_4573_pp0_iter9_reg <= exitcond4_i_reg_4573_pp0_iter8_reg;
        flag_d_assign_10_i_reg_4961_pp0_iter5_reg <= flag_d_assign_10_i_reg_4961;
        flag_d_assign_10_i_reg_4961_pp0_iter6_reg <= flag_d_assign_10_i_reg_4961_pp0_iter5_reg;
        flag_d_assign_10_i_reg_4961_pp0_iter7_reg <= flag_d_assign_10_i_reg_4961_pp0_iter6_reg;
        flag_d_assign_10_i_reg_4961_pp0_iter8_reg <= flag_d_assign_10_i_reg_4961_pp0_iter7_reg;
        flag_d_assign_11_i_reg_4973_pp0_iter5_reg <= flag_d_assign_11_i_reg_4973;
        flag_d_assign_11_i_reg_4973_pp0_iter6_reg <= flag_d_assign_11_i_reg_4973_pp0_iter5_reg;
        flag_d_assign_12_i_reg_4985_pp0_iter5_reg <= flag_d_assign_12_i_reg_4985;
        flag_d_assign_12_i_reg_4985_pp0_iter6_reg <= flag_d_assign_12_i_reg_4985_pp0_iter5_reg;
        flag_d_assign_12_i_reg_4985_pp0_iter7_reg <= flag_d_assign_12_i_reg_4985_pp0_iter6_reg;
        flag_d_assign_12_i_reg_4985_pp0_iter8_reg <= flag_d_assign_12_i_reg_4985_pp0_iter7_reg;
        flag_d_assign_13_i_reg_5019_pp0_iter6_reg <= flag_d_assign_13_i_reg_5019;
        flag_d_assign_14_i_reg_5025_pp0_iter6_reg <= flag_d_assign_14_i_reg_5025;
        flag_d_assign_14_i_reg_5025_pp0_iter7_reg <= flag_d_assign_14_i_reg_5025_pp0_iter6_reg;
        flag_d_assign_14_i_reg_5025_pp0_iter8_reg <= flag_d_assign_14_i_reg_5025_pp0_iter7_reg;
        flag_d_assign_15_i_reg_5031_pp0_iter6_reg <= flag_d_assign_15_i_reg_5031;
        flag_d_assign_15_i_reg_5031_pp0_iter7_reg <= flag_d_assign_15_i_reg_5031_pp0_iter6_reg;
        flag_d_assign_16_i_reg_5013_pp0_iter6_reg <= flag_d_assign_16_i_reg_5013;
        flag_d_assign_1_i_reg_4943_pp0_iter5_reg <= flag_d_assign_1_i_reg_4943;
        flag_d_assign_1_i_reg_4943_pp0_iter6_reg <= flag_d_assign_1_i_reg_4943_pp0_iter5_reg;
        flag_d_assign_1_i_reg_4943_pp0_iter7_reg <= flag_d_assign_1_i_reg_4943_pp0_iter6_reg;
        flag_d_assign_2_i_reg_4955_pp0_iter5_reg <= flag_d_assign_2_i_reg_4955;
        flag_d_assign_2_i_reg_4955_pp0_iter6_reg <= flag_d_assign_2_i_reg_4955_pp0_iter5_reg;
        flag_d_assign_3_i_reg_4967_pp0_iter5_reg <= flag_d_assign_3_i_reg_4967;
        flag_d_assign_3_i_reg_4967_pp0_iter6_reg <= flag_d_assign_3_i_reg_4967_pp0_iter5_reg;
        flag_d_assign_3_i_reg_4967_pp0_iter7_reg <= flag_d_assign_3_i_reg_4967_pp0_iter6_reg;
        flag_d_assign_3_i_reg_4967_pp0_iter8_reg <= flag_d_assign_3_i_reg_4967_pp0_iter7_reg;
        flag_d_assign_4_i_reg_4979_pp0_iter5_reg <= flag_d_assign_4_i_reg_4979;
        flag_d_assign_4_i_reg_4979_pp0_iter6_reg <= flag_d_assign_4_i_reg_4979_pp0_iter5_reg;
        flag_d_assign_5_i_reg_4991_pp0_iter5_reg <= flag_d_assign_5_i_reg_4991;
        flag_d_assign_5_i_reg_4991_pp0_iter6_reg <= flag_d_assign_5_i_reg_4991_pp0_iter5_reg;
        flag_d_assign_5_i_reg_4991_pp0_iter7_reg <= flag_d_assign_5_i_reg_4991_pp0_iter6_reg;
        flag_d_assign_5_i_reg_4991_pp0_iter8_reg <= flag_d_assign_5_i_reg_4991_pp0_iter7_reg;
        flag_d_assign_6_i_reg_4997_pp0_iter5_reg <= flag_d_assign_6_i_reg_4997;
        flag_d_assign_6_i_reg_4997_pp0_iter6_reg <= flag_d_assign_6_i_reg_4997_pp0_iter5_reg;
        flag_d_assign_6_i_reg_4997_pp0_iter7_reg <= flag_d_assign_6_i_reg_4997_pp0_iter6_reg;
        flag_d_assign_7_i_reg_5003_pp0_iter5_reg <= flag_d_assign_7_i_reg_5003;
        flag_d_assign_7_i_reg_5003_pp0_iter6_reg <= flag_d_assign_7_i_reg_5003_pp0_iter5_reg;
        flag_d_assign_7_i_reg_5003_pp0_iter7_reg <= flag_d_assign_7_i_reg_5003_pp0_iter6_reg;
        flag_d_assign_7_i_reg_5003_pp0_iter8_reg <= flag_d_assign_7_i_reg_5003_pp0_iter7_reg;
        flag_d_assign_8_i_reg_4937_pp0_iter5_reg <= flag_d_assign_8_i_reg_4937;
        flag_d_assign_8_i_reg_4937_pp0_iter6_reg <= flag_d_assign_8_i_reg_4937_pp0_iter5_reg;
        flag_d_assign_8_i_reg_4937_pp0_iter7_reg <= flag_d_assign_8_i_reg_4937_pp0_iter6_reg;
        flag_d_assign_9_i_reg_4949_pp0_iter5_reg <= flag_d_assign_9_i_reg_4949;
        flag_d_assign_9_i_reg_4949_pp0_iter6_reg <= flag_d_assign_9_i_reg_4949_pp0_iter5_reg;
        iscorner_2_i_16_i_reg_5009_pp0_iter5_reg <= iscorner_2_i_16_i_reg_5009;
        iscorner_2_i_16_i_reg_5009_pp0_iter6_reg <= iscorner_2_i_16_i_reg_5009_pp0_iter5_reg;
        iscorner_2_i_16_i_reg_5009_pp0_iter7_reg <= iscorner_2_i_16_i_reg_5009_pp0_iter6_reg;
        iscorner_2_i_16_i_reg_5009_pp0_iter8_reg <= iscorner_2_i_16_i_reg_5009_pp0_iter7_reg;
        iscorner_2_i_16_i_reg_5009_pp0_iter9_reg <= iscorner_2_i_16_i_reg_5009_pp0_iter8_reg;
        or_cond4_i_reg_4644_pp0_iter10_reg <= or_cond4_i_reg_4644_pp0_iter9_reg;
        or_cond4_i_reg_4644_pp0_iter2_reg <= or_cond4_i_reg_4644_pp0_iter1_reg;
        or_cond4_i_reg_4644_pp0_iter3_reg <= or_cond4_i_reg_4644_pp0_iter2_reg;
        or_cond4_i_reg_4644_pp0_iter4_reg <= or_cond4_i_reg_4644_pp0_iter3_reg;
        or_cond4_i_reg_4644_pp0_iter5_reg <= or_cond4_i_reg_4644_pp0_iter4_reg;
        or_cond4_i_reg_4644_pp0_iter6_reg <= or_cond4_i_reg_4644_pp0_iter5_reg;
        or_cond4_i_reg_4644_pp0_iter7_reg <= or_cond4_i_reg_4644_pp0_iter6_reg;
        or_cond4_i_reg_4644_pp0_iter8_reg <= or_cond4_i_reg_4644_pp0_iter7_reg;
        or_cond4_i_reg_4644_pp0_iter9_reg <= or_cond4_i_reg_4644_pp0_iter8_reg;
        or_cond_i_reg_4582_pp0_iter10_reg <= or_cond_i_reg_4582_pp0_iter9_reg;
        or_cond_i_reg_4582_pp0_iter2_reg <= or_cond_i_reg_4582_pp0_iter1_reg;
        or_cond_i_reg_4582_pp0_iter3_reg <= or_cond_i_reg_4582_pp0_iter2_reg;
        or_cond_i_reg_4582_pp0_iter4_reg <= or_cond_i_reg_4582_pp0_iter3_reg;
        or_cond_i_reg_4582_pp0_iter5_reg <= or_cond_i_reg_4582_pp0_iter4_reg;
        or_cond_i_reg_4582_pp0_iter6_reg <= or_cond_i_reg_4582_pp0_iter5_reg;
        or_cond_i_reg_4582_pp0_iter7_reg <= or_cond_i_reg_4582_pp0_iter6_reg;
        or_cond_i_reg_4582_pp0_iter8_reg <= or_cond_i_reg_4582_pp0_iter7_reg;
        or_cond_i_reg_4582_pp0_iter9_reg <= or_cond_i_reg_4582_pp0_iter8_reg;
        ret_V_1_i_reg_4696_pp0_iter3_reg <= ret_V_1_i_reg_4696;
        ret_V_2_1_i_reg_4701_pp0_iter3_reg <= ret_V_2_1_i_reg_4701;
        ret_V_2_2_i_reg_4713_pp0_iter3_reg <= ret_V_2_2_i_reg_4713;
        ret_V_2_3_i_reg_4725_pp0_iter3_reg <= ret_V_2_3_i_reg_4725;
        ret_V_2_4_i_reg_4737_pp0_iter3_reg <= ret_V_2_4_i_reg_4737;
        ret_V_2_5_i_reg_4749_pp0_iter3_reg <= ret_V_2_5_i_reg_4749;
        ret_V_2_5_i_reg_4749_pp0_iter4_reg <= ret_V_2_5_i_reg_4749_pp0_iter3_reg;
        ret_V_2_6_i_reg_4761_pp0_iter3_reg <= ret_V_2_6_i_reg_4761;
        ret_V_2_6_i_reg_4761_pp0_iter4_reg <= ret_V_2_6_i_reg_4761_pp0_iter3_reg;
        ret_V_2_7_i_reg_4773_pp0_iter3_reg <= ret_V_2_7_i_reg_4773;
        ret_V_2_7_i_reg_4773_pp0_iter4_reg <= ret_V_2_7_i_reg_4773_pp0_iter3_reg;
        ret_V_2_i_reg_4680_pp0_iter3_reg <= ret_V_2_i_reg_4680;
        ret_V_4_i_reg_4732_pp0_iter3_reg <= ret_V_4_i_reg_4732;
        ret_V_5_i_reg_4744_pp0_iter3_reg <= ret_V_5_i_reg_4744;
        ret_V_6_i_reg_4756_pp0_iter3_reg <= ret_V_6_i_reg_4756;
        ret_V_7_i_reg_4768_pp0_iter3_reg <= ret_V_7_i_reg_4768;
        ret_V_8_i_reg_4720_pp0_iter3_reg <= ret_V_8_i_reg_4720;
        ret_V_i_59_reg_4708_pp0_iter3_reg <= ret_V_i_59_reg_4708;
        ret_V_i_reg_4675_pp0_iter3_reg <= ret_V_i_reg_4675;
        ret_V_i_reg_4675_pp0_iter4_reg <= ret_V_i_reg_4675_pp0_iter3_reg;
        tmp20_reg_4670_pp0_iter10_reg <= tmp20_reg_4670_pp0_iter9_reg;
        tmp20_reg_4670_pp0_iter2_reg <= tmp20_reg_4670;
        tmp20_reg_4670_pp0_iter3_reg <= tmp20_reg_4670_pp0_iter2_reg;
        tmp20_reg_4670_pp0_iter4_reg <= tmp20_reg_4670_pp0_iter3_reg;
        tmp20_reg_4670_pp0_iter5_reg <= tmp20_reg_4670_pp0_iter4_reg;
        tmp20_reg_4670_pp0_iter6_reg <= tmp20_reg_4670_pp0_iter5_reg;
        tmp20_reg_4670_pp0_iter7_reg <= tmp20_reg_4670_pp0_iter6_reg;
        tmp20_reg_4670_pp0_iter8_reg <= tmp20_reg_4670_pp0_iter7_reg;
        tmp20_reg_4670_pp0_iter9_reg <= tmp20_reg_4670_pp0_iter8_reg;
        tmp_100_2_i_reg_4655_pp0_iter10_reg <= tmp_100_2_i_reg_4655_pp0_iter9_reg;
        tmp_100_2_i_reg_4655_pp0_iter2_reg <= tmp_100_2_i_reg_4655;
        tmp_100_2_i_reg_4655_pp0_iter3_reg <= tmp_100_2_i_reg_4655_pp0_iter2_reg;
        tmp_100_2_i_reg_4655_pp0_iter4_reg <= tmp_100_2_i_reg_4655_pp0_iter3_reg;
        tmp_100_2_i_reg_4655_pp0_iter5_reg <= tmp_100_2_i_reg_4655_pp0_iter4_reg;
        tmp_100_2_i_reg_4655_pp0_iter6_reg <= tmp_100_2_i_reg_4655_pp0_iter5_reg;
        tmp_100_2_i_reg_4655_pp0_iter7_reg <= tmp_100_2_i_reg_4655_pp0_iter6_reg;
        tmp_100_2_i_reg_4655_pp0_iter8_reg <= tmp_100_2_i_reg_4655_pp0_iter7_reg;
        tmp_100_2_i_reg_4655_pp0_iter9_reg <= tmp_100_2_i_reg_4655_pp0_iter8_reg;
        tmp_10_i_reg_4635_pp0_iter2_reg <= tmp_10_i_reg_4635_pp0_iter1_reg;
        tmp_10_i_reg_4635_pp0_iter3_reg <= tmp_10_i_reg_4635_pp0_iter2_reg;
        tmp_10_i_reg_4635_pp0_iter4_reg <= tmp_10_i_reg_4635_pp0_iter3_reg;
        tmp_10_i_reg_4635_pp0_iter5_reg <= tmp_10_i_reg_4635_pp0_iter4_reg;
        tmp_10_i_reg_4635_pp0_iter6_reg <= tmp_10_i_reg_4635_pp0_iter5_reg;
        tmp_10_i_reg_4635_pp0_iter7_reg <= tmp_10_i_reg_4635_pp0_iter6_reg;
        tmp_10_i_reg_4635_pp0_iter8_reg <= tmp_10_i_reg_4635_pp0_iter7_reg;
        tmp_10_i_reg_4635_pp0_iter9_reg <= tmp_10_i_reg_4635_pp0_iter8_reg;
        tmp_23_i_reg_4660_pp0_iter10_reg <= tmp_23_i_reg_4660_pp0_iter9_reg;
        tmp_23_i_reg_4660_pp0_iter2_reg <= tmp_23_i_reg_4660;
        tmp_23_i_reg_4660_pp0_iter3_reg <= tmp_23_i_reg_4660_pp0_iter2_reg;
        tmp_23_i_reg_4660_pp0_iter4_reg <= tmp_23_i_reg_4660_pp0_iter3_reg;
        tmp_23_i_reg_4660_pp0_iter5_reg <= tmp_23_i_reg_4660_pp0_iter4_reg;
        tmp_23_i_reg_4660_pp0_iter6_reg <= tmp_23_i_reg_4660_pp0_iter5_reg;
        tmp_23_i_reg_4660_pp0_iter7_reg <= tmp_23_i_reg_4660_pp0_iter6_reg;
        tmp_23_i_reg_4660_pp0_iter8_reg <= tmp_23_i_reg_4660_pp0_iter7_reg;
        tmp_23_i_reg_4660_pp0_iter9_reg <= tmp_23_i_reg_4660_pp0_iter8_reg;
        tmp_24_i_reg_4665_pp0_iter10_reg <= tmp_24_i_reg_4665_pp0_iter9_reg;
        tmp_24_i_reg_4665_pp0_iter2_reg <= tmp_24_i_reg_4665;
        tmp_24_i_reg_4665_pp0_iter3_reg <= tmp_24_i_reg_4665_pp0_iter2_reg;
        tmp_24_i_reg_4665_pp0_iter4_reg <= tmp_24_i_reg_4665_pp0_iter3_reg;
        tmp_24_i_reg_4665_pp0_iter5_reg <= tmp_24_i_reg_4665_pp0_iter4_reg;
        tmp_24_i_reg_4665_pp0_iter6_reg <= tmp_24_i_reg_4665_pp0_iter5_reg;
        tmp_24_i_reg_4665_pp0_iter7_reg <= tmp_24_i_reg_4665_pp0_iter6_reg;
        tmp_24_i_reg_4665_pp0_iter8_reg <= tmp_24_i_reg_4665_pp0_iter7_reg;
        tmp_24_i_reg_4665_pp0_iter9_reg <= tmp_24_i_reg_4665_pp0_iter8_reg;
        tmp_54_1_not_i_reg_4791_pp0_iter3_reg <= tmp_54_1_not_i_reg_4791;
        tmp_54_2_not_i_reg_4803_pp0_iter3_reg <= tmp_54_2_not_i_reg_4803;
        tmp_54_3_not_i_reg_4815_pp0_iter3_reg <= tmp_54_3_not_i_reg_4815;
        tmp_54_4_not_i_reg_4827_pp0_iter3_reg <= tmp_54_4_not_i_reg_4827;
        tmp_54_5_not_i_reg_4839_pp0_iter3_reg <= tmp_54_5_not_i_reg_4839;
        tmp_56_1_i_reg_4797_pp0_iter3_reg <= tmp_56_1_i_reg_4797;
        tmp_56_2_i_reg_4809_pp0_iter3_reg <= tmp_56_2_i_reg_4809;
        tmp_56_3_i_reg_4821_pp0_iter3_reg <= tmp_56_3_i_reg_4821;
        tmp_56_4_i_reg_4833_pp0_iter3_reg <= tmp_56_4_i_reg_4833;
        tmp_56_5_i_reg_4845_pp0_iter3_reg <= tmp_56_5_i_reg_4845;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_1_V_ad_reg_4629_pp0_iter1_reg <= core_buf_val_1_V_ad_reg_4629;
        exitcond4_i_reg_4573 <= exitcond4_i_fu_1418_p2;
        exitcond4_i_reg_4573_pp0_iter1_reg <= exitcond4_i_reg_4573;
        or_cond4_i_reg_4644_pp0_iter1_reg <= or_cond4_i_reg_4644;
        or_cond_i_reg_4582_pp0_iter1_reg <= or_cond_i_reg_4582;
        tmp_10_i_reg_4635_pp0_iter1_reg <= tmp_10_i_reg_4635;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_i_reg_4573 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_win_val_0_V_0_fu_196 <= core_win_val_0_V_1_fu_192;
        core_win_val_0_V_1_fu_192 <= core_buf_val_0_V_q0;
        core_win_val_1_V_0_fu_188 <= core_win_val_1_V_1_fu_184;
        core_win_val_1_V_1_fu_184 <= core_buf_val_1_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_i_reg_4573 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_win_val_1_V_1_1_reg_4648 <= core_win_val_1_V_1_fu_184;
        tmp20_reg_4670 <= tmp20_fu_1881_p2;
        tmp_100_2_i_reg_4655 <= tmp_100_2_i_fu_1847_p2;
        tmp_23_i_reg_4660 <= tmp_23_i_fu_1853_p2;
        tmp_24_i_reg_4665 <= tmp_24_i_fu_1859_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_i_reg_4573_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_win_val_2_V_0_fu_180 <= core_win_val_2_V_1_fu_176;
        core_win_val_2_V_1_fu_176 <= core_win_val_2_V_2_fu_4091_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_i_reg_4635_pp0_iter2_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_1_i_4_i_reg_4904 <= count_1_i_4_i_fu_3235_p3;
        not_or_cond11_i_reg_4916 <= not_or_cond11_i_fu_3257_p2;
        not_or_cond12_i_reg_4899 <= not_or_cond12_i_fu_2834_p2;
        or_cond10_i_reg_4894 <= or_cond10_i_fu_2736_p2;
        or_cond20_i_reg_4910 <= or_cond20_i_fu_3248_p2;
        or_cond5_i_reg_4868 <= or_cond5_i_fu_2716_p2;
        or_cond6_i_reg_4874 <= or_cond6_i_fu_2720_p2;
        or_cond7_i_reg_4879 <= or_cond7_i_fu_2724_p2;
        or_cond8_i_reg_4884 <= or_cond8_i_fu_2728_p2;
        or_cond9_i_reg_4889 <= or_cond9_i_fu_2732_p2;
        tmp10_reg_4927 <= tmp10_fu_3281_p2;
        tmp11_reg_4932 <= tmp11_fu_3287_p2;
        tmp6_reg_4922 <= tmp6_fu_3275_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_i_reg_4635_pp0_iter3_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_d_assign_10_i_reg_4961 <= flag_d_assign_10_i_fu_3313_p1;
        flag_d_assign_11_i_reg_4973 <= flag_d_assign_11_i_fu_3323_p1;
        flag_d_assign_12_i_reg_4985 <= flag_d_assign_12_i_fu_3333_p1;
        flag_d_assign_1_i_reg_4943 <= flag_d_assign_1_i_fu_3298_p1;
        flag_d_assign_2_i_reg_4955 <= flag_d_assign_2_i_fu_3308_p1;
        flag_d_assign_3_i_reg_4967 <= flag_d_assign_3_i_fu_3318_p1;
        flag_d_assign_4_i_reg_4979 <= flag_d_assign_4_i_fu_3328_p1;
        flag_d_assign_5_i_reg_4991 <= flag_d_assign_5_i_fu_3338_p1;
        flag_d_assign_6_i_reg_4997 <= flag_d_assign_6_i_fu_3343_p1;
        flag_d_assign_7_i_reg_5003 <= flag_d_assign_7_i_fu_3348_p1;
        flag_d_assign_8_i_reg_4937 <= flag_d_assign_8_i_fu_3293_p1;
        flag_d_assign_9_i_reg_4949 <= flag_d_assign_9_i_fu_3303_p1;
        iscorner_2_i_16_i_reg_5009 <= iscorner_2_i_16_i_fu_3676_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_d_assign_13_i_reg_5019 <= flag_d_assign_13_i_fu_3779_p1;
        flag_d_assign_14_i_reg_5025 <= flag_d_assign_14_i_fu_3784_p1;
        flag_d_assign_15_i_reg_5031 <= flag_d_assign_15_i_fu_3789_p1;
        flag_d_assign_16_i_reg_5013 <= flag_d_assign_16_i_fu_3774_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((iscorner_2_i_16_i_reg_5009 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_d_max2_11_reg_5052 <= grp_reg_int_s_fu_3767_ap_return;
        flag_d_max2_1_reg_5042 <= grp_reg_int_s_fu_3689_ap_return;
        flag_d_min2_11_reg_5047 <= grp_reg_int_s_fu_3760_ap_return;
        flag_d_min2_1_reg_5037 <= grp_reg_int_s_fu_3682_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((iscorner_2_i_16_i_reg_5009_pp0_iter5_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter5_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_d_max4_1_reg_5062 <= grp_reg_int_s_fu_3833_ap_return;
        flag_d_max4_3_reg_5072 <= grp_reg_int_s_fu_3847_ap_return;
        flag_d_max4_7_reg_5082 <= grp_reg_int_s_fu_3877_ap_return;
        flag_d_max4_9_reg_5092 <= grp_reg_int_s_fu_3891_ap_return;
        flag_d_min4_1_reg_5057 <= grp_reg_int_s_fu_3826_ap_return;
        flag_d_min4_3_reg_5067 <= grp_reg_int_s_fu_3840_ap_return;
        flag_d_min4_7_reg_5077 <= grp_reg_int_s_fu_3870_ap_return;
        flag_d_min4_9_reg_5087 <= grp_reg_int_s_fu_3884_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_i_reg_4635_pp0_iter1_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_val_V_assign_lo_1_reg_4690 <= flag_val_V_assign_lo_1_fu_2044_p3;
        flag_val_V_assign_lo_reg_4685 <= flag_val_V_assign_lo_fu_2012_p3;
        ret_V_1_i_reg_4696 <= ret_V_1_i_fu_2056_p2;
        ret_V_2_1_i_reg_4701 <= ret_V_2_1_i_fu_2066_p2;
        ret_V_2_2_i_reg_4713 <= ret_V_2_2_i_fu_2118_p2;
        ret_V_2_3_i_reg_4725 <= ret_V_2_3_i_fu_2170_p2;
        ret_V_2_4_i_reg_4737 <= ret_V_2_4_i_fu_2222_p2;
        ret_V_2_5_i_reg_4749 <= ret_V_2_5_i_fu_2274_p2;
        ret_V_2_6_i_reg_4761 <= ret_V_2_6_i_fu_2326_p2;
        ret_V_2_7_i_reg_4773 <= ret_V_2_7_i_fu_2378_p2;
        ret_V_2_i_reg_4680 <= ret_V_2_i_fu_1982_p2;
        ret_V_4_i_reg_4732 <= ret_V_4_i_fu_2212_p2;
        ret_V_5_i_reg_4744 <= ret_V_5_i_fu_2264_p2;
        ret_V_6_i_reg_4756 <= ret_V_6_i_fu_2316_p2;
        ret_V_7_i_reg_4768 <= ret_V_7_i_fu_2368_p2;
        ret_V_8_i_reg_4720 <= ret_V_8_i_fu_2160_p2;
        ret_V_i_59_reg_4708 <= ret_V_i_59_fu_2108_p2;
        ret_V_i_reg_4675 <= ret_V_i_fu_1972_p2;
        tmp_54_0_not_i_reg_4780 <= tmp_54_0_not_i_fu_2416_p2;
        tmp_54_1_not_i_reg_4791 <= tmp_54_1_not_i_fu_2428_p2;
        tmp_54_2_not_i_reg_4803 <= tmp_54_2_not_i_fu_2440_p2;
        tmp_54_3_not_i_reg_4815 <= tmp_54_3_not_i_fu_2452_p2;
        tmp_54_4_not_i_reg_4827 <= tmp_54_4_not_i_fu_2464_p2;
        tmp_54_5_not_i_reg_4839 <= tmp_54_5_not_i_fu_2476_p2;
        tmp_54_6_not_i_reg_4851 <= tmp_54_6_not_i_fu_2488_p2;
        tmp_54_7_not_i_reg_4863 <= tmp_54_7_not_i_fu_2500_p2;
        tmp_56_1_i_reg_4797 <= tmp_56_1_i_fu_2434_p2;
        tmp_56_2_i_reg_4809 <= tmp_56_2_i_fu_2446_p2;
        tmp_56_3_i_reg_4821 <= tmp_56_3_i_fu_2458_p2;
        tmp_56_4_i_reg_4833 <= tmp_56_4_i_fu_2470_p2;
        tmp_56_5_i_reg_4845 <= tmp_56_5_i_fu_2482_p2;
        tmp_56_6_i_reg_4857 <= tmp_56_6_i_fu_2494_p2;
        tmp_56_i_reg_4785 <= tmp_56_i_fu_2422_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_4549 <= i_V_fu_1373_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_i_fu_1368_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_reg_4568 <= icmp_fu_1412_p2;
        or_cond1_i_reg_4559 <= or_cond1_i_fu_1390_p2;
        tmp_2_i_reg_4554 <= tmp_2_i_fu_1379_p2;
        tmp_4_i_reg_4563 <= tmp_4_i_fu_1396_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_fu_1434_p2 == 1'd1) & (exitcond4_i_fu_1418_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_0_V_addr_reg_4587 <= tmp_7_i_fu_1439_p1;
        k_buf_val_1_V_addr_reg_4593 <= tmp_7_i_fu_1439_p1;
        k_buf_val_2_V_addr_reg_4599 <= tmp_7_i_fu_1439_p1;
        k_buf_val_3_V_addr_reg_4605 <= tmp_7_i_fu_1439_p1;
        k_buf_val_4_V_addr_reg_4611 <= tmp_7_i_fu_1439_p1;
        k_buf_val_5_V_addr_reg_4617 <= tmp_7_i_fu_1439_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_fu_1418_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_10_i_reg_4635 <= tmp_10_i_fu_1461_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_4582 == 1'd1) & (exitcond4_i_reg_4573 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_0_V_2_1_fu_204 <= win_val_0_V_3_fu_208;
        win_val_0_V_2_fu_200 <= win_val_0_V_2_1_fu_204;
        win_val_0_V_3_fu_208 <= win_val_0_V_4_fu_212;
        win_val_0_V_4_fu_212 <= win_val_0_V_5_fu_216;
        win_val_0_V_5_fu_216 <= k_buf_val_0_V_q0;
        win_val_1_V_1_1_fu_224 <= win_val_1_V_2_fu_228;
        win_val_1_V_1_fu_220 <= win_val_1_V_1_1_fu_224;
        win_val_1_V_2_fu_228 <= win_val_1_V_3_fu_232;
        win_val_1_V_3_fu_232 <= win_val_1_V_4_fu_236;
        win_val_1_V_4_fu_236 <= win_val_1_V_5_fu_240;
        win_val_1_V_5_fu_240 <= k_buf_val_1_V_q0;
        win_val_2_V_0_1_fu_248 <= win_val_2_V_1_fu_252;
        win_val_2_V_0_fu_244 <= win_val_2_V_0_1_fu_248;
        win_val_2_V_1_fu_252 <= win_val_2_V_2_fu_256;
        win_val_2_V_2_fu_256 <= win_val_2_V_3_fu_260;
        win_val_2_V_3_fu_260 <= win_val_2_V_4_fu_264;
        win_val_2_V_4_fu_264 <= win_val_2_V_5_fu_268;
        win_val_2_V_5_fu_268 <= k_buf_val_2_V_q0;
        win_val_3_V_0_1_fu_276 <= win_val_3_V_1_fu_280;
        win_val_3_V_0_fu_272 <= win_val_3_V_0_1_fu_276;
        win_val_3_V_1_fu_280 <= win_val_3_V_2_fu_284;
        win_val_3_V_2_fu_284 <= win_val_3_V_3_fu_288;
        win_val_3_V_3_fu_288 <= win_val_3_V_4_fu_292;
        win_val_3_V_4_fu_292 <= win_val_3_V_5_fu_296;
        win_val_3_V_5_fu_296 <= k_buf_val_3_V_q0;
        win_val_4_V_0_1_fu_304 <= win_val_4_V_1_fu_308;
        win_val_4_V_0_fu_300 <= win_val_4_V_0_1_fu_304;
        win_val_4_V_1_fu_308 <= win_val_4_V_2_fu_312;
        win_val_4_V_2_fu_312 <= win_val_4_V_3_fu_316;
        win_val_4_V_3_fu_316 <= win_val_4_V_4_fu_320;
        win_val_4_V_4_fu_320 <= win_val_4_V_5_fu_324;
        win_val_4_V_5_fu_324 <= k_buf_val_4_V_q0;
        win_val_5_V_1_1_fu_332 <= win_val_5_V_2_fu_336;
        win_val_5_V_1_fu_328 <= win_val_5_V_1_1_fu_332;
        win_val_5_V_2_fu_336 <= win_val_5_V_3_fu_340;
        win_val_5_V_3_fu_340 <= win_val_5_V_4_fu_344;
        win_val_5_V_4_fu_344 <= win_val_5_V_5_fu_348;
        win_val_5_V_5_fu_348 <= k_buf_val_5_V_q0;
        win_val_6_V_2_1_fu_356 <= win_val_6_V_3_fu_360;
        win_val_6_V_2_fu_352 <= win_val_6_V_2_1_fu_356;
        win_val_6_V_3_fu_360 <= win_val_6_V_4_fu_364;
        win_val_6_V_4_fu_364 <= win_val_6_V_5_fu_368;
        win_val_6_V_5_fu_368 <= p_src_data_stream_V_dout;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond3_i_fu_1368_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_ce0 = 1'b1;
    end else begin
        core_buf_val_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_ce1 = 1'b1;
    end else begin
        core_buf_val_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond4_i_reg_4573 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_we1 = 1'b1;
    end else begin
        core_buf_val_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_1_V_ce0 = 1'b1;
    end else begin
        core_buf_val_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_1_V_ce1 = 1'b1;
    end else begin
        core_buf_val_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_1_V_we1 = 1'b1;
    end else begin
        core_buf_val_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp576))) begin
        grp_reg_int_s_fu_3682_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3682_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp578))) begin
        grp_reg_int_s_fu_3689_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3689_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp580))) begin
        grp_reg_int_s_fu_3696_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3696_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp582))) begin
        grp_reg_int_s_fu_3704_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3704_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp584))) begin
        grp_reg_int_s_fu_3712_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3712_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp586))) begin
        grp_reg_int_s_fu_3720_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3720_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp588))) begin
        grp_reg_int_s_fu_3728_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3728_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp590))) begin
        grp_reg_int_s_fu_3736_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3736_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp592))) begin
        grp_reg_int_s_fu_3744_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3744_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp594))) begin
        grp_reg_int_s_fu_3752_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3752_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp596))) begin
        grp_reg_int_s_fu_3760_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3760_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp598))) begin
        grp_reg_int_s_fu_3767_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3767_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp616))) begin
        grp_reg_int_s_fu_3794_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3794_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp618))) begin
        grp_reg_int_s_fu_3802_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3802_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp620))) begin
        grp_reg_int_s_fu_3810_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3810_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp622))) begin
        grp_reg_int_s_fu_3818_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3818_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp624))) begin
        grp_reg_int_s_fu_3826_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3826_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp626))) begin
        grp_reg_int_s_fu_3833_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3833_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp628))) begin
        grp_reg_int_s_fu_3840_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3840_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp630))) begin
        grp_reg_int_s_fu_3847_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3847_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp632))) begin
        grp_reg_int_s_fu_3854_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3854_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp634))) begin
        grp_reg_int_s_fu_3862_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3862_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp636))) begin
        grp_reg_int_s_fu_3870_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3870_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp638))) begin
        grp_reg_int_s_fu_3877_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3877_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp640))) begin
        grp_reg_int_s_fu_3884_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3884_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp642))) begin
        grp_reg_int_s_fu_3891_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3891_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp658))) begin
        grp_reg_int_s_fu_3898_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3898_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp660) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_3906_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3906_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp662) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_3914_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3914_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp664) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_3922_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3922_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp666) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_3930_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3930_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp668) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_3938_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3938_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp670) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_3946_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3946_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp672) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_3954_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3954_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp674) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_3962_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3962_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp676) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_3970_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3970_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp678) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_3978_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3978_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp680) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_3986_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3986_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp694) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_3994_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3994_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp696) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4002_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4002_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp698) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4010_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4010_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp700) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4018_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4018_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp731) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4026_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4026_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp732) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4033_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4033_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp733) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4040_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4040_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp734) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4047_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4047_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp735) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4054_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4054_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp736) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4061_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4061_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond3_i_fu_1368_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_0_V_ce0 = 1'b1;
    end else begin
        k_buf_val_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_0_V_ce1 = 1'b1;
    end else begin
        k_buf_val_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_4582 == 1'd1) & (exitcond4_i_reg_4573 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_0_V_we1 = 1'b1;
    end else begin
        k_buf_val_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_1_V_ce0 = 1'b1;
    end else begin
        k_buf_val_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_1_V_ce1 = 1'b1;
    end else begin
        k_buf_val_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_4582 == 1'd1) & (exitcond4_i_reg_4573 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_1_V_we1 = 1'b1;
    end else begin
        k_buf_val_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_2_V_ce0 = 1'b1;
    end else begin
        k_buf_val_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_2_V_ce1 = 1'b1;
    end else begin
        k_buf_val_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_4582 == 1'd1) & (exitcond4_i_reg_4573 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_2_V_we1 = 1'b1;
    end else begin
        k_buf_val_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_3_V_ce0 = 1'b1;
    end else begin
        k_buf_val_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_3_V_ce1 = 1'b1;
    end else begin
        k_buf_val_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_4582 == 1'd1) & (exitcond4_i_reg_4573 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_3_V_we1 = 1'b1;
    end else begin
        k_buf_val_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_4_V_ce0 = 1'b1;
    end else begin
        k_buf_val_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_4_V_ce1 = 1'b1;
    end else begin
        k_buf_val_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_4582 == 1'd1) & (exitcond4_i_reg_4573 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_4_V_we1 = 1'b1;
    end else begin
        k_buf_val_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_5_V_ce0 = 1'b1;
    end else begin
        k_buf_val_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_5_V_ce1 = 1'b1;
    end else begin
        k_buf_val_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_4582 == 1'd1) & (exitcond4_i_reg_4573 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_5_V_we1 = 1'b1;
    end else begin
        k_buf_val_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_mask_data_stream_V_blk_n = p_mask_data_stream_V_full_n;
    end else begin
        p_mask_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_mask_data_stream_V_write = 1'b1;
    end else begin
        p_mask_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_4582 == 1'd1) & (exitcond4_i_reg_4573 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op195_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond3_i_fu_1368_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)) & ~((ap_enable_reg_pp0_iter10 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter10 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a0_1_i_max_int_s_fu_1101_x = tmp_fu_1334_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp576 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp578 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp580 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp582 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp584 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp586 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp588 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp590 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp592 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp594 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp596 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp598 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp616 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp618 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp620 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp622 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp624 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp626 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp628 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp630 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp632 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp634 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp636 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp638 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp640 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp642 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp658 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp660 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp662 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp664 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp666 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp668 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp670 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp672 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp674 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp676 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp678 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp680 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp694 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp696 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp698 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp700 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp731 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp732 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp733 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp734 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp735 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp736 = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op195_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call95 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call1 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call11 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call13 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call15 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call17 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call19 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call21 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call23 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call25 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call27 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call29 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call3 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call31 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call33 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call35 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call37 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call39 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call41 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call43 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call45 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call47 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call49 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call5 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call51 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call53 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call55 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call57 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call59 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call61 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call63 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call65 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call67 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call69 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call7 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call71 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call73 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call75 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call77 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call79 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call81 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call83 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call85 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call87 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call89 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call9 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call91 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call93 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter11_ignore_call95 = ((or_cond4_i_reg_4644_pp0_iter10_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call95 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call1 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call11 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call13 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call15 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call17 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call19 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call21 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call23 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call25 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call27 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call29 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call3 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call31 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call33 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call35 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call37 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call39 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call41 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call43 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call45 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call47 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call49 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call5 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call51 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call53 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call55 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call57 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call59 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call61 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call63 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call65 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call67 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call69 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call7 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call71 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call73 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call75 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call77 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call79 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call81 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call83 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call85 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call87 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call89 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call9 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call91 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call93 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call95 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op195_read_state4 == 1'b1));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call95 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2580 = ((iscorner_2_i_16_i_reg_5009_pp0_iter9_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter9_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2583 = ((tmp_10_i_reg_4635_pp0_iter3_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (iscorner_2_i_16_i_fu_3676_p2 == 1'd0) & (exitcond4_i_reg_4573_pp0_iter3_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_core_1_i_reg_592 = 'bx;

always @ (*) begin
    ap_predicate_op195_read_state4 = ((or_cond_i_reg_4582 == 1'd1) & (exitcond4_i_reg_4573 == 1'd0));
end

always @ (*) begin
    ap_predicate_op576_call_state7 = ((iscorner_2_i_16_i_fu_3676_p2 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter3_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op578_call_state7 = ((iscorner_2_i_16_i_fu_3676_p2 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter3_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op580_call_state7 = ((iscorner_2_i_16_i_fu_3676_p2 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter3_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op582_call_state7 = ((iscorner_2_i_16_i_fu_3676_p2 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter3_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op584_call_state7 = ((iscorner_2_i_16_i_fu_3676_p2 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter3_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op586_call_state7 = ((iscorner_2_i_16_i_fu_3676_p2 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter3_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op588_call_state7 = ((iscorner_2_i_16_i_fu_3676_p2 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter3_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op590_call_state7 = ((iscorner_2_i_16_i_fu_3676_p2 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter3_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op592_call_state7 = ((iscorner_2_i_16_i_fu_3676_p2 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter3_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op594_call_state7 = ((iscorner_2_i_16_i_fu_3676_p2 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter3_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op596_call_state7 = ((iscorner_2_i_16_i_fu_3676_p2 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter3_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op598_call_state7 = ((iscorner_2_i_16_i_fu_3676_p2 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter3_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op616_call_state8 = ((iscorner_2_i_16_i_reg_5009 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op618_call_state8 = ((iscorner_2_i_16_i_reg_5009 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op620_call_state8 = ((iscorner_2_i_16_i_reg_5009 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op622_call_state8 = ((iscorner_2_i_16_i_reg_5009 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op624_call_state8 = ((iscorner_2_i_16_i_reg_5009 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op626_call_state8 = ((iscorner_2_i_16_i_reg_5009 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op628_call_state8 = ((iscorner_2_i_16_i_reg_5009 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op630_call_state8 = ((iscorner_2_i_16_i_reg_5009 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op632_call_state8 = ((iscorner_2_i_16_i_reg_5009 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op634_call_state8 = ((iscorner_2_i_16_i_reg_5009 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op636_call_state8 = ((iscorner_2_i_16_i_reg_5009 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op638_call_state8 = ((iscorner_2_i_16_i_reg_5009 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op640_call_state8 = ((iscorner_2_i_16_i_reg_5009 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op642_call_state8 = ((iscorner_2_i_16_i_reg_5009 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op658_call_state9 = ((iscorner_2_i_16_i_reg_5009_pp0_iter5_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter5_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op660_call_state9 = ((iscorner_2_i_16_i_reg_5009_pp0_iter5_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter5_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op662_call_state9 = ((iscorner_2_i_16_i_reg_5009_pp0_iter5_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter5_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op664_call_state9 = ((iscorner_2_i_16_i_reg_5009_pp0_iter5_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter5_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op666_call_state9 = ((iscorner_2_i_16_i_reg_5009_pp0_iter5_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter5_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op668_call_state9 = ((iscorner_2_i_16_i_reg_5009_pp0_iter5_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter5_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op670_call_state9 = ((iscorner_2_i_16_i_reg_5009_pp0_iter5_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter5_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op672_call_state9 = ((iscorner_2_i_16_i_reg_5009_pp0_iter5_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter5_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op674_call_state9 = ((iscorner_2_i_16_i_reg_5009_pp0_iter5_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter5_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op676_call_state9 = ((iscorner_2_i_16_i_reg_5009_pp0_iter5_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter5_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op678_call_state9 = ((iscorner_2_i_16_i_reg_5009_pp0_iter5_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter5_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op680_call_state9 = ((iscorner_2_i_16_i_reg_5009_pp0_iter5_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter5_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op694_call_state10 = ((iscorner_2_i_16_i_reg_5009_pp0_iter6_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter6_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op696_call_state10 = ((iscorner_2_i_16_i_reg_5009_pp0_iter6_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter6_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op698_call_state10 = ((iscorner_2_i_16_i_reg_5009_pp0_iter6_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter6_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op700_call_state10 = ((iscorner_2_i_16_i_reg_5009_pp0_iter6_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter6_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op731_call_state11 = ((iscorner_2_i_16_i_reg_5009_pp0_iter7_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter7_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op732_call_state11 = ((iscorner_2_i_16_i_reg_5009_pp0_iter7_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter7_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op733_call_state11 = ((iscorner_2_i_16_i_reg_5009_pp0_iter7_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter7_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op734_call_state11 = ((iscorner_2_i_16_i_reg_5009_pp0_iter7_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter7_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op735_call_state11 = ((iscorner_2_i_16_i_reg_5009_pp0_iter7_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter7_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op736_call_state11 = ((iscorner_2_i_16_i_reg_5009_pp0_iter7_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter7_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter7_reg == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign b0_1_i_min_int_s_fu_789_x = $signed(ret_V_fu_1358_p2);

assign core_buf_val_0_V_address0 = tmp_8_i_fu_1449_p1;

assign core_buf_val_1_V_address0 = tmp_8_i_fu_1449_p1;

assign core_win_val_2_V_2_fu_4091_p3 = ((or_cond_i_reg_4582_pp0_iter10_reg[0:0] === 1'b1) ? ap_phi_reg_pp0_iter11_core_1_i_reg_592 : 16'd0);

assign count_1_i_0_op_op_fu_2744_p3 = ((or_cond5_i_fu_2716_p2[0:0] === 1'b1) ? 4'd8 : 4'd9);

assign count_1_i_10_i_fu_3404_p3 = ((or_cond5_i_reg_4868[0:0] === 1'b1) ? 5'd2 : phitmp6_i_fu_3387_p2);

assign count_1_i_11_i_fu_3433_p3 = ((or_cond6_i_reg_4874[0:0] === 1'b1) ? 5'd1 : count_1_i_10_i_fu_3404_p3);

assign count_1_i_12_i_fu_3474_p3 = ((or_cond7_i_reg_4879[0:0] === 1'b1) ? 5'd2 : phitmp7_i_fu_3452_p2);

assign count_1_i_13_i_fu_3503_p3 = ((or_cond8_i_reg_4884[0:0] === 1'b1) ? 5'd1 : count_1_i_12_i_fu_3474_p3);

assign count_1_i_14_i_fu_3544_p3 = ((or_cond9_i_reg_4889[0:0] === 1'b1) ? 5'd2 : phitmp8_i_fu_3522_p2);

assign count_1_i_15_i_fu_3573_p3 = ((or_cond10_i_reg_4894[0:0] === 1'b1) ? 5'd1 : count_1_i_14_i_fu_3544_p3);

assign count_1_i_1_i_fu_3057_p3 = ((or_cond16_i_fu_3027_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_i_fu_3007_p3);

assign count_1_i_2_i_fu_3119_p3 = ((or_cond17_i_fu_3077_p2[0:0] === 1'b1) ? 4'd2 : phitmp4_i_fu_3095_p2);

assign count_1_i_2_op_op_i_fu_2766_p3 = ((tmp_16_i_fu_2760_p2[0:0] === 1'b1) ? phitmp42_op_op_cast_s_fu_2752_p3 : count_1_i_0_op_op_fu_2744_p3);

assign count_1_i_3_cast_i_fu_3177_p1 = count_1_i_3_i_fu_3169_p3;

assign count_1_i_3_i_fu_3169_p3 = ((or_cond18_i_fu_3139_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_2_i_fu_3119_p3);

assign count_1_i_4_i_fu_3235_p3 = ((or_cond19_i_fu_3193_p2[0:0] === 1'b1) ? 5'd2 : phitmp5_i_fu_3211_p2);

assign count_1_i_4_op_i_fu_2788_p3 = ((tmp_17_i_fu_2782_p2[0:0] === 1'b1) ? phitmp41_op_cast_i_c_fu_2774_p3 : count_1_i_2_op_op_i_fu_2766_p3);

assign count_1_i_5_i_fu_3369_p3 = ((or_cond20_i_reg_4910[0:0] === 1'b1) ? 5'd1 : count_1_i_4_i_reg_4904);

assign count_1_i_6_i_fu_2810_p3 = ((tmp_18_i_fu_2804_p2[0:0] === 1'b1) ? phitmp1_cast_i_cast_s_fu_2796_p3 : count_1_i_4_op_i_fu_2788_p3);

assign count_1_i_7_i_fu_2846_p3 = ((or_cond12_i_fu_2823_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_6_i_fu_2810_p3);

assign count_1_i_8_i_fu_2895_p3 = ((or_cond13_i_fu_2859_p2[0:0] === 1'b1) ? 4'd2 : phitmp2_i_fu_2877_p2);

assign count_1_i_9_i_fu_2945_p3 = ((or_cond14_i_fu_2915_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_8_i_fu_2895_p3);

assign count_1_i_fu_3083_p2 = (count_1_i_1_i_fu_3057_p3 + 4'd1);

assign count_1_i_i_fu_3007_p3 = ((or_cond15_i_fu_2965_p2[0:0] === 1'b1) ? 4'd2 : phitmp3_i_fu_2983_p2);

assign count_2_i_fu_3199_p2 = (count_1_i_3_cast_i_fu_3177_p1 + 5'd1);

assign count_3_i_fu_3375_p2 = (count_1_i_5_i_fu_3369_p3 + 5'd1);

assign count_4_i_fu_3440_p2 = (count_1_i_11_i_fu_3433_p3 + 5'd1);

assign count_5_i_fu_3510_p2 = (count_1_i_13_i_fu_3503_p3 + 5'd1);

assign count_6_i_fu_3580_p2 = (count_1_i_15_i_fu_3573_p3 + 5'd1);

assign count_8_i_fu_2865_p2 = (count_1_i_7_i_fu_2846_p3 + 4'd1);

assign count_i_fu_2971_p2 = (count_1_i_9_i_fu_2945_p3 + 4'd1);

assign exitcond3_i_fu_1368_p2 = ((t_V_reg_570 == tmp_1_i_fu_1344_p2) ? 1'b1 : 1'b0);

assign exitcond4_i_fu_1418_p2 = ((t_V_3_reg_581 == tmp_i_fu_1338_p2) ? 1'b1 : 1'b0);

assign flag_d_assign_10_i_fu_3313_p1 = $signed(ret_V_2_2_i_reg_4713_pp0_iter3_reg);

assign flag_d_assign_11_i_fu_3323_p1 = $signed(ret_V_2_3_i_reg_4725_pp0_iter3_reg);

assign flag_d_assign_12_i_fu_3333_p1 = $signed(ret_V_2_4_i_reg_4737_pp0_iter3_reg);

assign flag_d_assign_13_i_fu_3779_p1 = $signed(ret_V_2_5_i_reg_4749_pp0_iter4_reg);

assign flag_d_assign_14_i_fu_3784_p1 = $signed(ret_V_2_6_i_reg_4761_pp0_iter4_reg);

assign flag_d_assign_15_i_fu_3789_p1 = $signed(ret_V_2_7_i_reg_4773_pp0_iter4_reg);

assign flag_d_assign_16_i_fu_3774_p1 = $signed(ret_V_i_reg_4675_pp0_iter4_reg);

assign flag_d_assign_1_i_fu_3298_p1 = $signed(ret_V_1_i_reg_4696_pp0_iter3_reg);

assign flag_d_assign_2_i_fu_3308_p1 = $signed(ret_V_i_59_reg_4708_pp0_iter3_reg);

assign flag_d_assign_3_i_fu_3318_p1 = $signed(ret_V_8_i_reg_4720_pp0_iter3_reg);

assign flag_d_assign_4_i_fu_3328_p1 = $signed(ret_V_4_i_reg_4732_pp0_iter3_reg);

assign flag_d_assign_5_i_fu_3338_p1 = $signed(ret_V_5_i_reg_4744_pp0_iter3_reg);

assign flag_d_assign_6_i_fu_3343_p1 = $signed(ret_V_6_i_reg_4756_pp0_iter3_reg);

assign flag_d_assign_7_i_fu_3348_p1 = $signed(ret_V_7_i_reg_4768_pp0_iter3_reg);

assign flag_d_assign_8_i_fu_3293_p1 = $signed(ret_V_2_i_reg_4680_pp0_iter3_reg);

assign flag_d_assign_9_i_fu_3303_p1 = $signed(ret_V_2_1_i_reg_4701_pp0_iter3_reg);

assign flag_val_V_assign_lo_10_fu_2648_p3 = ((tmp_13_fu_2642_p2[0:0] === 1'b1) ? phitmp1_i_i_5_i_fu_2634_p3 : 2'd0);

assign flag_val_V_assign_lo_11_fu_2356_p3 = ((tmp_14_fu_2350_p2[0:0] === 1'b1) ? phitmp_i_i_6_i_fu_2342_p3 : 2'd0);

assign flag_val_V_assign_lo_12_fu_2678_p3 = ((tmp_15_fu_2672_p2[0:0] === 1'b1) ? phitmp1_i_i_6_i_fu_2664_p3 : 2'd0);

assign flag_val_V_assign_lo_13_fu_2408_p3 = ((tmp_16_fu_2402_p2[0:0] === 1'b1) ? phitmp_i_i_7_i_fu_2394_p3 : 2'd0);

assign flag_val_V_assign_lo_14_fu_2708_p3 = ((tmp_17_fu_2702_p2[0:0] === 1'b1) ? phitmp1_i_i_7_i_fu_2694_p3 : 2'd0);

assign flag_val_V_assign_lo_15_fu_2304_p3 = ((tmp_12_fu_2298_p2[0:0] === 1'b1) ? phitmp_i_i_5_i_fu_2290_p3 : 2'd0);

assign flag_val_V_assign_lo_1_fu_2044_p3 = ((tmp_3_fu_2038_p2[0:0] === 1'b1) ? phitmp1_i_i_i_fu_2030_p3 : 2'd0);

assign flag_val_V_assign_lo_2_fu_2096_p3 = ((tmp_4_fu_2090_p2[0:0] === 1'b1) ? phitmp_i_i_1_i_fu_2082_p3 : 2'd0);

assign flag_val_V_assign_lo_3_fu_2528_p3 = ((tmp_5_fu_2522_p2[0:0] === 1'b1) ? phitmp1_i_i_1_i_fu_2514_p3 : 2'd0);

assign flag_val_V_assign_lo_4_fu_2148_p3 = ((tmp_6_fu_2142_p2[0:0] === 1'b1) ? phitmp_i_i_2_i_fu_2134_p3 : 2'd0);

assign flag_val_V_assign_lo_5_fu_2558_p3 = ((tmp_7_fu_2552_p2[0:0] === 1'b1) ? phitmp1_i_i_2_i_fu_2544_p3 : 2'd0);

assign flag_val_V_assign_lo_6_fu_2200_p3 = ((tmp_8_fu_2194_p2[0:0] === 1'b1) ? phitmp_i_i_3_i_fu_2186_p3 : 2'd0);

assign flag_val_V_assign_lo_7_fu_2588_p3 = ((tmp_9_fu_2582_p2[0:0] === 1'b1) ? phitmp1_i_i_3_i_fu_2574_p3 : 2'd0);

assign flag_val_V_assign_lo_8_fu_2252_p3 = ((tmp_10_fu_2246_p2[0:0] === 1'b1) ? phitmp_i_i_4_i_fu_2238_p3 : 2'd0);

assign flag_val_V_assign_lo_9_fu_2618_p3 = ((tmp_11_fu_2612_p2[0:0] === 1'b1) ? phitmp1_i_i_4_i_fu_2604_p3 : 2'd0);

assign flag_val_V_assign_lo_fu_2012_p3 = ((tmp_s_fu_2006_p2[0:0] === 1'b1) ? phitmp_i_i_i_fu_1998_p3 : 2'd0);

assign i_V_fu_1373_p2 = (t_V_reg_570 + 32'd1);

assign icmp1_fu_1483_p2 = ((tmp_33_fu_1473_p4 == 30'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1412_p2 = ((tmp_30_fu_1402_p4 == 30'd0) ? 1'b1 : 1'b0);

assign iscorner_2_i_16_i_fu_3676_p2 = (tmp5_fu_3623_p2 | tmp12_fu_3670_p2);

assign iscorner_2_i_7_i_fu_2840_p2 = (tmp_58_7_i_fu_2828_p2 & not_or_cond12_i_fu_2834_p2);

assign j_V_fu_1423_p2 = (t_V_3_reg_581 + 32'd1);

assign k_buf_val_0_V_address0 = tmp_7_i_fu_1439_p1;

assign k_buf_val_1_V_address0 = tmp_7_i_fu_1439_p1;

assign k_buf_val_2_V_address0 = tmp_7_i_fu_1439_p1;

assign k_buf_val_3_V_address0 = tmp_7_i_fu_1439_p1;

assign k_buf_val_4_V_address0 = tmp_7_i_fu_1439_p1;

assign k_buf_val_5_V_address0 = tmp_7_i_fu_1439_p1;

assign lhs_V_i_fu_1964_p1 = win_val_3_V_2_fu_284;

assign not_or_cond10_i_demo_fu_3557_p2 = (tmp_56_5_i_reg_4845_pp0_iter3_reg | tmp_54_5_not_i_reg_4839_pp0_iter3_reg);

assign not_or_cond10_i_fu_3561_p2 = (not_or_cond10_i_demo_fu_3557_p2 ^ 1'd1);

assign not_or_cond11_i_demo_fu_3253_p2 = (tmp_56_6_i_reg_4857 | tmp_54_6_not_i_reg_4851);

assign not_or_cond11_i_fu_3257_p2 = (not_or_cond11_i_demo_fu_3253_p2 ^ 1'd1);

assign not_or_cond12_i_fu_2834_p2 = (or_cond12_i_fu_2823_p2 ^ 1'd1);

assign not_or_cond13_i_fu_2883_p2 = (or_cond13_i_fu_2859_p2 ^ 1'd1);

assign not_or_cond14_i_demo_fu_2927_p2 = (tmp_56_9_i_fu_2909_p2 | tmp_54_9_i_fu_2903_p2);

assign not_or_cond14_i_fu_2933_p2 = (not_or_cond14_i_demo_fu_2927_p2 ^ 1'd1);

assign not_or_cond15_i_demo_fu_2989_p2 = (tmp_56_i_60_fu_2959_p2 | tmp_54_i_fu_2953_p2);

assign not_or_cond15_i_fu_2995_p2 = (not_or_cond15_i_demo_fu_2989_p2 ^ 1'd1);

assign not_or_cond16_i_demo_fu_3039_p2 = (tmp_56_8_i_fu_3021_p2 | tmp_54_10_i_fu_3015_p2);

assign not_or_cond16_i_fu_3045_p2 = (not_or_cond16_i_demo_fu_3039_p2 ^ 1'd1);

assign not_or_cond17_i_demo_fu_3101_p2 = (tmp_56_10_i_fu_3071_p2 | tmp_54_11_i_fu_3065_p2);

assign not_or_cond17_i_fu_3107_p2 = (not_or_cond17_i_demo_fu_3101_p2 ^ 1'd1);

assign not_or_cond18_i_demo_fu_3151_p2 = (tmp_56_11_i_fu_3133_p2 | tmp_54_12_i_fu_3127_p2);

assign not_or_cond18_i_fu_3157_p2 = (not_or_cond18_i_demo_fu_3151_p2 ^ 1'd1);

assign not_or_cond19_i_demo_fu_3217_p2 = (tmp_56_12_i_fu_3187_p2 | tmp_54_13_i_fu_3181_p2);

assign not_or_cond19_i_fu_3223_p2 = (not_or_cond19_i_demo_fu_3217_p2 ^ 1'd1);

assign not_or_cond20_i_fu_3358_p2 = (or_cond20_i_reg_4910 ^ 1'd1);

assign not_or_cond5_i_fu_3393_p2 = (or_cond5_i_reg_4868 ^ 1'd1);

assign not_or_cond6_i_demor_fu_3417_p2 = (tmp_56_1_i_reg_4797_pp0_iter3_reg | tmp_54_1_not_i_reg_4791_pp0_iter3_reg);

assign not_or_cond6_i_fu_3421_p2 = (not_or_cond6_i_demor_fu_3417_p2 ^ 1'd1);

assign not_or_cond7_i_demor_fu_3458_p2 = (tmp_56_2_i_reg_4809_pp0_iter3_reg | tmp_54_2_not_i_reg_4803_pp0_iter3_reg);

assign not_or_cond7_i_fu_3462_p2 = (not_or_cond7_i_demor_fu_3458_p2 ^ 1'd1);

assign not_or_cond8_i_demor_fu_3487_p2 = (tmp_56_3_i_reg_4821_pp0_iter3_reg | tmp_54_3_not_i_reg_4815_pp0_iter3_reg);

assign not_or_cond8_i_fu_3491_p2 = (not_or_cond8_i_demor_fu_3487_p2 ^ 1'd1);

assign not_or_cond9_i_demor_fu_3528_p2 = (tmp_56_4_i_reg_4833_pp0_iter3_reg | tmp_54_4_not_i_reg_4827_pp0_iter3_reg);

assign not_or_cond9_i_fu_3532_p2 = (not_or_cond9_i_demor_fu_3528_p2 ^ 1'd1);

assign or_cond10_i_fu_2736_p2 = (tmp_56_5_i_reg_4845 | tmp_54_5_not_i_reg_4839);

assign or_cond11_i_fu_2740_p2 = (tmp_56_6_i_reg_4857 | tmp_54_6_not_i_reg_4851);

assign or_cond12_i_fu_2823_p2 = (tmp_56_7_i_fu_2818_p2 | tmp_54_7_not_i_reg_4863);

assign or_cond13_i_fu_2859_p2 = (tmp_56_7_i_fu_2818_p2 | tmp_54_8_i_fu_2854_p2);

assign or_cond14_i_fu_2915_p2 = (tmp_56_9_i_fu_2909_p2 | tmp_54_9_i_fu_2903_p2);

assign or_cond15_i_fu_2965_p2 = (tmp_56_i_60_fu_2959_p2 | tmp_54_i_fu_2953_p2);

assign or_cond16_i_fu_3027_p2 = (tmp_56_8_i_fu_3021_p2 | tmp_54_10_i_fu_3015_p2);

assign or_cond17_i_fu_3077_p2 = (tmp_56_10_i_fu_3071_p2 | tmp_54_11_i_fu_3065_p2);

assign or_cond18_i_fu_3139_p2 = (tmp_56_11_i_fu_3133_p2 | tmp_54_12_i_fu_3127_p2);

assign or_cond19_i_fu_3193_p2 = (tmp_56_12_i_fu_3187_p2 | tmp_54_13_i_fu_3181_p2);

assign or_cond1_i_fu_1390_p2 = (tmp_3_i_fu_1384_p2 & tmp_2_i_fu_1379_p2);

assign or_cond20_i_fu_3248_p2 = (tmp_56_i_reg_4785 | tmp_54_14_i_fu_3243_p2);

assign or_cond4_i_fu_1489_p2 = (icmp_reg_4568 | icmp1_fu_1483_p2);

assign or_cond5_i_fu_2716_p2 = (tmp_56_i_reg_4785 | tmp_54_0_not_i_reg_4780);

assign or_cond6_i_fu_2720_p2 = (tmp_56_1_i_reg_4797 | tmp_54_1_not_i_reg_4791);

assign or_cond7_i_fu_2724_p2 = (tmp_56_2_i_reg_4809 | tmp_54_2_not_i_reg_4803);

assign or_cond8_i_fu_2728_p2 = (tmp_56_3_i_reg_4821 | tmp_54_3_not_i_reg_4815);

assign or_cond9_i_fu_2732_p2 = (tmp_56_4_i_reg_4833 | tmp_54_4_not_i_reg_4827);

assign or_cond_i_fu_1434_p2 = (tmp_6_i_fu_1429_p2 & tmp_2_i_reg_4554);

assign p_iscorner_0_i_10_i_fu_3468_p2 = (tmp_58_11_i_fu_3446_p2 & not_or_cond7_i_fu_3462_p2);

assign p_iscorner_0_i_11_i_fu_3497_p2 = (tmp_58_12_i_fu_3481_p2 & not_or_cond8_i_fu_3491_p2);

assign p_iscorner_0_i_12_i_fu_3538_p2 = (tmp_58_13_i_fu_3516_p2 & not_or_cond9_i_fu_3532_p2);

assign p_iscorner_0_i_13_i_fu_3567_p2 = (tmp_58_14_i_fu_3551_p2 & not_or_cond10_i_fu_3561_p2);

assign p_iscorner_0_i_14_i_fu_3598_p2 = (tmp_58_15_i_fu_3586_p2 & not_or_cond11_i_reg_4916);

assign p_iscorner_0_i_15_i_fu_3613_p2 = (tmp_58_16_i1_fu_3603_p2 & tmp4_fu_3609_p2);

assign p_iscorner_0_i_1_i_fu_3051_p2 = (tmp_58_1_i_fu_3033_p2 & not_or_cond16_i_fu_3045_p2);

assign p_iscorner_0_i_2_i_fu_3113_p2 = (tmp_58_2_i_fu_3089_p2 & not_or_cond17_i_fu_3107_p2);

assign p_iscorner_0_i_3_i_fu_3163_p2 = (tmp_58_3_i_fu_3145_p2 & not_or_cond18_i_fu_3157_p2);

assign p_iscorner_0_i_4_i_fu_3229_p2 = (tmp_58_4_i_fu_3205_p2 & not_or_cond19_i_fu_3223_p2);

assign p_iscorner_0_i_5_i_fu_3363_p2 = (tmp_58_5_i_fu_3353_p2 & not_or_cond20_i_fu_3358_p2);

assign p_iscorner_0_i_6_i_fu_3398_p2 = (tmp_58_6_i_fu_3381_p2 & not_or_cond5_i_fu_3393_p2);

assign p_iscorner_0_i_7_i_fu_3427_p2 = (tmp_58_10_i_fu_3411_p2 & not_or_cond6_i_fu_3421_p2);

assign p_iscorner_0_i_8_i_fu_2889_p2 = (tmp_58_8_i_fu_2871_p2 & not_or_cond13_i_fu_2883_p2);

assign p_iscorner_0_i_9_i_fu_2939_p2 = (tmp_58_9_i_fu_2921_p2 & not_or_cond14_i_fu_2933_p2);

assign p_iscorner_0_i_i_fu_3001_p2 = (tmp_58_i_fu_2977_p2 & not_or_cond15_i_fu_2995_p2);

assign p_mask_data_stream_V_din = ((tmp_18_fu_4141_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign phitmp1_cast_i_cast_s_fu_2796_p3 = ((or_cond11_i_fu_2740_p2[0:0] === 1'b1) ? 4'd2 : 4'd3);

assign phitmp1_i_i_1_i_fu_2514_p3 = ((tmp_55_1_i_fu_2506_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_2_i_fu_2544_p3 = ((tmp_55_2_i_fu_2536_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_3_i_fu_2574_p3 = ((tmp_55_3_i_fu_2566_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_4_i_fu_2604_p3 = ((tmp_55_4_i_fu_2596_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_5_i_fu_2634_p3 = ((tmp_55_5_i_fu_2626_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_6_i_fu_2664_p3 = ((tmp_55_6_i_fu_2656_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_7_i_fu_2694_p3 = ((tmp_55_7_i_fu_2686_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_i_fu_2030_p3 = ((tmp_55_i_fu_2020_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp2_i_fu_2877_p2 = (count_1_i_7_i_fu_2846_p3 + 4'd2);

assign phitmp3_i_fu_2983_p2 = (count_1_i_9_i_fu_2945_p3 + 4'd2);

assign phitmp41_op_cast_i_c_fu_2774_p3 = ((or_cond9_i_fu_2732_p2[0:0] === 1'b1) ? 4'd4 : 4'd5);

assign phitmp42_op_op_cast_s_fu_2752_p3 = ((or_cond7_i_fu_2724_p2[0:0] === 1'b1) ? 4'd6 : 4'd7);

assign phitmp4_i_fu_3095_p2 = (count_1_i_1_i_fu_3057_p3 + 4'd2);

assign phitmp5_i_fu_3211_p2 = (count_1_i_3_cast_i_fu_3177_p1 + 5'd2);

assign phitmp6_i_fu_3387_p2 = (count_1_i_5_i_fu_3369_p3 + 5'd2);

assign phitmp7_i_fu_3452_p2 = (count_1_i_11_i_fu_3433_p3 + 5'd2);

assign phitmp8_i_fu_3522_p2 = (count_1_i_13_i_fu_3503_p3 + 5'd2);

assign phitmp9_i_fu_3592_p2 = (count_1_i_15_i_fu_3573_p3 + 5'd2);

assign phitmp_i_fu_4079_p2 = ($signed(16'd65535) + $signed(tmp_32_fu_4075_p1));

assign phitmp_i_i_1_i_fu_2082_p3 = ((tmp_49_1_i_fu_2072_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_2_i_fu_2134_p3 = ((tmp_49_2_i_fu_2124_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_3_i_fu_2186_p3 = ((tmp_49_3_i_fu_2176_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_4_i_fu_2238_p3 = ((tmp_49_4_i_fu_2228_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_5_i_fu_2290_p3 = ((tmp_49_5_i_fu_2280_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_6_i_fu_2342_p3 = ((tmp_49_6_i_fu_2332_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_7_i_fu_2394_p3 = ((tmp_49_7_i_fu_2384_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_i_fu_1998_p3 = ((tmp_49_i_fu_1988_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign ret_V_1_i_fu_2056_p2 = (lhs_V_i_fu_1964_p1 - rhs_V_1_i_fu_2052_p1);

assign ret_V_2_1_i_fu_2066_p2 = (lhs_V_i_fu_1964_p1 - rhs_V_2_1_i_fu_2062_p1);

assign ret_V_2_2_i_fu_2118_p2 = (lhs_V_i_fu_1964_p1 - rhs_V_2_2_i_fu_2114_p1);

assign ret_V_2_3_i_fu_2170_p2 = (lhs_V_i_fu_1964_p1 - rhs_V_2_3_i_fu_2166_p1);

assign ret_V_2_4_i_fu_2222_p2 = (lhs_V_i_fu_1964_p1 - rhs_V_2_4_i_fu_2218_p1);

assign ret_V_2_5_i_fu_2274_p2 = (lhs_V_i_fu_1964_p1 - rhs_V_2_5_i_fu_2270_p1);

assign ret_V_2_6_i_fu_2326_p2 = (lhs_V_i_fu_1964_p1 - rhs_V_2_6_i_fu_2322_p1);

assign ret_V_2_7_i_fu_2378_p2 = (lhs_V_i_fu_1964_p1 - rhs_V_2_7_i_fu_2374_p1);

assign ret_V_2_i_fu_1982_p2 = (lhs_V_i_fu_1964_p1 - rhs_V_2_i_fu_1978_p1);

assign ret_V_4_i_fu_2212_p2 = (lhs_V_i_fu_1964_p1 - rhs_V_4_i_fu_2208_p1);

assign ret_V_5_i_fu_2264_p2 = (lhs_V_i_fu_1964_p1 - rhs_V_5_i_fu_2260_p1);

assign ret_V_6_i_fu_2316_p2 = (lhs_V_i_fu_1964_p1 - rhs_V_6_i_fu_2312_p1);

assign ret_V_7_i_fu_2368_p2 = (lhs_V_i_fu_1964_p1 - rhs_V_7_i_fu_2364_p1);

assign ret_V_8_i_fu_2160_p2 = (lhs_V_i_fu_1964_p1 - rhs_V_8_i_fu_2156_p1);

assign ret_V_fu_1358_p2 = (9'd0 - rhs_V_fu_1354_p1);

assign ret_V_i_59_fu_2108_p2 = (lhs_V_i_fu_1964_p1 - rhs_V_i_58_fu_2104_p1);

assign ret_V_i_fu_1972_p2 = (lhs_V_i_fu_1964_p1 - rhs_V_i_fu_1968_p1);

assign rhs_V_1_i_fu_2052_p1 = win_val_0_V_3_fu_208;

assign rhs_V_2_1_i_fu_2062_p1 = win_val_6_V_2_fu_352;

assign rhs_V_2_2_i_fu_2114_p1 = win_val_5_V_1_fu_328;

assign rhs_V_2_3_i_fu_2166_p1 = win_val_4_V_0_fu_300;

assign rhs_V_2_4_i_fu_2218_p1 = win_val_3_V_0_fu_272;

assign rhs_V_2_5_i_fu_2270_p1 = win_val_2_V_0_fu_244;

assign rhs_V_2_6_i_fu_2322_p1 = win_val_1_V_1_fu_220;

assign rhs_V_2_7_i_fu_2374_p1 = win_val_0_V_2_fu_200;

assign rhs_V_2_i_fu_1978_p1 = win_val_6_V_2_1_fu_356;

assign rhs_V_4_i_fu_2208_p1 = win_val_3_V_5_fu_296;

assign rhs_V_5_i_fu_2260_p1 = win_val_4_V_5_fu_324;

assign rhs_V_6_i_fu_2312_p1 = win_val_5_V_4_fu_344;

assign rhs_V_7_i_fu_2364_p1 = win_val_6_V_3_fu_360;

assign rhs_V_8_i_fu_2156_p1 = win_val_2_V_5_fu_268;

assign rhs_V_fu_1354_p1 = tmp_fu_1334_p1;

assign rhs_V_i_58_fu_2104_p1 = win_val_1_V_4_fu_236;

assign rhs_V_i_fu_1968_p1 = win_val_0_V_2_1_fu_204;

assign start_out = real_start;

assign tmp10_fu_3281_p2 = (p_iscorner_0_i_2_i_fu_3113_p2 | p_iscorner_0_i_1_i_fu_3051_p2);

assign tmp11_fu_3287_p2 = (p_iscorner_0_i_4_i_fu_3229_p2 | p_iscorner_0_i_3_i_fu_3163_p2);

assign tmp12_fu_3670_p2 = (tmp16_fu_3664_p2 | tmp13_fu_3640_p2);

assign tmp13_fu_3640_p2 = (tmp15_fu_3634_p2 | tmp14_fu_3628_p2);

assign tmp14_fu_3628_p2 = (p_iscorner_0_i_6_i_fu_3398_p2 | p_iscorner_0_i_5_i_fu_3363_p2);

assign tmp15_fu_3634_p2 = (p_iscorner_0_i_7_i_fu_3427_p2 | p_iscorner_0_i_10_i_fu_3468_p2);

assign tmp16_fu_3664_p2 = (tmp18_fu_3658_p2 | tmp17_fu_3646_p2);

assign tmp17_fu_3646_p2 = (p_iscorner_0_i_12_i_fu_3538_p2 | p_iscorner_0_i_11_i_fu_3497_p2);

assign tmp18_fu_3658_p2 = (tmp19_fu_3652_p2 | p_iscorner_0_i_13_i_fu_3567_p2);

assign tmp19_fu_3652_p2 = (p_iscorner_0_i_15_i_fu_3613_p2 | p_iscorner_0_i_14_i_fu_3598_p2);

assign tmp20_fu_1881_p2 = (tmp22_fu_1876_p2 & tmp21_fu_1865_p2);

assign tmp21_fu_1865_p2 = (tmp_4_i_reg_4563 & tmp_21_i_fu_1829_p2);

assign tmp22_fu_1876_p2 = (tmp_22_i_reg_4639 & tmp23_fu_1870_p2);

assign tmp23_fu_1870_p2 = (tmp_100_i_fu_1835_p2 & tmp_100_1_i_fu_1841_p2);

assign tmp24_fu_4135_p2 = (tmp27_fu_4129_p2 & tmp25_fu_4120_p2);

assign tmp25_fu_4120_p2 = (tmp_100_2_i_reg_4655_pp0_iter10_reg & tmp26_fu_4114_p2);

assign tmp26_fu_4114_p2 = (tmp_103_i_fu_4099_p2 & tmp_103_1_i_fu_4104_p2);

assign tmp27_fu_4129_p2 = (tmp_103_2_i_fu_4109_p2 & tmp28_fu_4125_p2);

assign tmp28_fu_4125_p2 = (tmp_24_i_reg_4665_pp0_iter10_reg & tmp_23_i_reg_4660_pp0_iter10_reg);

assign tmp4_fu_3609_p2 = (not_or_cond12_i_reg_4899 & not_or_cond11_i_reg_4916);

assign tmp5_fu_3623_p2 = (tmp9_fu_3619_p2 | tmp6_reg_4922);

assign tmp6_fu_3275_p2 = (tmp8_fu_3269_p2 | tmp7_fu_3263_p2);

assign tmp7_fu_3263_p2 = (p_iscorner_0_i_8_i_fu_2889_p2 | iscorner_2_i_7_i_fu_2840_p2);

assign tmp8_fu_3269_p2 = (p_iscorner_0_i_i_fu_3001_p2 | p_iscorner_0_i_9_i_fu_2939_p2);

assign tmp9_fu_3619_p2 = (tmp11_reg_4932 | tmp10_reg_4927);

assign tmp_100_1_i_fu_1841_p2 = (($signed(core_win_val_1_V_1_fu_184) > $signed(core_win_val_0_V_1_fu_192)) ? 1'b1 : 1'b0);

assign tmp_100_2_i_fu_1847_p2 = (($signed(core_win_val_1_V_1_fu_184) > $signed(core_buf_val_0_V_q0)) ? 1'b1 : 1'b0);

assign tmp_100_i_fu_1835_p2 = (($signed(core_win_val_1_V_1_fu_184) > $signed(core_win_val_0_V_0_fu_196)) ? 1'b1 : 1'b0);

assign tmp_103_1_i_fu_4104_p2 = (($signed(core_win_val_1_V_1_1_reg_4648_pp0_iter10_reg) > $signed(core_win_val_2_V_1_fu_176)) ? 1'b1 : 1'b0);

assign tmp_103_2_i_fu_4109_p2 = (($signed(core_win_val_1_V_1_1_reg_4648_pp0_iter10_reg) > $signed(core_win_val_2_V_2_fu_4091_p3)) ? 1'b1 : 1'b0);

assign tmp_103_i_fu_4099_p2 = (($signed(core_win_val_1_V_1_1_reg_4648_pp0_iter10_reg) > $signed(core_win_val_2_V_0_fu_180)) ? 1'b1 : 1'b0);

assign tmp_10_fu_2246_p2 = (tmp_50_4_i_fu_2233_p2 | tmp_49_4_i_fu_2228_p2);

assign tmp_10_i_fu_1461_p2 = (tmp_9_i_fu_1455_p2 & tmp_6_i_fu_1429_p2);

assign tmp_11_fu_2612_p2 = (tmp_57_4_i_fu_2600_p2 | tmp_55_4_i_fu_2596_p2);

assign tmp_12_fu_2298_p2 = (tmp_50_5_i_fu_2285_p2 | tmp_49_5_i_fu_2280_p2);

assign tmp_13_fu_2642_p2 = (tmp_57_5_i_fu_2630_p2 | tmp_55_5_i_fu_2626_p2);

assign tmp_14_fu_2350_p2 = (tmp_50_6_i_fu_2337_p2 | tmp_49_6_i_fu_2332_p2);

assign tmp_15_fu_2672_p2 = (tmp_57_6_i_fu_2660_p2 | tmp_55_6_i_fu_2656_p2);

assign tmp_16_fu_2402_p2 = (tmp_50_7_i_fu_2389_p2 | tmp_49_7_i_fu_2384_p2);

assign tmp_16_i_fu_2760_p2 = (or_cond7_i_fu_2724_p2 | or_cond6_i_fu_2720_p2);

assign tmp_17_fu_2702_p2 = (tmp_57_7_i_fu_2690_p2 | tmp_55_7_i_fu_2686_p2);

assign tmp_17_i_fu_2782_p2 = (or_cond9_i_fu_2732_p2 | or_cond8_i_fu_2728_p2);

assign tmp_18_fu_4141_p2 = (tmp24_fu_4135_p2 & tmp20_reg_4670_pp0_iter10_reg);

assign tmp_18_i_fu_2804_p2 = (or_cond11_i_fu_2740_p2 | or_cond10_i_fu_2736_p2);

assign tmp_19_i_max_int_s_fu_1327_y = (32'd0 - b0_2_7_i_min_int_s_fu_950_ap_return);

assign tmp_1_i_fu_1344_p2 = (32'd4 + p_src_rows_V);

assign tmp_21_i_fu_1829_p2 = ((core_win_val_1_V_1_fu_184 != 16'd0) ? 1'b1 : 1'b0);

assign tmp_22_i_fu_1467_p2 = ((t_V_3_reg_581 > 32'd6) ? 1'b1 : 1'b0);

assign tmp_23_i_fu_1853_p2 = (($signed(core_win_val_1_V_1_fu_184) > $signed(core_win_val_1_V_0_fu_188)) ? 1'b1 : 1'b0);

assign tmp_24_i_fu_1859_p2 = (($signed(core_win_val_1_V_1_fu_184) > $signed(core_buf_val_1_V_q0)) ? 1'b1 : 1'b0);

assign tmp_2_i_fu_1379_p2 = ((t_V_reg_570 < p_src_rows_V) ? 1'b1 : 1'b0);

assign tmp_30_fu_1402_p4 = {{t_V_reg_570[31:2]}};

assign tmp_32_fu_4075_p1 = tmp_19_i_max_int_s_fu_1327_ap_return[15:0];

assign tmp_33_fu_1473_p4 = {{t_V_3_reg_581[31:2]}};

assign tmp_3_fu_2038_p2 = (tmp_57_i_fu_2025_p2 | tmp_55_i_fu_2020_p2);

assign tmp_3_i_fu_1384_p2 = ((t_V_reg_570 > 32'd5) ? 1'b1 : 1'b0);

assign tmp_49_1_i_fu_2072_p2 = (($signed(ret_V_1_i_fu_2056_p2) > $signed(rhs_V_fu_1354_p1)) ? 1'b1 : 1'b0);

assign tmp_49_2_i_fu_2124_p2 = (($signed(ret_V_i_59_fu_2108_p2) > $signed(rhs_V_fu_1354_p1)) ? 1'b1 : 1'b0);

assign tmp_49_3_i_fu_2176_p2 = (($signed(ret_V_8_i_fu_2160_p2) > $signed(rhs_V_fu_1354_p1)) ? 1'b1 : 1'b0);

assign tmp_49_4_i_fu_2228_p2 = (($signed(ret_V_4_i_fu_2212_p2) > $signed(rhs_V_fu_1354_p1)) ? 1'b1 : 1'b0);

assign tmp_49_5_i_fu_2280_p2 = (($signed(ret_V_5_i_fu_2264_p2) > $signed(rhs_V_fu_1354_p1)) ? 1'b1 : 1'b0);

assign tmp_49_6_i_fu_2332_p2 = (($signed(ret_V_6_i_fu_2316_p2) > $signed(rhs_V_fu_1354_p1)) ? 1'b1 : 1'b0);

assign tmp_49_7_i_fu_2384_p2 = (($signed(ret_V_7_i_fu_2368_p2) > $signed(rhs_V_fu_1354_p1)) ? 1'b1 : 1'b0);

assign tmp_49_i_fu_1988_p2 = (($signed(ret_V_i_fu_1972_p2) > $signed(rhs_V_fu_1354_p1)) ? 1'b1 : 1'b0);

assign tmp_4_fu_2090_p2 = (tmp_50_1_i_fu_2077_p2 | tmp_49_1_i_fu_2072_p2);

assign tmp_4_i_fu_1396_p2 = ((t_V_reg_570 > 32'd6) ? 1'b1 : 1'b0);

assign tmp_50_1_i_fu_2077_p2 = (($signed(ret_V_1_i_fu_2056_p2) < $signed(ret_V_fu_1358_p2)) ? 1'b1 : 1'b0);

assign tmp_50_2_i_fu_2129_p2 = (($signed(ret_V_i_59_fu_2108_p2) < $signed(ret_V_fu_1358_p2)) ? 1'b1 : 1'b0);

assign tmp_50_3_i_fu_2181_p2 = (($signed(ret_V_8_i_fu_2160_p2) < $signed(ret_V_fu_1358_p2)) ? 1'b1 : 1'b0);

assign tmp_50_4_i_fu_2233_p2 = (($signed(ret_V_4_i_fu_2212_p2) < $signed(ret_V_fu_1358_p2)) ? 1'b1 : 1'b0);

assign tmp_50_5_i_fu_2285_p2 = (($signed(ret_V_5_i_fu_2264_p2) < $signed(ret_V_fu_1358_p2)) ? 1'b1 : 1'b0);

assign tmp_50_6_i_fu_2337_p2 = (($signed(ret_V_6_i_fu_2316_p2) < $signed(ret_V_fu_1358_p2)) ? 1'b1 : 1'b0);

assign tmp_50_7_i_fu_2389_p2 = (($signed(ret_V_7_i_fu_2368_p2) < $signed(ret_V_fu_1358_p2)) ? 1'b1 : 1'b0);

assign tmp_50_i_fu_1993_p2 = (($signed(ret_V_i_fu_1972_p2) < $signed(ret_V_fu_1358_p2)) ? 1'b1 : 1'b0);

assign tmp_54_0_not_i_fu_2416_p2 = ((flag_val_V_assign_lo_fu_2012_p3 != flag_val_V_assign_lo_2_fu_2096_p3) ? 1'b1 : 1'b0);

assign tmp_54_10_i_fu_3015_p2 = ((flag_val_V_assign_lo_7_fu_2588_p3 != flag_val_V_assign_lo_9_fu_2618_p3) ? 1'b1 : 1'b0);

assign tmp_54_11_i_fu_3065_p2 = ((flag_val_V_assign_lo_9_fu_2618_p3 != flag_val_V_assign_lo_10_fu_2648_p3) ? 1'b1 : 1'b0);

assign tmp_54_12_i_fu_3127_p2 = ((flag_val_V_assign_lo_10_fu_2648_p3 != flag_val_V_assign_lo_12_fu_2678_p3) ? 1'b1 : 1'b0);

assign tmp_54_13_i_fu_3181_p2 = ((flag_val_V_assign_lo_12_fu_2678_p3 != flag_val_V_assign_lo_14_fu_2708_p3) ? 1'b1 : 1'b0);

assign tmp_54_14_i_fu_3243_p2 = ((flag_val_V_assign_lo_14_fu_2708_p3 != flag_val_V_assign_lo_reg_4685) ? 1'b1 : 1'b0);

assign tmp_54_1_not_i_fu_2428_p2 = ((flag_val_V_assign_lo_2_fu_2096_p3 != flag_val_V_assign_lo_4_fu_2148_p3) ? 1'b1 : 1'b0);

assign tmp_54_2_not_i_fu_2440_p2 = ((flag_val_V_assign_lo_4_fu_2148_p3 != flag_val_V_assign_lo_6_fu_2200_p3) ? 1'b1 : 1'b0);

assign tmp_54_3_not_i_fu_2452_p2 = ((flag_val_V_assign_lo_6_fu_2200_p3 != flag_val_V_assign_lo_8_fu_2252_p3) ? 1'b1 : 1'b0);

assign tmp_54_4_not_i_fu_2464_p2 = ((flag_val_V_assign_lo_8_fu_2252_p3 != flag_val_V_assign_lo_15_fu_2304_p3) ? 1'b1 : 1'b0);

assign tmp_54_5_not_i_fu_2476_p2 = ((flag_val_V_assign_lo_15_fu_2304_p3 != flag_val_V_assign_lo_11_fu_2356_p3) ? 1'b1 : 1'b0);

assign tmp_54_6_not_i_fu_2488_p2 = ((flag_val_V_assign_lo_11_fu_2356_p3 != flag_val_V_assign_lo_13_fu_2408_p3) ? 1'b1 : 1'b0);

assign tmp_54_7_not_i_fu_2500_p2 = ((flag_val_V_assign_lo_13_fu_2408_p3 != flag_val_V_assign_lo_1_fu_2044_p3) ? 1'b1 : 1'b0);

assign tmp_54_8_i_fu_2854_p2 = ((flag_val_V_assign_lo_1_reg_4690 != flag_val_V_assign_lo_3_fu_2528_p3) ? 1'b1 : 1'b0);

assign tmp_54_9_i_fu_2903_p2 = ((flag_val_V_assign_lo_3_fu_2528_p3 != flag_val_V_assign_lo_5_fu_2558_p3) ? 1'b1 : 1'b0);

assign tmp_54_i_fu_2953_p2 = ((flag_val_V_assign_lo_5_fu_2558_p3 != flag_val_V_assign_lo_7_fu_2588_p3) ? 1'b1 : 1'b0);

assign tmp_55_1_i_fu_2506_p2 = (($signed(ret_V_2_1_i_reg_4701) > $signed(rhs_V_fu_1354_p1)) ? 1'b1 : 1'b0);

assign tmp_55_2_i_fu_2536_p2 = (($signed(ret_V_2_2_i_reg_4713) > $signed(rhs_V_fu_1354_p1)) ? 1'b1 : 1'b0);

assign tmp_55_3_i_fu_2566_p2 = (($signed(ret_V_2_3_i_reg_4725) > $signed(rhs_V_fu_1354_p1)) ? 1'b1 : 1'b0);

assign tmp_55_4_i_fu_2596_p2 = (($signed(ret_V_2_4_i_reg_4737) > $signed(rhs_V_fu_1354_p1)) ? 1'b1 : 1'b0);

assign tmp_55_5_i_fu_2626_p2 = (($signed(ret_V_2_5_i_reg_4749) > $signed(rhs_V_fu_1354_p1)) ? 1'b1 : 1'b0);

assign tmp_55_6_i_fu_2656_p2 = (($signed(ret_V_2_6_i_reg_4761) > $signed(rhs_V_fu_1354_p1)) ? 1'b1 : 1'b0);

assign tmp_55_7_i_fu_2686_p2 = (($signed(ret_V_2_7_i_reg_4773) > $signed(rhs_V_fu_1354_p1)) ? 1'b1 : 1'b0);

assign tmp_55_i_fu_2020_p2 = (($signed(ret_V_2_i_fu_1982_p2) > $signed(rhs_V_fu_1354_p1)) ? 1'b1 : 1'b0);

assign tmp_56_10_i_fu_3071_p2 = ((flag_val_V_assign_lo_9_fu_2618_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_56_11_i_fu_3133_p2 = ((flag_val_V_assign_lo_10_fu_2648_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_56_12_i_fu_3187_p2 = ((flag_val_V_assign_lo_12_fu_2678_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_56_1_i_fu_2434_p2 = ((flag_val_V_assign_lo_2_fu_2096_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_56_2_i_fu_2446_p2 = ((flag_val_V_assign_lo_4_fu_2148_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_56_3_i_fu_2458_p2 = ((flag_val_V_assign_lo_6_fu_2200_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_56_4_i_fu_2470_p2 = ((flag_val_V_assign_lo_8_fu_2252_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_56_5_i_fu_2482_p2 = ((flag_val_V_assign_lo_15_fu_2304_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_56_6_i_fu_2494_p2 = ((flag_val_V_assign_lo_11_fu_2356_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_56_7_i_fu_2818_p2 = ((flag_val_V_assign_lo_1_reg_4690 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_56_8_i_fu_3021_p2 = ((flag_val_V_assign_lo_7_fu_2588_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_56_9_i_fu_2909_p2 = ((flag_val_V_assign_lo_3_fu_2528_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_56_i_60_fu_2959_p2 = ((flag_val_V_assign_lo_5_fu_2558_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_56_i_fu_2422_p2 = ((flag_val_V_assign_lo_fu_2012_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_57_1_i_fu_2510_p2 = (($signed(ret_V_2_1_i_reg_4701) < $signed(ret_V_fu_1358_p2)) ? 1'b1 : 1'b0);

assign tmp_57_2_i_fu_2540_p2 = (($signed(ret_V_2_2_i_reg_4713) < $signed(ret_V_fu_1358_p2)) ? 1'b1 : 1'b0);

assign tmp_57_3_i_fu_2570_p2 = (($signed(ret_V_2_3_i_reg_4725) < $signed(ret_V_fu_1358_p2)) ? 1'b1 : 1'b0);

assign tmp_57_4_i_fu_2600_p2 = (($signed(ret_V_2_4_i_reg_4737) < $signed(ret_V_fu_1358_p2)) ? 1'b1 : 1'b0);

assign tmp_57_5_i_fu_2630_p2 = (($signed(ret_V_2_5_i_reg_4749) < $signed(ret_V_fu_1358_p2)) ? 1'b1 : 1'b0);

assign tmp_57_6_i_fu_2660_p2 = (($signed(ret_V_2_6_i_reg_4761) < $signed(ret_V_fu_1358_p2)) ? 1'b1 : 1'b0);

assign tmp_57_7_i_fu_2690_p2 = (($signed(ret_V_2_7_i_reg_4773) < $signed(ret_V_fu_1358_p2)) ? 1'b1 : 1'b0);

assign tmp_57_i_fu_2025_p2 = (($signed(ret_V_2_i_fu_1982_p2) < $signed(ret_V_fu_1358_p2)) ? 1'b1 : 1'b0);

assign tmp_58_10_i_fu_3411_p2 = ((count_1_i_10_i_fu_3404_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_58_11_i_fu_3446_p2 = ((count_4_i_fu_3440_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_58_12_i_fu_3481_p2 = ((count_1_i_12_i_fu_3474_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_58_13_i_fu_3516_p2 = ((count_5_i_fu_3510_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_58_14_i_fu_3551_p2 = ((count_1_i_14_i_fu_3544_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_58_15_i_fu_3586_p2 = ((count_6_i_fu_3580_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_58_16_i1_fu_3603_p2 = ((phitmp9_i_fu_3592_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_58_1_i_fu_3033_p2 = ((count_1_i_i_fu_3007_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_58_2_i_fu_3089_p2 = ((count_1_i_fu_3083_p2 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_58_3_i_fu_3145_p2 = ((count_1_i_2_i_fu_3119_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_58_4_i_fu_3205_p2 = ((count_2_i_fu_3199_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_58_5_i_fu_3353_p2 = ((count_1_i_4_i_reg_4904 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_58_6_i_fu_3381_p2 = ((count_3_i_fu_3375_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_58_7_i_fu_2828_p2 = ((count_1_i_6_i_fu_2810_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_58_8_i_fu_2871_p2 = ((count_8_i_fu_2865_p2 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_58_9_i_fu_2921_p2 = ((count_1_i_8_i_fu_2895_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_58_i_fu_2977_p2 = ((count_i_fu_2971_p2 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_5_fu_2522_p2 = (tmp_57_1_i_fu_2510_p2 | tmp_55_1_i_fu_2506_p2);

assign tmp_6_fu_2142_p2 = (tmp_50_2_i_fu_2129_p2 | tmp_49_2_i_fu_2124_p2);

assign tmp_6_i_fu_1429_p2 = ((t_V_3_reg_581 < p_src_cols_V) ? 1'b1 : 1'b0);

assign tmp_7_fu_2552_p2 = (tmp_57_2_i_fu_2540_p2 | tmp_55_2_i_fu_2536_p2);

assign tmp_7_i_fu_1439_p1 = t_V_3_reg_581;

assign tmp_8_fu_2194_p2 = (tmp_50_3_i_fu_2181_p2 | tmp_49_3_i_fu_2176_p2);

assign tmp_8_i_fu_1449_p1 = t_V_3_reg_581;

assign tmp_9_fu_2582_p2 = (tmp_57_3_i_fu_2570_p2 | tmp_55_3_i_fu_2566_p2);

assign tmp_9_i_fu_1455_p2 = ((t_V_3_reg_581 > 32'd5) ? 1'b1 : 1'b0);

assign tmp_fu_1334_p1 = threhold[7:0];

assign tmp_i_fu_1338_p2 = (32'd4 + p_src_cols_V);

assign tmp_s_fu_2006_p2 = (tmp_50_i_fu_1993_p2 | tmp_49_i_fu_1988_p2);

endmodule //FAST_t_opr
