vlib work

vlog finalProject.v

vsim finalProject

log {/*}

add wave {/*}

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

#--------------------------------------- end W

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

#---------------------------------------- end F0

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns


#---------------------------------------- end W

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 1
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns

force {PS2_CLK} 1
force {PS2_DAT} 0
run 5ns
force {PS2_CLK} 0
run 5ns


run 25ns
