#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:10 2023
#Install: D:\pds\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: redmi314
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Wed May 15 15:07:36 2024
File "D:/pdsproject/project/project1/AorB/test2/source/test2.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pdsproject/project/project1/AorB/test2/source/test2.v". 
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v". 
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v". 
File "D:/pdsproject/project/project1/AorB/test2/source/test2.fdc" has been added to project successfully. 


Process "Compile" started.
Current time: Wed May 15 15:31:51 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/test2.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/source/test2.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/source/test2.v(line number: 1)] Analyzing module test2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/test2.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v(line number: 1)] Analyzing module gate74LS138D (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v(line number: 1)] Analyzing module gate74LS20 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v successfully.
I: Module "test2" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 10.598s wall, 0.000s user + 0.016s system = 0.016s CPU (0.1%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/source/test2.v(line number: 1)] Elaborating module test2
I: Verilog-0004: [D:/pdsproject/project/project1/AorB/test2/source/test2.v(line number: 5)] Elaborating instance U1
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v(line number: 1)] Elaborating module gate74LS138D
I: Verilog-0004: [D:/pdsproject/project/project1/AorB/test2/source/test2.v(line number: 6)] Elaborating instance U2
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v(line number: 1)] Elaborating module gate74LS20
Executing : rtl-elaborate successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:16s
Action compile: CPU time elapsed is 0h:0m:7s
Action compile: Process CPU time elapsed is 0h:0m:7s
Current time: Wed May 15 15:32:09 2024
Action compile: Peak memory pool usage is 188 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:16s
Action from compile to compile: Total CPU time elapsed is 0h:0m:7s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:7s
Process "Compile" done.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:14
Loading the device ...
W: ConstraintEditor-4019: Port 'A' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'B' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'C0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'C1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'S' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL22G-6MBG324
Save Constraint in file D:/pdsproject/project/project1/AorB/test2/source/test2.fdc success.
C: Flow-2004: Constraint file modified: "D:/pdsproject/project/project1/AorB/test2/source/test2.fdc". 


Process "Synthesize" started.
Current time: Wed May 15 15:36:10 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.031s wall, 0.016s user + 0.000s system = 0.016s CPU (50.1%)

Start mod-gen.
I: Constant propagation done on U1/N10 (bmsREDAND).
I: Constant propagation done on U1/N42 (bmsWIDEMUX).
I: Constant propagation done on U1/N51 (bmsWIDEINV).
I: Constant propagation done on U1/N52 (bmsWIDEINV).
Executing : mod-gen successfully. Time elapsed: 0.023s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
I: Constant propagation done on U1/N56 (bmsREDAND).
I: Constant propagation done on U1/N60 (bmsREDAND).
I: Constant propagation done on U2/N2_0 (bmsREDOR).
I: Constant propagation done on U2/N6_0 (bmsREDOR).
Executing : logic-optimization successfully. Time elapsed: 0.031s wall, 0.000s user + 0.016s system = 0.016s CPU (50.3%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.054s wall, 0.047s user + 0.000s system = 0.047s CPU (87.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.006s wall, 0.016s user + 0.000s system = 0.016s CPU (242.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT3                      2 uses

I/O ports: 5
GTP_INBUF                   3 uses
GTP_OUTBUF                  2 uses

Mapping Summary:
Total LUTs: 2 of 17536 (0.01%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 2
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 5 of 240 (2.08%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'test2' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to test2_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'C1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'S' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'A' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'B' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'C0' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:11s
Action synthesize: Process CPU time elapsed is 0h:0m:11s
Current time: Wed May 15 15:36:23 2024
Action synthesize: Peak memory pool usage is 275 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:26s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:18s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:18s
Process "Synthesize" done.


Process "Compile" started.
Current time: Wed May 15 15:37:22 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/test2.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/source/test2.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/source/test2.v(line number: 1)] Analyzing module test2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/test2.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v(line number: 1)] Analyzing module gate74LS138D (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v(line number: 1)] Analyzing module gate74LS20 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v successfully.
I: Module "test2" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 10.609s wall, 0.000s user + 0.016s system = 0.016s CPU (0.1%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/source/test2.v(line number: 1)] Elaborating module test2
I: Verilog-0004: [D:/pdsproject/project/project1/AorB/test2/source/test2.v(line number: 5)] Elaborating instance U1
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v(line number: 1)] Elaborating module gate74LS138D
I: Verilog-0004: [D:/pdsproject/project/project1/AorB/test2/source/test2.v(line number: 6)] Elaborating instance U2
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v(line number: 1)] Elaborating module gate74LS20
Executing : rtl-elaborate successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:16s
Action compile: CPU time elapsed is 0h:0m:7s
Action compile: Process CPU time elapsed is 0h:0m:7s
Current time: Wed May 15 15:37:41 2024
Action compile: Peak memory pool usage is 189 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:16s
Action from compile to compile: Total CPU time elapsed is 0h:0m:7s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:7s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed May 15 15:37:41 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.040s wall, 0.000s user + 0.016s system = 0.016s CPU (39.4%)

Start mod-gen.
I: Constant propagation done on U1/N10 (bmsREDAND).
I: Constant propagation done on U1/N42 (bmsWIDEMUX).
I: Constant propagation done on U1/N51 (bmsWIDEINV).
I: Constant propagation done on U1/N52 (bmsWIDEINV).
Executing : mod-gen successfully. Time elapsed: 0.022s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
I: Constant propagation done on U1/N56 (bmsREDAND).
I: Constant propagation done on U1/N60 (bmsREDAND).
I: Constant propagation done on U2/N2_0 (bmsREDOR).
I: Constant propagation done on U2/N6_0 (bmsREDOR).
Executing : logic-optimization successfully. Time elapsed: 0.027s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.047s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT3                      2 uses

I/O ports: 5
GTP_INBUF                   3 uses
GTP_OUTBUF                  2 uses

Mapping Summary:
Total LUTs: 2 of 17536 (0.01%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 2
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 5 of 240 (2.08%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'test2' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to test2_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'C1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'S' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'A' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'B' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'C0' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:11s
Action synthesize: CPU time elapsed is 0h:0m:11s
Action synthesize: Process CPU time elapsed is 0h:0m:11s
Current time: Wed May 15 15:37:54 2024
Action synthesize: Peak memory pool usage is 275 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:27s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:18s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:18s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed May 15 15:37:54 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'test2'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 0        | 26304         | 0                  
| LUT                   | 2        | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 5        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 6             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 0        | 20            | 0                  
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'test2' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:16s
Action dev_map: CPU time elapsed is 0h:0m:16s
Action dev_map: Process CPU time elapsed is 0h:0m:16s
Current time: Wed May 15 15:38:12 2024
Action dev_map: Peak memory pool usage is 283 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:43s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:34s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:34s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed May 15 15:38:13 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {C1} LOC=N15 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {C1} LOC=N15 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {S} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {S} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {A} LOC=J15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {A} LOC=J15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {B} LOC=J14 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {B} LOC=J14 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {C0} LOC=K15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {C0} LOC=K15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.09 sec
Worst slack after clock region global placement is 2147483647
Wirelength after clock region global placement is 56.
1st GP placement takes 1.41 sec.

Phase 1.2 Clock placement started.
Clock placement takes 0.05 sec.

Pre global placement takes 1.84 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst A_ibuf/opit_1 on IOL_151_210.
Placed fixed group with base inst B_ibuf/opit_1 on IOL_151_209.
Placed fixed group with base inst C0_ibuf/opit_1 on IOL_151_201.
Placed fixed group with base inst C1_obuf/opit_1 on IOL_151_134.
Placed fixed group with base inst S_obuf/opit_1 on IOL_151_170.
Placed fixed instance BKCL_auto_0 on BKCL_154_144.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 2147483647
2nd GP placement takes 0.17 sec.

Wirelength after global placement is 56.
Global placement takes 0.22 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 56.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 2147483647
3rd GP placement takes 0.14 sec.

Wirelength after post global placement is 56.
Post global placement takes 0.14 sec.

Phase 4 Legalization started.
The average distance in LP is 12.000000.
Wirelength after legalization is 51.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 2147483647.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 51.
Phase 5.2 DP placement started.
Legalized cost 2147483647.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 51.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 2147483647, TNS after placement is 0.
Placement done.
Total placement takes 2.20 sec.
Finished placement.

Routing started.
Building routing graph takes 1.03 sec.
Worst slack is 2147483647, TNS before global route is 0.
Processing design graph takes 0.19 sec.
Total memory for routing:
	46.806443 M.
Total nets for routing : 15.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 2 nets, it takes 0.00 sec.
Global routing takes 0.03 sec.
Total 17 subnets.
    forward max bucket size 11 , backward 8.
        Unrouted nets 3 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 2.
        Unrouted nets 0 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
Detailed routing takes 1 iterations
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 28.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 1.64 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 1        | 6             | 17                 
| Use of CLMA              | 2        | 3274          | 1                  
|   FF                     | 0        | 19644         | 0                  
|   LUT                    | 2        | 13096         | 1                  
|   LUT-FF pairs           | 0        | 13096         | 0                  
| Use of CLMS              | 0        | 1110          | 0                  
|   FF                     | 0        | 6660          | 0                  
|   LUT                    | 0        | 4440          | 0                  
|   LUT-FF pairs           | 0        | 4440          | 0                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 5        | 240           | 3                  
|   IOBD                   | 3        | 120           | 3                  
|   IOBR                   | 1        | 6             | 17                 
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 5        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 6             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 0        | 20            | 0                  
|  USCM dataused           | 0        | 20            | 0                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'test2' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:22s
Action pnr: CPU time elapsed is 0h:0m:22s
Action pnr: Process CPU time elapsed is 0h:0m:22s
Current time: Wed May 15 15:38:37 2024
Action pnr: Peak memory pool usage is 863 MB
Action from compile to pnr: Total Real Time elapsed is 0h:1m:5s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:56s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:56s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed May 15 15:38:38 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
E: Flow-0127: Process exits abnormally.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:14
Loading the device ...
Open UCE successfully.
Current device : PGL22G-6MBG324
Save Constraint in file D:/pdsproject/project/project1/AorB/test2/source/test2.fdc success.
C: Flow-2004: Constraint file modified: "D:/pdsproject/project/project1/AorB/test2/source/test2.fdc". 


Process "Compile" started.
Current time: Wed May 15 15:40:03 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/test2.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/source/test2.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/source/test2.v(line number: 1)] Analyzing module test2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/test2.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v(line number: 1)] Analyzing module gate74LS138D (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v(line number: 1)] Analyzing module gate74LS20 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2} D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v successfully.
I: Module "test2" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 10.570s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/source/test2.v(line number: 1)] Elaborating module test2
I: Verilog-0004: [D:/pdsproject/project/project1/AorB/test2/source/test2.v(line number: 5)] Elaborating instance U1
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/source/gate74LS138D.v(line number: 1)] Elaborating module gate74LS138D
I: Verilog-0004: [D:/pdsproject/project/project1/AorB/test2/source/test2.v(line number: 6)] Elaborating instance U2
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/source/gate74LS20.v(line number: 1)] Elaborating module gate74LS20
Executing : rtl-elaborate successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:17s
Action compile: CPU time elapsed is 0h:0m:6s
Action compile: Process CPU time elapsed is 0h:0m:6s
Current time: Wed May 15 15:40:22 2024
Action compile: Peak memory pool usage is 188 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:17s
Action from compile to compile: Total CPU time elapsed is 0h:0m:6s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:6s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed May 15 15:40:22 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.036s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on U1/N10 (bmsREDAND).
I: Constant propagation done on U1/N42 (bmsWIDEMUX).
I: Constant propagation done on U1/N51 (bmsWIDEINV).
I: Constant propagation done on U1/N52 (bmsWIDEINV).
Executing : mod-gen successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (77.8%)

Start logic-optimization.
I: Constant propagation done on U1/N56 (bmsREDAND).
I: Constant propagation done on U1/N60 (bmsREDAND).
I: Constant propagation done on U2/N2_0 (bmsREDOR).
I: Constant propagation done on U2/N6_0 (bmsREDOR).
Executing : logic-optimization successfully. Time elapsed: 0.025s wall, 0.016s user + 0.000s system = 0.016s CPU (61.3%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.048s wall, 0.016s user + 0.016s system = 0.031s CPU (64.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT3                      2 uses

I/O ports: 5
GTP_INBUF                   3 uses
GTP_OUTBUF                  2 uses

Mapping Summary:
Total LUTs: 2 of 17536 (0.01%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 2
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 5 of 240 (2.08%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'test2' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to test2_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'C1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'S' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'A' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'B' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'C0' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:11s
Action synthesize: Process CPU time elapsed is 0h:0m:11s
Current time: Wed May 15 15:40:34 2024
Action synthesize: Peak memory pool usage is 273 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:27s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:17s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:17s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed May 15 15:40:35 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'test2'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 0        | 26304         | 0                  
| LUT                   | 2        | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 5        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 6             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 0        | 20            | 0                  
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'test2' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/pdsproject/project/project1/AorB/test2/device_map/test2.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:16s
Action dev_map: CPU time elapsed is 0h:0m:16s
Action dev_map: Process CPU time elapsed is 0h:0m:16s
Current time: Wed May 15 15:40:53 2024
Action dev_map: Peak memory pool usage is 282 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:43s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:33s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:33s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed May 15 15:40:53 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {C1} LOC=N15 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {C1} LOC=N15 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {S} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {S} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {A} LOC=J14 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {A} LOC=J14 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {B} LOC=J15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {B} LOC=J15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {C0} LOC=K15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {C0} LOC=K15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.12 sec
Worst slack after clock region global placement is 2147483647
Wirelength after clock region global placement is 56.
1st GP placement takes 1.50 sec.

Phase 1.2 Clock placement started.
Clock placement takes 0.03 sec.

Pre global placement takes 1.88 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst A_ibuf/opit_1 on IOL_151_209.
Placed fixed group with base inst B_ibuf/opit_1 on IOL_151_210.
Placed fixed group with base inst C0_ibuf/opit_1 on IOL_151_201.
Placed fixed group with base inst C1_obuf/opit_1 on IOL_151_134.
Placed fixed group with base inst S_obuf/opit_1 on IOL_151_170.
Placed fixed instance BKCL_auto_0 on BKCL_154_144.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 2147483647
2nd GP placement takes 0.17 sec.

Wirelength after global placement is 56.
Global placement takes 0.20 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 56.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 2147483647
3rd GP placement takes 0.16 sec.

Wirelength after post global placement is 56.
Post global placement takes 0.16 sec.

Phase 4 Legalization started.
The average distance in LP is 12.000000.
Wirelength after legalization is 51.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 2147483647.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 51.
Phase 5.2 DP placement started.
Legalized cost 2147483647.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 51.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 2147483647, TNS after placement is 0.
Placement done.
Total placement takes 2.25 sec.
Finished placement.

Routing started.
Building routing graph takes 1.03 sec.
Worst slack is 2147483647, TNS before global route is 0.
Processing design graph takes 0.17 sec.
Total memory for routing:
	46.806443 M.
Total nets for routing : 15.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 2 nets, it takes 0.02 sec.
Global routing takes 0.02 sec.
Total 17 subnets.
    forward max bucket size 11 , backward 8.
        Unrouted nets 3 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 2.
        Unrouted nets 0 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
Detailed routing takes 1 iterations
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 28.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.64 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 1        | 6             | 17                 
| Use of CLMA              | 2        | 3274          | 1                  
|   FF                     | 0        | 19644         | 0                  
|   LUT                    | 2        | 13096         | 1                  
|   LUT-FF pairs           | 0        | 13096         | 0                  
| Use of CLMS              | 0        | 1110          | 0                  
|   FF                     | 0        | 6660          | 0                  
|   LUT                    | 0        | 4440          | 0                  
|   LUT-FF pairs           | 0        | 4440          | 0                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 5        | 240           | 3                  
|   IOBD                   | 3        | 120           | 3                  
|   IOBR                   | 1        | 6             | 17                 
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 5        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 6             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 0        | 20            | 0                  
|  USCM dataused           | 0        | 20            | 0                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'test2' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:22s
Action pnr: CPU time elapsed is 0h:0m:22s
Action pnr: Process CPU time elapsed is 0h:0m:22s
Current time: Wed May 15 15:41:17 2024
Action pnr: Peak memory pool usage is 862 MB
Action from compile to pnr: Total Real Time elapsed is 0h:1m:5s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:55s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:55s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed May 15 15:41:18 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'C1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'S' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'A' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'B' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'C0' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:17s
Action report_timing: CPU time elapsed is 0h:0m:17s
Action report_timing: Process CPU time elapsed is 0h:0m:17s
Current time: Wed May 15 15:41:37 2024
Action report_timing: Peak memory pool usage is 856 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:22s
Action from compile to report_timing: Total CPU time elapsed is 0h:1m:12s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:1m:12s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed May 15 15:41:38 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
The bitstream file is "D:/pdsproject/project/project1/AorB/test2/generate_bitstream/test2.sbit"
Generate programming file takes 1.875000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:16s
Action gen_bit_stream: CPU time elapsed is 0h:0m:17s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:17s
Current time: Wed May 15 15:41:56 2024
Action gen_bit_stream: Peak memory pool usage is 382 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:38s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:1m:29s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:1m:29s
Process "Generate Bitstream" done.
Process exit normally.
