{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 09:55:48 2018 " "Info: Processing started: Wed Apr 11 09:55:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ENTITY_SHOULD_BE_IN_PRESENT_WORK_LIBRARY" "Oven_glob.vhd(81) " "Error (10333): VHDL error at Oven_glob.vhd(81): entity must be in current project's work library" {  } { { "Oven_glob.vhd" "" { Text "/tp/xm1iarc/xm1iarc013/arc/projet_fpga/Oven_glob.vhd" 81 0 0 } }  } 0 10333 "VHDL error at %1!s!: entity must be in current project's work library" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "config2 Oven_glob.vhd(81) " "Error (10523): Ignored construct config2 at Oven_glob.vhd(81) due to previous errors" {  } { { "Oven_glob.vhd" "" { Text "/tp/xm1iarc/xm1iarc013/arc/projet_fpga/Oven_glob.vhd" 81 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ENTITY_SHOULD_BE_IN_PRESENT_WORK_LIBRARY" "Oven_glob.vhd(92) " "Error (10333): VHDL error at Oven_glob.vhd(92): entity must be in current project's work library" {  } { { "Oven_glob.vhd" "" { Text "/tp/xm1iarc/xm1iarc013/arc/projet_fpga/Oven_glob.vhd" 92 0 0 } }  } 0 10333 "VHDL error at %1!s!: entity must be in current project's work library" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "config3 Oven_glob.vhd(92) " "Error (10523): Ignored construct config3 at Oven_glob.vhd(92) due to previous errors" {  } { { "Oven_glob.vhd" "" { Text "/tp/xm1iarc/xm1iarc013/arc/projet_fpga/Oven_glob.vhd" 92 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Oven_glob.vhd 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file Oven_glob.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oven.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file oven.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Oven_ctrl-Controller " "Info (12022): Found design unit 1: Oven_ctrl-Controller" {  } { { "oven.vhd" "" { Text "/tp/xm1iarc/xm1iarc013/arc/projet_fpga/oven.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Oven_ctrl " "Info (12023): Found entity 1: Oven_ctrl" {  } { { "oven.vhd" "" { Text "/tp/xm1iarc/xm1iarc013/arc/projet_fpga/oven.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Oven_count-Impl " "Info (12022): Found design unit 1: Oven_count-Impl" {  } { { "counter.vhdl" "" { Text "/tp/xm1iarc/xm1iarc013/arc/projet_fpga/counter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Oven_count " "Info (12023): Found entity 1: Oven_count" {  } { { "counter.vhdl" "" { Text "/tp/xm1iarc/xm1iarc013/arc/projet_fpga/counter.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Error: Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 11 09:55:50 2018 " "Error: Processing ended: Wed Apr 11 09:55:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
