#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Feb  9 17:06:49 2026
# Process ID: 32096
# Current directory: C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/impl/ip
# Command line: vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file: C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/impl/ip/vivado.log
# Journal file: C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/impl/ip\vivado.jou
# Running On        :LAPTOP-GK6ER3TV
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency     :3072 MHz
# CPU Physical cores:16
# CPU Logical cores :22
# Host memory       :33736 MB
# Swap memory       :2147 MB
# Total Virtual     :35883 MB
# Available Virtual :3701 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/solution1_data.json outdir=C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/impl/ip srcdir=C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/impl/ip/misc
INFO: Copied 22 verilog file(s) to C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/impl/ip/hdl/verilog
INFO: Copied 22 vhdl file(s) to C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/impl/ip/hdl/vhdl
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 537.234 ; gain = 194.098
INFO: Import ports from HDL: C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/impl/ip/hdl/vhdl/myproject.vhd (myproject)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface x
INFO: Add data interface layer7_out_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add data interface layer7_out_1
INFO: Add data interface layer7_out_2
INFO: Add data interface layer7_out_3
INFO: Add data interface layer7_out_4
INFO: Add data interface layer7_out_5
INFO: Add data interface layer7_out_6
INFO: Add data interface layer7_out_7
INFO: Add data interface layer7_out_8
INFO: Add data interface layer7_out_9
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/impl/ip/component.xml
INFO: Created IP archive C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/impl/ip/hls4ml_hls_myproject_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Feb  9 17:07:12 2026...
