Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Apr  5 15:15:40 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.578        0.000                      0                  254        0.079        0.000                      0                  254        0.539        0.000                       0                   186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk_pin     {0.000 20.833}       41.666          24.000          
  cEng_5xpixel  {0.000 1.347}        2.694           371.206         
  cEng_pixel    {0.000 6.735}        13.470          74.241          
  clk_feedback  {0.000 20.833}       41.666          24.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          39.155        0.000                      0                   28        0.252        0.000                      0                   28       10.833        0.000                       0                    30  
  cEng_5xpixel                                                                                                                                                    0.539        0.000                       0                    10  
  cEng_pixel          4.578        0.000                      0                  226        0.079        0.000                      0                  226        5.755        0.000                       0                   144  
  clk_feedback                                                                                                                                                   40.417        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       39.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.155ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 46.822 - 41.666 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.639     5.466    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.456     5.922 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.402    count_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.076 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    count_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.190    count_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.304    count_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.418    count_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.532 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    count_reg[16]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.646    count_reg[20]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.980 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.980    count_reg[24]_i_1_n_6
    SLICE_X65Y48         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.523    46.822    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.287    47.109    
                         clock uncertainty           -0.035    47.073    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)        0.062    47.135    count_reg[25]
  -------------------------------------------------------------------
                         required time                         47.135    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                 39.155    

Slack (MET) :             39.176ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 2.013ns (80.730%)  route 0.480ns (19.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 46.822 - 41.666 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.639     5.466    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.456     5.922 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.402    count_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.076 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    count_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.190    count_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.304    count_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.418    count_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.532 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    count_reg[16]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.646    count_reg[20]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.959 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.959    count_reg[24]_i_1_n_4
    SLICE_X65Y48         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.523    46.822    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.287    47.109    
                         clock uncertainty           -0.035    47.073    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)        0.062    47.135    count_reg[27]
  -------------------------------------------------------------------
                         required time                         47.135    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                 39.176    

Slack (MET) :             39.250ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 46.822 - 41.666 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.639     5.466    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.456     5.922 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.402    count_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.076 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    count_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.190    count_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.304    count_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.418    count_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.532 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    count_reg[16]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.646    count_reg[20]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.885 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.885    count_reg[24]_i_1_n_5
    SLICE_X65Y48         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.523    46.822    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.287    47.109    
                         clock uncertainty           -0.035    47.073    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)        0.062    47.135    count_reg[26]
  -------------------------------------------------------------------
                         required time                         47.135    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                 39.250    

Slack (MET) :             39.266ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 46.822 - 41.666 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.639     5.466    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.456     5.922 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.402    count_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.076 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    count_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.190    count_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.304    count_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.418    count_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.532 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    count_reg[16]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.646    count_reg[20]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.869 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.869    count_reg[24]_i_1_n_7
    SLICE_X65Y48         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.523    46.822    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.287    47.109    
                         clock uncertainty           -0.035    47.073    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)        0.062    47.135    count_reg[24]
  -------------------------------------------------------------------
                         required time                         47.135    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                 39.266    

Slack (MET) :             39.269ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 46.822 - 41.666 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.639     5.466    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.456     5.922 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.402    count_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.076 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    count_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.190    count_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.304    count_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.418    count_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.532 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    count_reg[16]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.866 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.866    count_reg[20]_i_1_n_6
    SLICE_X65Y47         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.523    46.822    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.287    47.109    
                         clock uncertainty           -0.035    47.073    
    SLICE_X65Y47         FDRE (Setup_fdre_C_D)        0.062    47.135    count_reg[21]
  -------------------------------------------------------------------
                         required time                         47.135    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                 39.269    

Slack (MET) :             39.290ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 46.822 - 41.666 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.639     5.466    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.456     5.922 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.402    count_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.076 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    count_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.190    count_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.304    count_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.418    count_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.532 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    count_reg[16]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.845 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.845    count_reg[20]_i_1_n_4
    SLICE_X65Y47         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.523    46.822    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.287    47.109    
                         clock uncertainty           -0.035    47.073    
    SLICE_X65Y47         FDRE (Setup_fdre_C_D)        0.062    47.135    count_reg[23]
  -------------------------------------------------------------------
                         required time                         47.135    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                 39.290    

Slack (MET) :             39.364ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 46.822 - 41.666 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.639     5.466    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.456     5.922 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.402    count_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.076 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    count_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.190    count_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.304    count_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.418    count_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.532 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    count_reg[16]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.771 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.771    count_reg[20]_i_1_n_5
    SLICE_X65Y47         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.523    46.822    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.287    47.109    
                         clock uncertainty           -0.035    47.073    
    SLICE_X65Y47         FDRE (Setup_fdre_C_D)        0.062    47.135    count_reg[22]
  -------------------------------------------------------------------
                         required time                         47.135    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                 39.364    

Slack (MET) :             39.380ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 46.822 - 41.666 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.639     5.466    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.456     5.922 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.402    count_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.076 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    count_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.190    count_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.304    count_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.418    count_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.532 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    count_reg[16]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.755 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.755    count_reg[20]_i_1_n_7
    SLICE_X65Y47         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.523    46.822    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.287    47.109    
                         clock uncertainty           -0.035    47.073    
    SLICE_X65Y47         FDRE (Setup_fdre_C_D)        0.062    47.135    count_reg[20]
  -------------------------------------------------------------------
                         required time                         47.135    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                 39.380    

Slack (MET) :             39.382ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.639     5.466    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.456     5.922 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.402    count_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.076 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    count_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.190    count_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.304    count_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.418    count_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.752 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.752    count_reg[16]_i_1_n_6
    SLICE_X65Y46         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y46         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[17]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                 39.382    

Slack (MET) :             39.403ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.639     5.466    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.456     5.922 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.402    count_reg_n_0_[1]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.076 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    count_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.190    count_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.304    count_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.418    count_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.731 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.731    count_reg[16]_i_1_n_4
    SLICE_X65Y46         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y46         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[19]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                 39.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.898    count_reg_n_0_[11]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.006 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.006    count_reg[8]_i_1_n_4
    SLICE_X65Y44         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.898    count_reg_n_0_[15]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.006 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.006    count_reg[12]_i_1_n_4
    SLICE_X65Y45         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y45         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.898    count_reg_n_0_[19]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.006 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.006    count_reg[16]_i_1_n_4
    SLICE_X65Y46         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y46         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[3]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[0]_i_1_n_4
    SLICE_X65Y42         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.898    count_reg_n_0_[7]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.006 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.006    count_reg[4]_i_1_n_4
    SLICE_X65Y43         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.650    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.791 r  count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.899    count_reg_n_0_[23]
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.007 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.007    count_reg[20]_i_1_n_4
    SLICE_X65Y47         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.869     2.175    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.525     1.650    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.105     1.755    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.895    count_reg_n_0_[12]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.010 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    count_reg[12]_i_1_n_7
    SLICE_X65Y45         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y45         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.895    count_reg_n_0_[16]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.010 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    count_reg[16]_i_1_n_7
    SLICE_X65Y46         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y46         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.895    count_reg_n_0_[4]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.010 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    count_reg[4]_i_1_n_7
    SLICE_X65Y43         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.895    count_reg_n_0_[8]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.010 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    count_reg[8]_i_1_n_7
    SLICE_X65Y44         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { CLK24MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.666      39.511     BUFGCTRL_X0Y16   CLK24MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y42     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y44     count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y44     count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y45     count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y45     count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y45     count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y45     count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y46     count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y42     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y42     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y47     count_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y47     count_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y47     count_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y47     count_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y47     count_reg[23]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y47     count_reg[23]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y42     count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y42     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y44     count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y44     count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y44     count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y44     count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y45     count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y45     count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  cEng_5xpixel
  To Clock:  cEng_5xpixel

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_5xpixel
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.539      BUFGCTRL_X0Y1    MMCM_clockEngine/CLK_5XPIXEL_I_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y39     dvid_1/SERDES_red/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  cEng_pixel
  To Clock:  cEng_pixel

Setup :            0  Failing Endpoints,  Worst Slack        4.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.755ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][vCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 2.439ns (28.777%)  route 6.036ns (71.223%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.301ns = ( 21.770 - 13.470 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.637     8.886    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y45         FDRE                                         r  Inst_vga_gen/queue_reg[15][vCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDRE (Prop_fdre_C_Q)         0.518     9.404 r  Inst_vga_gen/queue_reg[15][vCounter][1]/Q
                         net (fo=21, routed)          0.685    10.090    Inst_vga_gen/pixel_v[1]
    SLICE_X59Y41         LUT2 (Prop_lut2_I1_O)        0.124    10.214 r  Inst_vga_gen/e[2]_i_5/O
                         net (fo=1, routed)           0.000    10.214    Inst_vga_gen/e[2]_i_5_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.854 r  Inst_vga_gen/e_reg[2]_i_2/O[3]
                         net (fo=12, routed)          1.130    11.984    dvid_1/TMDS_encoder_blue/blue_ram_p[3]
    SLICE_X56Y43         LUT3 (Prop_lut3_I1_O)        0.306    12.290 r  dvid_1/TMDS_encoder_blue/dc_bias[3]_i_21__0/O
                         net (fo=1, routed)           0.667    12.957    Inst_vga_gen/dc_bias_reg[3]_9
    SLICE_X56Y43         LUT6 (Prop_lut6_I1_O)        0.124    13.081 r  Inst_vga_gen/dc_bias[3]_i_6__0/O
                         net (fo=30, routed)          0.811    13.892    Inst_vga_gen/queue_reg[15][hCounter][6]_0
    SLICE_X57Y40         LUT3 (Prop_lut3_I0_O)        0.119    14.011 r  Inst_vga_gen/dc_bias[3]_i_34/O
                         net (fo=1, routed)           0.812    14.823    Inst_vga_gen/dc_bias[3]_i_34_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.332    15.155 r  Inst_vga_gen/dc_bias[3]_i_16__1/O
                         net (fo=6, routed)           0.466    15.621    Inst_vga_gen/queue_reg[15][hCounter][3]_4
    SLICE_X57Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.745 r  Inst_vga_gen/dc_bias[3]_i_4__1/O
                         net (fo=8, routed)           0.990    16.735    Inst_vga_gen/dc_bias_reg[0]_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I2_O)        0.152    16.887 r  Inst_vga_gen/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.475    17.362    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_0[0]
    SLICE_X55Y43         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.452    21.770    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X55Y43         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism              0.481    22.251    
                         clock uncertainty           -0.036    22.215    
    SLICE_X55Y43         FDRE (Setup_fdre_C_D)       -0.275    21.940    dvid_1/TMDS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         21.940    
                         arrival time                         -17.362    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][vCounter][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_green/e_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 1.893ns (23.021%)  route 6.330ns (76.979%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.346ns = ( 21.816 - 13.470 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.637     8.886    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y45         FDRE                                         r  Inst_vga_gen/queue_reg[15][vCounter][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDRE (Prop_fdre_C_Q)         0.518     9.404 f  Inst_vga_gen/queue_reg[15][vCounter][2]/Q
                         net (fo=17, routed)          2.118    11.522    Inst_vga_gen/pixel_v[2]
    SLICE_X63Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.646 f  Inst_vga_gen/e[5]_i_3/O
                         net (fo=1, routed)           0.433    12.079    Inst_vga_gen/e[5]_i_3_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.203 r  Inst_vga_gen/e[5]_i_2/O
                         net (fo=24, routed)          0.848    13.051    Inst_vga_gen/queue_reg[15][vCounter][7]_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I2_O)        0.150    13.201 r  Inst_vga_gen/dc_bias[3]_i_16__0/O
                         net (fo=5, routed)           0.642    13.843    Inst_vga_gen/dc_bias[3]_i_16__0_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I4_O)        0.326    14.169 f  Inst_vga_gen/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.303    14.471    dvid_1/TMDS_encoder_green/dc_bias_reg[2]_6
    SLICE_X61Y69         LUT5 (Prop_lut5_I4_O)        0.124    14.595 r  dvid_1/TMDS_encoder_green/dc_bias[3]_i_3__0/O
                         net (fo=9, routed)           0.787    15.382    Inst_vga_gen/dc_bias_reg[1]_2
    SLICE_X64Y70         LUT3 (Prop_lut3_I1_O)        0.150    15.532 r  Inst_vga_gen/e[6]_i_2__0/O
                         net (fo=5, routed)           0.723    16.255    Inst_vga_gen/e[6]_i_2__0_n_0
    SLICE_X64Y69         LUT4 (Prop_lut4_I3_O)        0.377    16.632 r  Inst_vga_gen/e[2]_i_1__0/O
                         net (fo=1, routed)           0.478    17.109    dvid_1/TMDS_encoder_green/e_reg[2]_0
    SLICE_X64Y70         FDSE                                         r  dvid_1/TMDS_encoder_green/e_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.498    21.816    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X64Y70         FDSE                                         r  dvid_1/TMDS_encoder_green/e_reg[2]/C
                         clock pessimism              0.401    22.216    
                         clock uncertainty           -0.036    22.180    
    SLICE_X64Y70         FDSE (Setup_fdse_C_D)       -0.252    21.928    dvid_1/TMDS_encoder_green/e_reg[2]
  -------------------------------------------------------------------
                         required time                         21.928    
                         arrival time                         -17.109    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][vCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.412ns (28.706%)  route 5.990ns (71.294%))
  Logic Levels:           6  (LUT4=1 LUT5=5)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.345ns = ( 21.815 - 13.470 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.637     8.886    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y45         FDRE                                         r  Inst_vga_gen/queue_reg[15][vCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDRE (Prop_fdre_C_Q)         0.518     9.404 r  Inst_vga_gen/queue_reg[15][vCounter][3]/Q
                         net (fo=17, routed)          1.990    11.394    Inst_vga_gen/pixel_v[3]
    SLICE_X63Y70         LUT5 (Prop_lut5_I4_O)        0.152    11.546 r  Inst_vga_gen/e[6]_i_3__0/O
                         net (fo=6, routed)           1.045    12.591    Inst_vga_gen/e[6]_i_3__0_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I2_O)        0.354    12.945 r  Inst_vga_gen/e[7]_i_2__1/O
                         net (fo=10, routed)          0.946    13.891    Inst_vga_gen/queue_reg[15][vCounter][6]_0
    SLICE_X64Y68         LUT4 (Prop_lut4_I3_O)        0.350    14.241 r  Inst_vga_gen/dc_bias[0]_i_2/O
                         net (fo=7, routed)           0.624    14.865    Inst_vga_gen/queue_reg[15][vCounter][1]_2
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.354    15.219 r  Inst_vga_gen/dc_bias[3]_i_20__0/O
                         net (fo=1, routed)           0.776    15.995    Inst_vga_gen/dc_bias[3]_i_20__0_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I3_O)        0.352    16.347 f  Inst_vga_gen/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.610    16.957    Inst_vga_gen/dc_bias[3]_i_6_n_0
    SLICE_X61Y69         LUT5 (Prop_lut5_I4_O)        0.332    17.289 r  Inst_vga_gen/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    17.289    dvid_1/TMDS_encoder_green/dc_bias_reg[3]_2[2]
    SLICE_X61Y69         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.497    21.815    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X61Y69         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.401    22.215    
                         clock uncertainty           -0.036    22.179    
    SLICE_X61Y69         FDRE (Setup_fdre_C_D)        0.031    22.210    dvid_1/TMDS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                         -17.289    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][vCounter][0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_blue/e_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        8.318ns  (logic 2.773ns (33.337%)  route 5.545ns (66.663%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 21.836 - 13.470 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.637     8.886    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y45         FDRE                                         r  Inst_vga_gen/queue_reg[15][vCounter][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDRE (Prop_fdre_C_Q)         0.518     9.404 r  Inst_vga_gen/queue_reg[15][vCounter][0]/Q
                         net (fo=30, routed)          0.708    10.112    Inst_vga_gen/queue_reg[15][vCounter][0]_0[0]
    SLICE_X59Y41         LUT2 (Prop_lut2_I1_O)        0.124    10.236 r  Inst_vga_gen/e[2]_i_6/O
                         net (fo=1, routed)           0.000    10.236    Inst_vga_gen/e[2]_i_6_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.768 r  Inst_vga_gen/e_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.768    Inst_vga_gen/e_reg[2]_i_2_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.990 r  Inst_vga_gen/e_reg[6]_i_3/O[0]
                         net (fo=7, routed)           1.105    12.095    dvid_1/TMDS_encoder_blue/blue_ram_p[4]
    SLICE_X56Y43         LUT5 (Prop_lut5_I0_O)        0.325    12.420 r  dvid_1/TMDS_encoder_blue/e[6]_i_2__1/O
                         net (fo=16, routed)          0.661    13.081    dvid_1/TMDS_encoder_blue/queue_reg[15][hCounter][6]_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I1_O)        0.328    13.409 r  dvid_1/TMDS_encoder_blue/dc_bias[1]_i_8__1/O
                         net (fo=5, routed)           0.506    13.915    Inst_vga_gen/dc_bias_reg[1]_5
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.150    14.065 r  Inst_vga_gen/dc_bias[2]_i_9__1/O
                         net (fo=4, routed)           0.849    14.914    Inst_vga_gen/dc_bias[2]_i_9__1_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I3_O)        0.326    15.240 f  Inst_vga_gen/dc_bias[2]_i_4__1/O
                         net (fo=11, routed)          0.877    16.117    Inst_vga_gen/dc_bias_reg[3]_2
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124    16.241 r  Inst_vga_gen/e[7]_i_3/O
                         net (fo=5, routed)           0.840    17.080    Inst_vga_gen/e[7]_i_3_n_0
    SLICE_X58Y43         LUT4 (Prop_lut4_I3_O)        0.124    17.204 r  Inst_vga_gen/e[0]_i_1/O
                         net (fo=1, routed)           0.000    17.204    dvid_1/TMDS_encoder_blue/e_reg[7]_0[0]
    SLICE_X58Y43         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.518    21.836    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X58Y43         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[0]/C
                         clock pessimism              0.495    22.331    
                         clock uncertainty           -0.036    22.295    
    SLICE_X58Y43         FDRE (Setup_fdre_C_D)        0.029    22.324    dvid_1/TMDS_encoder_blue/e_reg[0]
  -------------------------------------------------------------------
                         required time                         22.324    
                         arrival time                         -17.204    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][vCounter][0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_blue/e_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 2.799ns (33.545%)  route 5.545ns (66.455%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 21.836 - 13.470 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.637     8.886    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y45         FDRE                                         r  Inst_vga_gen/queue_reg[15][vCounter][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDRE (Prop_fdre_C_Q)         0.518     9.404 r  Inst_vga_gen/queue_reg[15][vCounter][0]/Q
                         net (fo=30, routed)          0.708    10.112    Inst_vga_gen/queue_reg[15][vCounter][0]_0[0]
    SLICE_X59Y41         LUT2 (Prop_lut2_I1_O)        0.124    10.236 r  Inst_vga_gen/e[2]_i_6/O
                         net (fo=1, routed)           0.000    10.236    Inst_vga_gen/e[2]_i_6_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.768 r  Inst_vga_gen/e_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.768    Inst_vga_gen/e_reg[2]_i_2_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.990 r  Inst_vga_gen/e_reg[6]_i_3/O[0]
                         net (fo=7, routed)           1.105    12.095    dvid_1/TMDS_encoder_blue/blue_ram_p[4]
    SLICE_X56Y43         LUT5 (Prop_lut5_I0_O)        0.325    12.420 r  dvid_1/TMDS_encoder_blue/e[6]_i_2__1/O
                         net (fo=16, routed)          0.661    13.081    dvid_1/TMDS_encoder_blue/queue_reg[15][hCounter][6]_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I1_O)        0.328    13.409 r  dvid_1/TMDS_encoder_blue/dc_bias[1]_i_8__1/O
                         net (fo=5, routed)           0.506    13.915    Inst_vga_gen/dc_bias_reg[1]_5
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.150    14.065 r  Inst_vga_gen/dc_bias[2]_i_9__1/O
                         net (fo=4, routed)           0.849    14.914    Inst_vga_gen/dc_bias[2]_i_9__1_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I3_O)        0.326    15.240 f  Inst_vga_gen/dc_bias[2]_i_4__1/O
                         net (fo=11, routed)          0.877    16.117    Inst_vga_gen/dc_bias_reg[3]_2
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124    16.241 r  Inst_vga_gen/e[7]_i_3/O
                         net (fo=5, routed)           0.840    17.080    Inst_vga_gen/e[7]_i_3_n_0
    SLICE_X58Y43         LUT4 (Prop_lut4_I3_O)        0.150    17.230 r  Inst_vga_gen/e[4]_i_1__1/O
                         net (fo=1, routed)           0.000    17.230    dvid_1/TMDS_encoder_blue/e_reg[7]_0[4]
    SLICE_X58Y43         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.518    21.836    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X58Y43         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[4]/C
                         clock pessimism              0.495    22.331    
                         clock uncertainty           -0.036    22.295    
    SLICE_X58Y43         FDRE (Setup_fdre_C_D)        0.075    22.370    dvid_1/TMDS_encoder_blue/e_reg[4]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                         -17.230    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][vCounter][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_green/e_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        8.072ns  (logic 1.864ns (23.094%)  route 6.208ns (76.906%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.345ns = ( 21.815 - 13.470 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.637     8.886    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y45         FDRE                                         r  Inst_vga_gen/queue_reg[15][vCounter][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDRE (Prop_fdre_C_Q)         0.518     9.404 f  Inst_vga_gen/queue_reg[15][vCounter][2]/Q
                         net (fo=17, routed)          2.118    11.522    Inst_vga_gen/pixel_v[2]
    SLICE_X63Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.646 f  Inst_vga_gen/e[5]_i_3/O
                         net (fo=1, routed)           0.433    12.079    Inst_vga_gen/e[5]_i_3_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.203 r  Inst_vga_gen/e[5]_i_2/O
                         net (fo=24, routed)          0.848    13.051    Inst_vga_gen/queue_reg[15][vCounter][7]_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I2_O)        0.150    13.201 r  Inst_vga_gen/dc_bias[3]_i_16__0/O
                         net (fo=5, routed)           0.642    13.843    Inst_vga_gen/dc_bias[3]_i_16__0_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I4_O)        0.326    14.169 f  Inst_vga_gen/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.303    14.471    dvid_1/TMDS_encoder_green/dc_bias_reg[2]_6
    SLICE_X61Y69         LUT5 (Prop_lut5_I4_O)        0.124    14.595 r  dvid_1/TMDS_encoder_green/dc_bias[3]_i_3__0/O
                         net (fo=9, routed)           0.787    15.382    Inst_vga_gen/dc_bias_reg[1]_2
    SLICE_X64Y70         LUT3 (Prop_lut3_I1_O)        0.150    15.532 r  Inst_vga_gen/e[6]_i_2__0/O
                         net (fo=5, routed)           0.746    16.278    Inst_vga_gen/e[6]_i_2__0_n_0
    SLICE_X64Y70         LUT2 (Prop_lut2_I1_O)        0.348    16.626 r  Inst_vga_gen/e[0]_i_1__1/O
                         net (fo=1, routed)           0.332    16.958    dvid_1/TMDS_encoder_green/e_reg[0]_0
    SLICE_X64Y71         FDRE                                         r  dvid_1/TMDS_encoder_green/e_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.497    21.815    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X64Y71         FDRE                                         r  dvid_1/TMDS_encoder_green/e_reg[0]/C
                         clock pessimism              0.401    22.215    
                         clock uncertainty           -0.036    22.179    
    SLICE_X64Y71         FDRE (Setup_fdre_C_D)       -0.031    22.148    dvid_1/TMDS_encoder_green/e_reg[0]
  -------------------------------------------------------------------
                         required time                         22.148    
                         arrival time                         -16.958    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][vCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 2.436ns (29.854%)  route 5.724ns (70.146%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.301ns = ( 21.770 - 13.470 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.637     8.886    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y45         FDRE                                         r  Inst_vga_gen/queue_reg[15][vCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDRE (Prop_fdre_C_Q)         0.518     9.404 r  Inst_vga_gen/queue_reg[15][vCounter][1]/Q
                         net (fo=21, routed)          0.685    10.090    Inst_vga_gen/pixel_v[1]
    SLICE_X59Y41         LUT2 (Prop_lut2_I1_O)        0.124    10.214 r  Inst_vga_gen/e[2]_i_5/O
                         net (fo=1, routed)           0.000    10.214    Inst_vga_gen/e[2]_i_5_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.854 r  Inst_vga_gen/e_reg[2]_i_2/O[3]
                         net (fo=12, routed)          1.130    11.984    dvid_1/TMDS_encoder_blue/blue_ram_p[3]
    SLICE_X56Y43         LUT3 (Prop_lut3_I1_O)        0.306    12.290 r  dvid_1/TMDS_encoder_blue/dc_bias[3]_i_21__0/O
                         net (fo=1, routed)           0.667    12.957    Inst_vga_gen/dc_bias_reg[3]_9
    SLICE_X56Y43         LUT6 (Prop_lut6_I1_O)        0.124    13.081 r  Inst_vga_gen/dc_bias[3]_i_6__0/O
                         net (fo=30, routed)          1.036    14.118    Inst_vga_gen/queue_reg[15][hCounter][6]_0
    SLICE_X58Y41         LUT4 (Prop_lut4_I1_O)        0.150    14.268 r  Inst_vga_gen/dc_bias[2]_i_15__1/O
                         net (fo=4, routed)           1.070    15.338    Inst_vga_gen/dc_bias[2]_i_15__1_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.326    15.664 r  Inst_vga_gen/dc_bias[3]_i_9__0/O
                         net (fo=1, routed)           0.969    16.633    Inst_vga_gen/dc_bias[3]_i_9__0_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I3_O)        0.124    16.757 r  Inst_vga_gen/dc_bias[3]_i_2__1/O
                         net (fo=1, routed)           0.165    16.922    Inst_vga_gen/dc_bias[3]_i_2__1_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.046 r  Inst_vga_gen/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    17.046    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_0[3]
    SLICE_X56Y41         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.452    21.770    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X56Y41         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.481    22.251    
                         clock uncertainty           -0.036    22.215    
    SLICE_X56Y41         FDRE (Setup_fdre_C_D)        0.077    22.292    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                         -17.046    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][vCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        8.094ns  (logic 2.607ns (32.210%)  route 5.487ns (67.790%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.300ns = ( 21.769 - 13.470 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.637     8.886    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y45         FDRE                                         r  Inst_vga_gen/queue_reg[15][vCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDRE (Prop_fdre_C_Q)         0.518     9.404 r  Inst_vga_gen/queue_reg[15][vCounter][1]/Q
                         net (fo=21, routed)          0.685    10.090    Inst_vga_gen/pixel_v[1]
    SLICE_X59Y41         LUT2 (Prop_lut2_I1_O)        0.124    10.214 r  Inst_vga_gen/e[2]_i_5/O
                         net (fo=1, routed)           0.000    10.214    Inst_vga_gen/e[2]_i_5_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.854 r  Inst_vga_gen/e_reg[2]_i_2/O[3]
                         net (fo=12, routed)          1.130    11.984    dvid_1/TMDS_encoder_blue/blue_ram_p[3]
    SLICE_X56Y43         LUT3 (Prop_lut3_I1_O)        0.306    12.290 r  dvid_1/TMDS_encoder_blue/dc_bias[3]_i_21__0/O
                         net (fo=1, routed)           0.667    12.957    Inst_vga_gen/dc_bias_reg[3]_9
    SLICE_X56Y43         LUT6 (Prop_lut6_I1_O)        0.124    13.081 r  Inst_vga_gen/dc_bias[3]_i_6__0/O
                         net (fo=30, routed)          0.811    13.892    Inst_vga_gen/queue_reg[15][hCounter][6]_0
    SLICE_X57Y40         LUT3 (Prop_lut3_I0_O)        0.119    14.011 r  Inst_vga_gen/dc_bias[3]_i_34/O
                         net (fo=1, routed)           0.812    14.823    Inst_vga_gen/dc_bias[3]_i_34_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.332    15.155 r  Inst_vga_gen/dc_bias[3]_i_16__1/O
                         net (fo=6, routed)           0.573    15.728    Inst_vga_gen/queue_reg[15][hCounter][3]_4
    SLICE_X57Y42         LUT5 (Prop_lut5_I1_O)        0.118    15.846 r  Inst_vga_gen/dc_bias[2]_i_2__0/O
                         net (fo=1, routed)           0.808    16.654    Inst_vga_gen/dc_bias[2]_i_2__0_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.326    16.980 r  Inst_vga_gen/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.980    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_0[2]
    SLICE_X55Y42         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.451    21.769    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X55Y42         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.481    22.250    
                         clock uncertainty           -0.036    22.214    
    SLICE_X55Y42         FDRE (Setup_fdre_C_D)        0.029    22.243    dvid_1/TMDS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                         -16.980    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_red/e_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        7.853ns  (logic 2.293ns (29.200%)  route 5.560ns (70.800%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 21.835 - 13.470 ) 
    Source Clock Delay      (SCD):    8.883ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.634     8.883    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y38         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.478     9.361 r  Inst_vga_gen/queue_reg[15][hCounter][4]/Q
                         net (fo=8, routed)           0.902    10.264    Inst_vga_gen/pixel_h[4]
    SLICE_X62Y38         LUT3 (Prop_lut3_I0_O)        0.323    10.587 r  Inst_vga_gen/dc_bias[0]_i_11/O
                         net (fo=1, routed)           0.808    11.395    Inst_vga_gen/dc_bias[0]_i_11_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I3_O)        0.326    11.721 r  Inst_vga_gen/dc_bias[0]_i_3/O
                         net (fo=25, routed)          0.613    12.334    Inst_vga_gen/queue_reg[15][hCounter][7]_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.458 r  Inst_vga_gen/dc_bias[1]_i_6/O
                         net (fo=3, routed)           0.667    13.126    Inst_vga_gen/dc_bias[1]_i_6_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I0_O)        0.150    13.276 r  Inst_vga_gen/dc_bias[0]_i_5/O
                         net (fo=3, routed)           0.592    13.868    Inst_vga_gen/dc_bias[0]_i_5_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.326    14.194 r  Inst_vga_gen/dc_bias[3]_i_6__1/O
                         net (fo=4, routed)           0.350    14.544    Inst_vga_gen/dc_bias[3]_i_6__1_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I2_O)        0.124    14.668 r  Inst_vga_gen/dc_bias[3]_i_2/O
                         net (fo=10, routed)          0.611    15.279    Inst_vga_gen/queue_reg[15][hCounter][3]_0
    SLICE_X61Y37         LUT3 (Prop_lut3_I1_O)        0.120    15.399 r  Inst_vga_gen/e[6]_i_2/O
                         net (fo=4, routed)           0.480    15.880    Inst_vga_gen/e[6]_i_2_n_0
    SLICE_X62Y38         LUT4 (Prop_lut4_I3_O)        0.322    16.202 r  Inst_vga_gen/e[2]_i_1/O
                         net (fo=1, routed)           0.534    16.736    dvid_1/TMDS_encoder_red/e_reg[2]_0
    SLICE_X62Y39         FDSE                                         r  dvid_1/TMDS_encoder_red/e_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.517    21.835    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X62Y39         FDSE                                         r  dvid_1/TMDS_encoder_red/e_reg[2]/C
                         clock pessimism              0.481    22.316    
                         clock uncertainty           -0.036    22.280    
    SLICE_X62Y39         FDSE (Setup_fdse_C_D)       -0.275    22.005    dvid_1/TMDS_encoder_red/e_reg[2]
  -------------------------------------------------------------------
                         required time                         22.005    
                         arrival time                         -16.736    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TMDS_encoder_red/e_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 2.298ns (28.948%)  route 5.640ns (71.052%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 21.835 - 13.470 ) 
    Source Clock Delay      (SCD):    8.883ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.634     8.883    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y38         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.478     9.361 r  Inst_vga_gen/queue_reg[15][hCounter][4]/Q
                         net (fo=8, routed)           0.902    10.264    Inst_vga_gen/pixel_h[4]
    SLICE_X62Y38         LUT3 (Prop_lut3_I0_O)        0.323    10.587 r  Inst_vga_gen/dc_bias[0]_i_11/O
                         net (fo=1, routed)           0.808    11.395    Inst_vga_gen/dc_bias[0]_i_11_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I3_O)        0.326    11.721 r  Inst_vga_gen/dc_bias[0]_i_3/O
                         net (fo=25, routed)          0.613    12.334    Inst_vga_gen/queue_reg[15][hCounter][7]_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.458 r  Inst_vga_gen/dc_bias[1]_i_6/O
                         net (fo=3, routed)           0.667    13.126    Inst_vga_gen/dc_bias[1]_i_6_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I0_O)        0.150    13.276 r  Inst_vga_gen/dc_bias[0]_i_5/O
                         net (fo=3, routed)           0.592    13.868    Inst_vga_gen/dc_bias[0]_i_5_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.326    14.194 r  Inst_vga_gen/dc_bias[3]_i_6__1/O
                         net (fo=4, routed)           0.350    14.544    Inst_vga_gen/dc_bias[3]_i_6__1_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I2_O)        0.124    14.668 r  Inst_vga_gen/dc_bias[3]_i_2/O
                         net (fo=10, routed)          0.611    15.279    Inst_vga_gen/queue_reg[15][hCounter][3]_0
    SLICE_X61Y37         LUT3 (Prop_lut3_I1_O)        0.120    15.399 r  Inst_vga_gen/e[6]_i_2/O
                         net (fo=4, routed)           0.626    16.025    Inst_vga_gen/e[6]_i_2_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I1_O)        0.327    16.352 r  Inst_vga_gen/e[6]_i_1__0/O
                         net (fo=1, routed)           0.470    16.822    dvid_1/TMDS_encoder_red/e_reg[6]_0[0]
    SLICE_X65Y40         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.460    18.563    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         1.517    21.835    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X65Y40         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[6]/C
                         clock pessimism              0.481    22.316    
                         clock uncertainty           -0.036    22.280    
    SLICE_X65Y40         FDRE (Setup_fdre_C_D)       -0.067    22.213    dvid_1/TMDS_encoder_red/e_reg[6]
  -------------------------------------------------------------------
                         required time                         22.213    
                         arrival time                         -16.822    
  -------------------------------------------------------------------
                         slack                                  5.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.772%)  route 0.137ns (49.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.592     2.757    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y39         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     2.898 r  Inst_vga_gen/queue_reg[0][hCounter][7]/Q
                         net (fo=7, routed)           0.137     3.035    Inst_vga_gen/queue_reg[0][hCounter][7]
    SLICE_X60Y38         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.862     3.598    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y38         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK
                         clock pessimism             -0.825     2.773    
    SLICE_X60Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.956    Inst_vga_gen/queue_reg[14][hCounter][7]_srl14
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.544%)  route 0.133ns (48.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.592     2.757    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y39         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     2.898 r  Inst_vga_gen/queue_reg[0][hCounter][5]/Q
                         net (fo=7, routed)           0.133     3.030    Inst_vga_gen/queue_reg[0][hCounter][5]
    SLICE_X60Y38         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.862     3.598    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y38         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
                         clock pessimism             -0.825     2.773    
    SLICE_X60Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.888    Inst_vga_gen/queue_reg[14][hCounter][5]_srl14
  -------------------------------------------------------------------
                         required time                         -2.888    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.082%)  route 0.202ns (58.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.594     2.759    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X58Y45         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  Inst_vga_gen/queue_reg[0][vCounter][7]/Q
                         net (fo=8, routed)           0.202     3.102    Inst_vga_gen/queue_reg[0][vCounter][7]
    SLICE_X60Y45         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.864     3.600    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y45         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/CLK
                         clock pessimism             -0.825     2.775    
    SLICE_X60Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.958    Inst_vga_gen/queue_reg[14][vCounter][7]_srl14
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.202%)  route 0.134ns (48.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.592     2.757    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y39         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     2.898 r  Inst_vga_gen/queue_reg[0][hCounter][6]/Q
                         net (fo=5, routed)           0.134     3.032    Inst_vga_gen/queue_reg[0][hCounter][6]
    SLICE_X60Y38         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.862     3.598    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y38         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/CLK
                         clock pessimism             -0.825     2.773    
    SLICE_X60Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.882    Inst_vga_gen/queue_reg[14][hCounter][6]_srl14
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.848%)  route 0.136ns (49.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.594     2.759    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X58Y44         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  Inst_vga_gen/queue_reg[0][vCounter][1]/Q
                         net (fo=4, routed)           0.136     3.036    Inst_vga_gen/queue_reg[0][vCounter][1]
    SLICE_X60Y45         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.864     3.600    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y45         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/CLK
                         clock pessimism             -0.825     2.775    
    SLICE_X60Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.884    Inst_vga_gen/queue_reg[14][vCounter][1]_srl14
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.355%)  route 0.145ns (50.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.592     2.757    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y39         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     2.898 r  Inst_vga_gen/queue_reg[0][hCounter][4]/Q
                         net (fo=7, routed)           0.145     3.042    Inst_vga_gen/queue_reg[0][hCounter][4]
    SLICE_X60Y38         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.862     3.598    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y38         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
                         clock pessimism             -0.825     2.773    
    SLICE_X60Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.890    Inst_vga_gen/queue_reg[14][hCounter][4]_srl14
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.635%)  route 0.137ns (49.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.594     2.759    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X58Y44         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  Inst_vga_gen/queue_reg[0][vCounter][3]/Q
                         net (fo=7, routed)           0.137     3.037    Inst_vga_gen/queue_reg[0][vCounter][3]
    SLICE_X60Y45         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.864     3.600    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y45         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/CLK
                         clock pessimism             -0.825     2.775    
    SLICE_X60Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     2.883    Inst_vga_gen/queue_reg[14][vCounter][3]_srl14
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_red/e_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/latched_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.594     2.759    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X65Y40         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  dvid_1/TMDS_encoder_red/e_reg[6]/Q
                         net (fo=1, routed)           0.110     3.010    dvid_1/TMDS_encoder_red_n_12
    SLICE_X64Y40         FDRE                                         r  dvid_1/latched_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.865     3.601    dvid_1/cEng_pixel_BUFG
    SLICE_X64Y40         FDRE                                         r  dvid_1/latched_red_reg[6]/C
                         clock pessimism             -0.829     2.772    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.063     2.835    dvid_1/latched_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_red/e_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/latched_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.593     2.758    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X64Y38         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.164     2.922 r  dvid_1/TMDS_encoder_red/e_reg[7]/Q
                         net (fo=1, routed)           0.116     3.038    dvid_1/TMDS_encoder_red_n_11
    SLICE_X64Y40         FDRE                                         r  dvid_1/latched_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.865     3.601    dvid_1/cEng_pixel_BUFG
    SLICE_X64Y40         FDRE                                         r  dvid_1/latched_red_reg[7]/C
                         clock pessimism             -0.826     2.775    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.063     2.838    dvid_1/latched_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][vCounter][6]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.236%)  route 0.185ns (56.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.594     2.759    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X58Y45         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  Inst_vga_gen/queue_reg[0][vCounter][6]/Q
                         net (fo=8, routed)           0.185     3.085    Inst_vga_gen/queue_reg[0][vCounter][6]
    SLICE_X60Y45         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][6]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=142, routed)         0.864     3.600    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y45         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][6]_srl14/CLK
                         clock pessimism             -0.825     2.775    
    SLICE_X60Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.884    Inst_vga_gen/queue_reg[14][vCounter][6]_srl14
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_pixel
Waveform(ns):       { 0.000 6.735 }
Period(ns):         13.470
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.470      11.314     BUFGCTRL_X0Y0    cEng_pixel_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.470      11.803     OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.470      11.803     OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.470      11.803     OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.470      11.803     OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.470      11.803     OLOGIC_X1Y39     dvid_1/SERDES_red/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.470      11.803     OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.470      11.803     OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.470      11.803     OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.470      12.221     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.470      199.890    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y45     Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y45     Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y45     Inst_vga_gen/queue_reg[14][vCounter][2]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y45     Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y45     Inst_vga_gen/queue_reg[14][vCounter][4]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y45     Inst_vga_gen/queue_reg[14][vCounter][5]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y45     Inst_vga_gen/queue_reg[14][vCounter][6]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y45     Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y41     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y41     Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y41     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y38     Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y38     Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y38     Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y41     Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y38     Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y38     Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y38     Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y38     Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y38     Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       41.666      171.694    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT



