#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_000002678f446270 .scope module, "mux3" "mux3" 2 41;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 8 "y";
P_000002678f42c210 .param/l "WIDTH" 0 2 41, +C4<00000000000000000000000000001000>;
o000002678f44c058 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002678f43f9b0_0 .net "d0", 7 0, o000002678f44c058;  0 drivers
o000002678f44c088 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002678f43efb0_0 .net "d1", 7 0, o000002678f44c088;  0 drivers
o000002678f44c0b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002678f440450_0 .net "d2", 7 0, o000002678f44c0b8;  0 drivers
o000002678f44c0e8 .functor BUFZ 2, C4<zz>; HiZ drive
v000002678f43ed30_0 .net "s", 1 0, o000002678f44c0e8;  0 drivers
v000002678f440310_0 .var "y", 7 0;
E_000002678f42bad0 .event anyedge, v000002678f43ed30_0, v000002678f43f9b0_0, v000002678f43efb0_0, v000002678f440450_0;
S_000002678f44b830 .scope module, "testbench1" "testbench1" 3 12;
 .timescale 0 0;
P_000002678f2cc920 .param/l "REGBITS" 0 3 12, +C4<00000000000000000000000000000011>;
P_000002678f2cc958 .param/l "WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v000002678f4b0bd0_0 .var "clk", 0 0;
v000002678f4b0c70_0 .net "kraj", 0 0, v000002678f4b26b0_0;  1 drivers
v000002678f4b0d10_0 .net "mar", 7 0, v000002678f4a2b90_0;  1 drivers
v000002678f4b2cf0_0 .net "memdata", 7 0, v000002678f4b0770_0;  1 drivers
v000002678f4b3830_0 .net "memread", 0 0, v000002678f43f7d0_0;  1 drivers
v000002678f4b3bf0_0 .net "memwrite", 0 0, v000002678f43fe10_0;  1 drivers
v000002678f4b3330_0 .var "reset", 0 0;
v000002678f4b33d0_0 .net "writedata", 7 0, v000002678f49d9f0_0;  1 drivers
S_000002678f44b9c0 .scope module, "dut" "procesor" 3 21, 4 12 0, S_000002678f44b830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "memdata";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 8 "mar";
    .port_info 6 /OUTPUT 8 "writedata";
P_000002678f2cbf20 .param/l "REGBITS" 0 4 12, +C4<00000000000000000000000000000011>;
P_000002678f2cbf58 .param/l "WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
v000002678f4b2890_0 .net "adrend", 1 0, v000002678f43f230_0;  1 drivers
v000002678f4b1670_0 .net "adrsrc", 1 0, v000002678f4404f0_0;  1 drivers
v000002678f4b2110_0 .net "alucontrol", 2 0, v000002678f43f0f0_0;  1 drivers
v000002678f4b03b0_0 .net "alusrca", 1 0, v000002678f43f870_0;  1 drivers
v000002678f4b12b0_0 .net "alusrcb", 1 0, v000002678f4406d0_0;  1 drivers
v000002678f4b15d0_0 .net "bckAB", 0 0, v000002678f4408b0_0;  1 drivers
v000002678f4b1f30_0 .net "carry", 0 0, v000002678f49d450_0;  1 drivers
v000002678f4b1710_0 .net "clk", 0 0, v000002678f4b0bd0_0;  1 drivers
v000002678f4b1b70_0 .net "funct", 2 0, L_000002678f4b2c50;  1 drivers
v000002678f4b2250_0 .net "instr", 31 0, L_000002678f4b3b50;  1 drivers
v000002678f4b22f0_0 .net "iord", 0 0, v000002678f43f550_0;  1 drivers
v000002678f4b17b0_0 .net "irwrite", 3 0, v000002678f43f370_0;  1 drivers
v000002678f4b0e50_0 .net "ldAB", 0 0, v000002678f43f5f0_0;  1 drivers
v000002678f4b2930_0 .net "ldBB", 0 0, v000002678f43f730_0;  1 drivers
v000002678f4b18f0_0 .net "ldSP", 0 0, v000002678f43fd70_0;  1 drivers
v000002678f4b1850_0 .net "mar", 7 0, v000002678f4a2b90_0;  alias, 1 drivers
v000002678f4b1ad0_0 .net "memdata", 7 0, v000002678f4b0770_0;  alias, 1 drivers
v000002678f4b1c10_0 .net "memread", 0 0, v000002678f43f7d0_0;  alias, 1 drivers
v000002678f4b1cb0_0 .net "memtoreg", 0 0, v000002678f43ff50_0;  1 drivers
v000002678f4b1d50_0 .net "memwrite", 0 0, v000002678f43fe10_0;  alias, 1 drivers
v000002678f4b27f0_0 .net "op", 5 0, L_000002678f4b3290;  1 drivers
v000002678f4b0450_0 .net "pcen", 0 0, L_000002678f435fd0;  1 drivers
v000002678f4b1df0_0 .net "pcsrc", 1 0, v000002678f43fff0_0;  1 drivers
v000002678f4b1e90_0 .net "regdst", 0 0, v000002678f43fb90_0;  1 drivers
v000002678f4b1fd0_0 .net "regwrite", 0 0, v000002678f440590_0;  1 drivers
v000002678f4b2430_0 .net "reset", 0 0, v000002678f4b3330_0;  1 drivers
v000002678f4b01d0_0 .net "shiftsrc", 2 0, v000002678f440270_0;  1 drivers
v000002678f4b21b0_0 .net "srcmdr", 1 0, v000002678f440090_0;  1 drivers
v000002678f4b0310_0 .net "stekSRC", 1 0, v000002678f420fc0_0;  1 drivers
v000002678f4b0810_0 .net "wrCPU", 0 0, v000002678f422140_0;  1 drivers
v000002678f4b2390_0 .net "writedata", 7 0, v000002678f49d9f0_0;  alias, 1 drivers
v000002678f4b0ef0_0 .net "zero", 0 0, L_000002678f50f040;  1 drivers
L_000002678f4b3290 .part L_000002678f4b3b50, 26, 6;
L_000002678f4b2c50 .part L_000002678f4b3b50, 21, 3;
S_000002678f306a60 .scope module, "cont" "controller" 4 29, 5 10 0, S_000002678f44b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "op";
    .port_info 3 /INPUT 3 "funct";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "memread";
    .port_info 6 /OUTPUT 1 "memwrite";
    .port_info 7 /OUTPUT 1 "wrCPU";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "iord";
    .port_info 10 /OUTPUT 1 "bckAB";
    .port_info 11 /OUTPUT 1 "ldSP";
    .port_info 12 /OUTPUT 1 "pcen";
    .port_info 13 /OUTPUT 1 "regwrite";
    .port_info 14 /OUTPUT 1 "regdst";
    .port_info 15 /OUTPUT 1 "ldAB";
    .port_info 16 /OUTPUT 1 "ldBB";
    .port_info 17 /OUTPUT 2 "adrend";
    .port_info 18 /OUTPUT 2 "adrsrc";
    .port_info 19 /OUTPUT 2 "pcsrc";
    .port_info 20 /OUTPUT 2 "alusrca";
    .port_info 21 /OUTPUT 2 "alusrcb";
    .port_info 22 /OUTPUT 2 "stekSRC";
    .port_info 23 /OUTPUT 2 "srcmdr";
    .port_info 24 /OUTPUT 3 "shiftsrc";
    .port_info 25 /OUTPUT 3 "alucontrol";
    .port_info 26 /OUTPUT 4 "irwrite";
L_000002678f436430 .functor AND 1, L_000002678f4b36f0, L_000002678f50f040, C4<1>, C4<1>;
L_000002678f436900 .functor OR 1, v000002678f43fa50_0, L_000002678f436430, C4<0>, C4<0>;
L_000002678f435e10 .functor AND 1, L_000002678f4b2d90, L_000002678f4b3ab0, C4<1>, C4<1>;
L_000002678f435fd0 .functor OR 1, L_000002678f436900, L_000002678f435e10, C4<0>, C4<0>;
v000002678f498560_0 .net *"_ivl_1", 0 0, L_000002678f4b36f0;  1 drivers
L_000002678f4b4188 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002678f498c40_0 .net *"_ivl_11", 30 0, L_000002678f4b4188;  1 drivers
L_000002678f4b41d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002678f499000_0 .net/2u *"_ivl_12", 31 0, L_000002678f4b41d0;  1 drivers
v000002678f4990a0_0 .net *"_ivl_14", 0 0, L_000002678f4b3ab0;  1 drivers
v000002678f499320_0 .net *"_ivl_16", 0 0, L_000002678f435e10;  1 drivers
v000002678f498600_0 .net *"_ivl_2", 0 0, L_000002678f436430;  1 drivers
v000002678f498880_0 .net *"_ivl_4", 0 0, L_000002678f436900;  1 drivers
v000002678f499500_0 .net *"_ivl_7", 0 0, L_000002678f4b2d90;  1 drivers
v000002678f499820_0 .net *"_ivl_8", 31 0, L_000002678f4b3c90;  1 drivers
v000002678f498740_0 .net "adrend", 1 0, v000002678f43f230_0;  alias, 1 drivers
v000002678f4995a0_0 .net "adrsrc", 1 0, v000002678f4404f0_0;  alias, 1 drivers
v000002678f498240_0 .net "alucontrol", 2 0, v000002678f43f0f0_0;  alias, 1 drivers
v000002678f4987e0_0 .net "aluop", 1 0, v000002678f43fcd0_0;  1 drivers
v000002678f499140_0 .net "alusrca", 1 0, v000002678f43f870_0;  alias, 1 drivers
v000002678f4991e0_0 .net "alusrcb", 1 0, v000002678f4406d0_0;  alias, 1 drivers
v000002678f499640_0 .net "bckAB", 0 0, v000002678f4408b0_0;  alias, 1 drivers
v000002678f498920_0 .net "branch", 1 0, v000002678f43f2d0_0;  1 drivers
v000002678f4989c0_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f498a60_0 .net "funct", 2 0, L_000002678f4b2c50;  alias, 1 drivers
v000002678f4996e0_0 .net "iord", 0 0, v000002678f43f550_0;  alias, 1 drivers
v000002678f498100_0 .net "irwrite", 3 0, v000002678f43f370_0;  alias, 1 drivers
v000002678f499780_0 .net "ldAB", 0 0, v000002678f43f5f0_0;  alias, 1 drivers
v000002678f499960_0 .net "ldBB", 0 0, v000002678f43f730_0;  alias, 1 drivers
v000002678f499be0_0 .net "ldSP", 0 0, v000002678f43fd70_0;  alias, 1 drivers
v000002678f499dc0_0 .net "memread", 0 0, v000002678f43f7d0_0;  alias, 1 drivers
v000002678f499d20_0 .net "memtoreg", 0 0, v000002678f43ff50_0;  alias, 1 drivers
v000002678f499f00_0 .net "memwrite", 0 0, v000002678f43fe10_0;  alias, 1 drivers
v000002678f499fa0_0 .net "op", 5 0, L_000002678f4b3290;  alias, 1 drivers
v000002678f4981a0_0 .net "pcen", 0 0, L_000002678f435fd0;  alias, 1 drivers
v000002678f4982e0_0 .net "pcsrc", 1 0, v000002678f43fff0_0;  alias, 1 drivers
v000002678f49a930_0 .net "pcwrite", 0 0, v000002678f43fa50_0;  1 drivers
v000002678f49ae30_0 .net "regdst", 0 0, v000002678f43fb90_0;  alias, 1 drivers
v000002678f49ab10_0 .net "regwrite", 0 0, v000002678f440590_0;  alias, 1 drivers
v000002678f49acf0_0 .net "reset", 0 0, v000002678f4b3330_0;  alias, 1 drivers
v000002678f49b150_0 .net "shiftsrc", 2 0, v000002678f440270_0;  alias, 1 drivers
v000002678f49abb0_0 .net "srcmdr", 1 0, v000002678f440090_0;  alias, 1 drivers
v000002678f49b970_0 .net "state", 5 0, v000002678f498ba0_0;  1 drivers
v000002678f49b5b0_0 .net "stekSRC", 1 0, v000002678f420fc0_0;  alias, 1 drivers
v000002678f49b1f0_0 .net "wrCPU", 0 0, v000002678f422140_0;  alias, 1 drivers
v000002678f49b790_0 .net "zero", 0 0, L_000002678f50f040;  alias, 1 drivers
L_000002678f4b36f0 .part v000002678f43f2d0_0, 0, 1;
L_000002678f4b2d90 .part v000002678f43f2d0_0, 1, 1;
L_000002678f4b3c90 .concat [ 1 31 0 0], L_000002678f50f040, L_000002678f4b4188;
L_000002678f4b3ab0 .cmp/eq 32, L_000002678f4b3c90, L_000002678f4b41d0;
S_000002678f31be70 .scope module, "ac" "aludec" 5 34, 6 10 0, S_000002678f306a60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 3 "alucontrol";
v000002678f43f0f0_0 .var "alucontrol", 2 0;
v000002678f43f190_0 .net "aluop", 1 0, v000002678f43fcd0_0;  alias, 1 drivers
v000002678f43feb0_0 .net "funct", 5 0, L_000002678f4b3290;  alias, 1 drivers
E_000002678f42bb10 .event anyedge, v000002678f43f190_0, v000002678f43feb0_0;
S_000002678f31c000 .scope module, "outputlog" "outputlogic" 5 28, 7 10 0, S_000002678f306a60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "state";
    .port_info 1 /OUTPUT 1 "memread";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "iord";
    .port_info 5 /OUTPUT 1 "bckAB";
    .port_info 6 /OUTPUT 1 "ldSP";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "regdst";
    .port_info 9 /OUTPUT 1 "ldAB";
    .port_info 10 /OUTPUT 1 "ldBB";
    .port_info 11 /OUTPUT 2 "adrend";
    .port_info 12 /OUTPUT 2 "adrsrc";
    .port_info 13 /OUTPUT 2 "pcsrc";
    .port_info 14 /OUTPUT 2 "alusrca";
    .port_info 15 /OUTPUT 2 "alusrcb";
    .port_info 16 /OUTPUT 2 "stekSRC";
    .port_info 17 /OUTPUT 2 "srcmdr";
    .port_info 18 /OUTPUT 4 "irwrite";
    .port_info 19 /OUTPUT 1 "pcwrite";
    .port_info 20 /OUTPUT 1 "wrCPU";
    .port_info 21 /OUTPUT 2 "aluop";
    .port_info 22 /OUTPUT 2 "branch";
    .port_info 23 /OUTPUT 3 "shiftsrc";
v000002678f43f230_0 .var "adrend", 1 0;
v000002678f4404f0_0 .var "adrsrc", 1 0;
v000002678f43fcd0_0 .var "aluop", 1 0;
v000002678f43f870_0 .var "alusrca", 1 0;
v000002678f4406d0_0 .var "alusrcb", 1 0;
v000002678f4408b0_0 .var "bckAB", 0 0;
v000002678f43f2d0_0 .var "branch", 1 0;
v000002678f43f550_0 .var "iord", 0 0;
v000002678f43f370_0 .var "irwrite", 3 0;
v000002678f43f5f0_0 .var "ldAB", 0 0;
v000002678f43f730_0 .var "ldBB", 0 0;
v000002678f43fd70_0 .var "ldSP", 0 0;
v000002678f43f7d0_0 .var "memread", 0 0;
v000002678f43ff50_0 .var "memtoreg", 0 0;
v000002678f43fe10_0 .var "memwrite", 0 0;
v000002678f43fff0_0 .var "pcsrc", 1 0;
v000002678f43fa50_0 .var "pcwrite", 0 0;
v000002678f43fb90_0 .var "regdst", 0 0;
v000002678f440590_0 .var "regwrite", 0 0;
v000002678f440270_0 .var "shiftsrc", 2 0;
v000002678f440090_0 .var "srcmdr", 1 0;
v000002678f420f20_0 .net "state", 5 0, v000002678f498ba0_0;  alias, 1 drivers
v000002678f420fc0_0 .var "stekSRC", 1 0;
v000002678f422140_0 .var "wrCPU", 0 0;
E_000002678f42bd10 .event anyedge, v000002678f420f20_0;
S_000002678f31b900 .scope module, "statelog" "statelogic" 5 26, 8 10 0, S_000002678f306a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "op";
    .port_info 3 /INPUT 3 "funct";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /OUTPUT 6 "state";
v000002678f422320_0 .var "ADD", 5 0;
v000002678f4223c0_0 .var "AND", 5 0;
v000002678f4207a0_0 .var "ASL", 5 0;
v000002678f420b60_0 .var "ASR", 5 0;
v000002678f421740_0 .var "BEQL", 5 0;
v000002678f4212e0_0 .var "BNEQL", 5 0;
v000002678f421380_0 .var "DEC", 5 0;
v000002678f421880_0 .var "IMMED", 2 0;
v000002678f337dc0_0 .var "INC", 5 0;
v000002678f337f00_0 .var "JMP", 5 0;
v000002678f3380e0_0 .var "LOAD", 5 0;
v000002678f498d80_0 .var "LSL", 5 0;
v000002678f499c80_0 .var "LSR", 5 0;
v000002678f498ec0_0 .var "MEMDIR", 2 0;
v000002678f499aa0_0 .var "NOT", 5 0;
v000002678f498ce0_0 .var "OR", 5 0;
v000002678f498b00_0 .var "PCREL", 2 0;
v000002678f498380_0 .var "POP", 5 0;
v000002678f499e60_0 .var "PUSH", 5 0;
v000002678f499b40_0 .var "REGDIR", 2 0;
v000002678f4986a0_0 .var "REGLOAD", 5 0;
v000002678f498420_0 .var "STOP", 5 0;
v000002678f498e20_0 .var "SUB", 5 0;
v000002678f499280_0 .var "XOR", 5 0;
v000002678f4993c0_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f498f60_0 .net "funct", 2 0, L_000002678f4b2c50;  alias, 1 drivers
v000002678f499460_0 .var "nextstate", 5 0;
v000002678f4984c0_0 .net "op", 5 0, L_000002678f4b3290;  alias, 1 drivers
v000002678f499a00_0 .net "reset", 0 0, v000002678f4b3330_0;  alias, 1 drivers
v000002678f498ba0_0 .var "state", 5 0;
v000002678f4998c0_0 .net "zero", 0 0, L_000002678f50f040;  alias, 1 drivers
E_000002678f42be90 .event posedge, v000002678f4993c0_0;
S_000002678f3156e0 .scope module, "dp" "datapath" 4 33, 9 11 0, S_000002678f44b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "memdata";
    .port_info 3 /INPUT 1 "memtoreg";
    .port_info 4 /INPUT 1 "iord";
    .port_info 5 /INPUT 1 "bckAB";
    .port_info 6 /INPUT 1 "ldSP";
    .port_info 7 /INPUT 1 "pcen";
    .port_info 8 /INPUT 1 "regwrite";
    .port_info 9 /INPUT 1 "regdst";
    .port_info 10 /INPUT 1 "ldAB";
    .port_info 11 /INPUT 1 "ldBB";
    .port_info 12 /INPUT 1 "wrCPU";
    .port_info 13 /INPUT 2 "adrend";
    .port_info 14 /INPUT 2 "adrsrc";
    .port_info 15 /INPUT 2 "pcsrc";
    .port_info 16 /INPUT 2 "alusrca";
    .port_info 17 /INPUT 2 "alusrcb";
    .port_info 18 /INPUT 2 "stekSRC";
    .port_info 19 /INPUT 2 "srcmdr";
    .port_info 20 /INPUT 4 "irwrite";
    .port_info 21 /INPUT 3 "shiftsrc";
    .port_info 22 /INPUT 3 "alucontrol";
    .port_info 23 /OUTPUT 1 "zero";
    .port_info 24 /OUTPUT 1 "carry";
    .port_info 25 /OUTPUT 32 "instr";
    .port_info 26 /OUTPUT 8 "mar";
    .port_info 27 /OUTPUT 8 "writedata";
P_000002678f2ccda0 .param/l "REGBITS" 0 9 11, +C4<00000000000000000000000000000011>;
P_000002678f2ccdd8 .param/l "WIDTH" 0 9 11, +C4<00000000000000000000000000001000>;
L_000002678f435b00 .functor AND 1, v000002678f43f5f0_0, L_000002678f50f5e0, C4<1>, C4<1>;
v000002678f4ae890_0 .var "CONST_ONE", 7 0;
v000002678f4af5b0_0 .var "CONST_ZERO", 7 0;
v000002678f4ae2f0_0 .net "SP", 7 0, v000002678f4a16f0_0;  1 drivers
v000002678f4afab0_0 .net *"_ivl_11", 4 0, L_000002678f4b3510;  1 drivers
L_000002678f4b4890 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002678f4aeed0_0 .net/2u *"_ivl_43", 1 0, L_000002678f4b4890;  1 drivers
v000002678f4ae9d0_0 .net *"_ivl_45", 0 0, L_000002678f50f5e0;  1 drivers
v000002678f4af3d0_0 .net "acumulatorAB", 7 0, v000002678f49d810_0;  1 drivers
v000002678f4af650_0 .net "acumulatorBB", 7 0, v000002678f49ead0_0;  1 drivers
v000002678f4affb0_0 .net "adrend", 1 0, v000002678f43f230_0;  alias, 1 drivers
v000002678f4aee30_0 .net "adrsrc", 1 0, v000002678f4404f0_0;  alias, 1 drivers
v000002678f4af830_0 .net "alucontrol", 2 0, v000002678f43f0f0_0;  alias, 1 drivers
v000002678f4af1f0_0 .net "aluout", 7 0, v000002678f4abc70_0;  1 drivers
v000002678f4aef70_0 .net "aluresult", 7 0, v000002678f49a1b0_0;  1 drivers
v000002678f4afb50_0 .net "alusrca", 1 0, v000002678f43f870_0;  alias, 1 drivers
v000002678f4afd30_0 .net "alusrcb", 1 0, v000002678f4406d0_0;  alias, 1 drivers
v000002678f4af6f0_0 .net "backupAB", 7 0, v000002678f49e350_0;  1 drivers
v000002678f4af290_0 .net "bckAB", 0 0, v000002678f4408b0_0;  alias, 1 drivers
v000002678f4af8d0_0 .net "carry", 0 0, v000002678f49d450_0;  alias, 1 drivers
v000002678f4af010_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f4afbf0_0 .net "cout", 0 0, L_000002678f4b3650;  1 drivers
v000002678f4afc90_0 .net "decSP", 7 0, v000002678f49ec10_0;  1 drivers
v000002678f4ae390_0 .var "immx4", 7 0;
v000002678f4af330_0 .net "incSP", 7 0, v000002678f4a1d30_0;  1 drivers
v000002678f4af470_0 .net "incpc", 7 0, v000002678f4a13d0_0;  1 drivers
v000002678f4b0050_0 .net "instr", 31 0, L_000002678f4b3b50;  alias, 1 drivers
v000002678f4af970_0 .net "instrValue", 7 0, L_000002678f435e80;  1 drivers
v000002678f4af150_0 .net "iord", 0 0, v000002678f43f550_0;  alias, 1 drivers
v000002678f4ae6b0_0 .net "irwrite", 3 0, v000002678f43f370_0;  alias, 1 drivers
v000002678f4aea70_0 .net "ldAB", 0 0, v000002678f43f5f0_0;  alias, 1 drivers
v000002678f4ae430_0 .net "ldBB", 0 0, v000002678f43f730_0;  alias, 1 drivers
v000002678f4afdd0_0 .net "ldSP", 0 0, v000002678f43fd70_0;  alias, 1 drivers
v000002678f4af510_0 .net "ldcarry", 0 0, L_000002678f435b00;  1 drivers
v000002678f4af790_0 .net "mar", 7 0, v000002678f4a2b90_0;  alias, 1 drivers
v000002678f4aeb10_0 .net "mdr", 7 0, v000002678f4a20f0_0;  1 drivers
v000002678f4afe70_0 .net "memdata", 7 0, v000002678f4b0770_0;  alias, 1 drivers
v000002678f4ae1b0_0 .net "memtoreg", 0 0, v000002678f43ff50_0;  alias, 1 drivers
v000002678f4aebb0_0 .net "mxAB", 7 0, v000002678f4abd10_0;  1 drivers
v000002678f4ae4d0_0 .net "mxBB", 7 0, v000002678f4aec50_0;  1 drivers
v000002678f4ae570_0 .net "nextpc", 7 0, v000002678f4abe50_0;  1 drivers
v000002678f4ae610_0 .net "pc", 7 0, v000002678f4abf90_0;  1 drivers
v000002678f4ae750_0 .net "pcen", 0 0, L_000002678f435fd0;  alias, 1 drivers
v000002678f4ae7f0_0 .net "pcsrc", 1 0, v000002678f43fff0_0;  alias, 1 drivers
v000002678f4ae930_0 .net "ra1", 2 0, L_000002678f4b3470;  1 drivers
v000002678f4b10d0_0 .net "ra2", 2 0, L_000002678f4b2f70;  1 drivers
v000002678f4b2070_0 .net "rd1", 7 0, L_000002678f4b2a70;  1 drivers
v000002678f4b1350_0 .net "rd2", 7 0, L_000002678f50f540;  1 drivers
v000002678f4b1a30_0 .net "regdst", 0 0, v000002678f43fb90_0;  alias, 1 drivers
v000002678f4b1030_0 .net "regwrite", 0 0, v000002678f440590_0;  alias, 1 drivers
v000002678f4b08b0_0 .net "reset", 0 0, v000002678f4b3330_0;  alias, 1 drivers
v000002678f4b1990_0 .net "shiftAB", 7 0, v000002678f4aaeb0_0;  1 drivers
v000002678f4b1170_0 .net "shiftsrc", 2 0, v000002678f440270_0;  alias, 1 drivers
v000002678f4b0950_0 .net "srcmdr", 1 0, v000002678f440090_0;  alias, 1 drivers
v000002678f4b0270_0 .net "stekSRC", 1 0, v000002678f420fc0_0;  alias, 1 drivers
v000002678f4b1530_0 .net "tmpSP", 7 0, v000002678f4a2690_0;  1 drivers
v000002678f4b1210_0 .net "wa", 2 0, v000002678f49dc70_0;  1 drivers
v000002678f4b13f0_0 .net "wd", 7 0, v000002678f49d950_0;  1 drivers
v000002678f4b04f0_0 .net "wrCPU", 0 0, v000002678f422140_0;  alias, 1 drivers
v000002678f4b1490_0 .net "writedata", 7 0, v000002678f49d9f0_0;  alias, 1 drivers
v000002678f4b0f90_0 .net "zero", 0 0, L_000002678f50f040;  alias, 1 drivers
L_000002678f4b3470 .part L_000002678f4b3b50, 21, 3;
L_000002678f4b3510 .part L_000002678f4b3b50, 16, 5;
L_000002678f4b2f70 .part L_000002678f4b3510, 0, 3;
L_000002678f4b3dd0 .part v000002678f43f370_0, 0, 1;
L_000002678f4b2e30 .part v000002678f43f370_0, 1, 1;
L_000002678f4b30b0 .part v000002678f43f370_0, 2, 1;
L_000002678f4b31f0 .part v000002678f43f370_0, 3, 1;
L_000002678f4b3b50 .concat8 [ 8 8 8 8], v000002678f4a2190_0, v000002678f4a2410_0, v000002678f4a2af0_0, v000002678f4a22d0_0;
L_000002678f4b3010 .part L_000002678f4b3b50, 8, 8;
L_000002678f4b3d30 .part L_000002678f4b3b50, 16, 8;
L_000002678f4b2bb0 .part L_000002678f4b3b50, 16, 3;
L_000002678f50f5e0 .cmp/eq 2, v000002678f43f870_0, L_000002678f4b4890;
S_000002678f314e70 .scope module, "alunit" "alu" 9 89, 10 10 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 8 "result";
    .port_info 5 /OUTPUT 1 "cout";
P_000002678f42be10 .param/l "WIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
v000002678f49de50_0 .net "a", 7 0, v000002678f49d810_0;  alias, 1 drivers
v000002678f49e7b0_0 .net "addresult", 7 0, L_000002678f4b3a10;  1 drivers
v000002678f49d130_0 .net "alucontrol", 2 0, v000002678f43f0f0_0;  alias, 1 drivers
v000002678f49e3f0_0 .net "andresult", 7 0, L_000002678f436660;  1 drivers
v000002678f49ed50_0 .net "b", 7 0, v000002678f49ead0_0;  alias, 1 drivers
v000002678f49ea30_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f49e170_0 .net "cout", 0 0, L_000002678f4b3650;  alias, 1 drivers
v000002678f49d1d0_0 .net "decresult", 7 0, L_000002678f4b38d0;  1 drivers
v000002678f49e210_0 .net "incresult", 7 0, L_000002678f4b3970;  1 drivers
v000002678f49d770_0 .net "notresult", 7 0, L_000002678f4360b0;  1 drivers
v000002678f49edf0_0 .net "orresult", 7 0, L_000002678f4366d0;  1 drivers
v000002678f49d270_0 .net "result", 7 0, v000002678f49a1b0_0;  alias, 1 drivers
v000002678f49e030_0 .net "rs", 7 0, v000002678f49e710_0;  1 drivers
v000002678f49e8f0_0 .net "subresult", 7 0, L_000002678f4b3fb0;  1 drivers
v000002678f49ecb0_0 .net "xorresult", 7 0, L_000002678f436890;  1 drivers
S_000002678f315000 .scope module, "addblock" "adder" 10 24, 2 129 0, S_000002678f314e70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "y";
    .port_info 4 /OUTPUT 1 "cout";
P_000002678f42ca90 .param/l "WIDTH" 0 2 129, +C4<00000000000000000000000000001000>;
v000002678f49b3d0_0 .net *"_ivl_0", 8 0, L_000002678f4b3e70;  1 drivers
L_000002678f4b4920 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v000002678f49b650_0 .net *"_ivl_10", 8 0, L_000002678f4b4920;  1 drivers
L_000002678f4b4410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002678f49ad90_0 .net *"_ivl_3", 0 0, L_000002678f4b4410;  1 drivers
v000002678f49bf10_0 .net *"_ivl_4", 8 0, L_000002678f4b35b0;  1 drivers
L_000002678f4b4458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002678f49bbf0_0 .net *"_ivl_7", 0 0, L_000002678f4b4458;  1 drivers
v000002678f49b470_0 .net *"_ivl_8", 8 0, L_000002678f4b3790;  1 drivers
v000002678f49a430_0 .net "a", 7 0, v000002678f49d810_0;  alias, 1 drivers
v000002678f49ba10_0 .net "b", 7 0, v000002678f49ead0_0;  alias, 1 drivers
L_000002678f4b44a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002678f49b510_0 .net "cin", 0 0, L_000002678f4b44a0;  1 drivers
v000002678f49a570_0 .net "cout", 0 0, L_000002678f4b3650;  alias, 1 drivers
v000002678f49a250_0 .net "tmp", 8 0, L_000002678f4b4050;  1 drivers
v000002678f49aed0_0 .net "y", 7 0, L_000002678f4b3a10;  alias, 1 drivers
L_000002678f4b3e70 .concat [ 8 1 0 0], v000002678f49d810_0, L_000002678f4b4410;
L_000002678f4b35b0 .concat [ 8 1 0 0], v000002678f49ead0_0, L_000002678f4b4458;
L_000002678f4b3790 .arith/sum 9, L_000002678f4b3e70, L_000002678f4b35b0;
L_000002678f4b4050 .arith/sum 9, L_000002678f4b3790, L_000002678f4b4920;
L_000002678f4b3a10 .part L_000002678f4b4050, 0, 8;
L_000002678f4b3650 .part L_000002678f4b4050, 8, 1;
S_000002678f315190 .scope module, "andblock" "andN" 10 20, 2 101 0, S_000002678f314e70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_000002678f42cf50 .param/l "WIDTH" 0 2 101, +C4<00000000000000000000000000001000>;
L_000002678f436660 .functor AND 8, v000002678f49d810_0, v000002678f49ead0_0, C4<11111111>, C4<11111111>;
v000002678f49b290_0 .net "a", 7 0, v000002678f49d810_0;  alias, 1 drivers
v000002678f49a4d0_0 .net "b", 7 0, v000002678f49ead0_0;  alias, 1 drivers
v000002678f49bc90_0 .net "y", 7 0, L_000002678f436660;  alias, 1 drivers
S_000002678f30bc50 .scope module, "decblock" "dec" 10 26, 2 149 0, S_000002678f314e70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "y";
P_000002678f42cb90 .param/l "WIDTH" 0 2 149, +C4<00000000000000000000000000001000>;
L_000002678f4b4530 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002678f49b6f0_0 .net/2u *"_ivl_0", 7 0, L_000002678f4b4530;  1 drivers
v000002678f49b010_0 .net "a", 7 0, v000002678f49d810_0;  alias, 1 drivers
v000002678f49af70_0 .net "b", 7 0, v000002678f49ead0_0;  alias, 1 drivers
L_000002678f4b4578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002678f49b0b0_0 .net "cin", 0 0, L_000002678f4b4578;  1 drivers
v000002678f49b830_0 .net "y", 7 0, L_000002678f4b38d0;  alias, 1 drivers
L_000002678f4b38d0 .arith/sub 8, v000002678f49d810_0, L_000002678f4b4530;
S_000002678f30bde0 .scope module, "f1" "flop" 10 33, 2 16 0, S_000002678f314e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /OUTPUT 8 "q";
P_000002678f42d5d0 .param/l "WIDTH" 0 2 16, +C4<00000000000000000000000000001000>;
v000002678f49b8d0_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f49bd30_0 .net "d", 7 0, v000002678f49e710_0;  alias, 1 drivers
v000002678f49a1b0_0 .var "q", 7 0;
S_000002678f30bf70 .scope module, "incblock" "inc" 10 27, 2 157 0, S_000002678f314e70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "y";
P_000002678f42cf90 .param/l "WIDTH" 0 2 157, +C4<00000000000000000000000000001000>;
L_000002678f4b45c0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002678f49a6b0_0 .net/2u *"_ivl_0", 7 0, L_000002678f4b45c0;  1 drivers
v000002678f49bdd0_0 .net "a", 7 0, v000002678f49d810_0;  alias, 1 drivers
v000002678f49bfb0_0 .net "b", 7 0, v000002678f49ead0_0;  alias, 1 drivers
L_000002678f4b4608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002678f49b330_0 .net "cin", 0 0, L_000002678f4b4608;  1 drivers
v000002678f49bab0_0 .net "y", 7 0, L_000002678f4b3970;  alias, 1 drivers
L_000002678f4b3970 .arith/sum 8, v000002678f49d810_0, L_000002678f4b45c0;
S_000002678f49c8f0 .scope module, "invblock" "inv" 10 23, 2 122 0, S_000002678f314e70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
P_000002678f42c990 .param/l "WIDTH" 0 2 122, +C4<00000000000000000000000000001000>;
L_000002678f4360b0 .functor NOT 8, v000002678f49d810_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002678f49be70_0 .net "a", 7 0, v000002678f49d810_0;  alias, 1 drivers
v000002678f49bb50_0 .net "y", 7 0, L_000002678f4360b0;  alias, 1 drivers
S_000002678f49c760 .scope module, "orblock" "orN" 10 21, 2 108 0, S_000002678f314e70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_000002678f42ca10 .param/l "WIDTH" 0 2 108, +C4<00000000000000000000000000001000>;
L_000002678f4366d0 .functor OR 8, v000002678f49d810_0, v000002678f49ead0_0, C4<00000000>, C4<00000000>;
v000002678f49a890_0 .net "a", 7 0, v000002678f49d810_0;  alias, 1 drivers
v000002678f49a110_0 .net "b", 7 0, v000002678f49ead0_0;  alias, 1 drivers
v000002678f49a750_0 .net "y", 7 0, L_000002678f4366d0;  alias, 1 drivers
S_000002678f49ca80 .scope module, "resultmux" "mux8" 10 29, 2 81 0, S_000002678f314e70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 8 "d4";
    .port_info 5 /INPUT 8 "d5";
    .port_info 6 /INPUT 8 "d6";
    .port_info 7 /INPUT 8 "d7";
    .port_info 8 /INPUT 3 "s";
    .port_info 9 /OUTPUT 8 "y";
P_000002678f42d210 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000001000>;
v000002678f49a2f0_0 .net "d0", 7 0, L_000002678f436660;  alias, 1 drivers
v000002678f49a390_0 .net "d1", 7 0, L_000002678f4366d0;  alias, 1 drivers
v000002678f49a610_0 .net "d2", 7 0, L_000002678f436890;  alias, 1 drivers
v000002678f49a7f0_0 .net "d3", 7 0, L_000002678f4360b0;  alias, 1 drivers
v000002678f49a9d0_0 .net "d4", 7 0, L_000002678f4b3a10;  alias, 1 drivers
v000002678f49aa70_0 .net "d5", 7 0, L_000002678f4b3fb0;  alias, 1 drivers
v000002678f49ac50_0 .net "d6", 7 0, L_000002678f4b38d0;  alias, 1 drivers
v000002678f49e0d0_0 .net "d7", 7 0, L_000002678f4b3970;  alias, 1 drivers
v000002678f49d8b0_0 .net "s", 2 0, v000002678f43f0f0_0;  alias, 1 drivers
v000002678f49e710_0 .var "y", 7 0;
E_000002678f42cf10/0 .event anyedge, v000002678f43f0f0_0, v000002678f49bc90_0, v000002678f49a750_0, v000002678f49a610_0;
E_000002678f42cf10/1 .event anyedge, v000002678f49bb50_0, v000002678f49aed0_0, v000002678f49aa70_0, v000002678f49b830_0;
E_000002678f42cf10/2 .event anyedge, v000002678f49bab0_0;
E_000002678f42cf10 .event/or E_000002678f42cf10/0, E_000002678f42cf10/1, E_000002678f42cf10/2;
S_000002678f49cc10 .scope module, "subblock" "sub" 10 25, 2 141 0, S_000002678f314e70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "y";
P_000002678f42ca50 .param/l "WIDTH" 0 2 141, +C4<00000000000000000000000000001000>;
v000002678f49ef30_0 .net "a", 7 0, v000002678f49d810_0;  alias, 1 drivers
v000002678f49d3b0_0 .net "b", 7 0, v000002678f49ead0_0;  alias, 1 drivers
L_000002678f4b44e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002678f49d630_0 .net "cin", 0 0, L_000002678f4b44e8;  1 drivers
v000002678f49e850_0 .net "y", 7 0, L_000002678f4b3fb0;  alias, 1 drivers
L_000002678f4b3fb0 .arith/sub 8, v000002678f49d810_0, v000002678f49ead0_0;
S_000002678f49cda0 .scope module, "xorblock" "xorN" 10 22, 2 115 0, S_000002678f314e70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_000002678f42c910 .param/l "WIDTH" 0 2 115, +C4<00000000000000000000000000001000>;
L_000002678f436890 .functor XOR 8, v000002678f49d810_0, v000002678f49ead0_0, C4<00000000>, C4<00000000>;
v000002678f49efd0_0 .net "a", 7 0, v000002678f49d810_0;  alias, 1 drivers
v000002678f49dbd0_0 .net "b", 7 0, v000002678f49ead0_0;  alias, 1 drivers
v000002678f49d6d0_0 .net "y", 7 0, L_000002678f436890;  alias, 1 drivers
S_000002678f49cf30 .scope module, "b23" "buffer" 9 106, 2 165 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "y";
P_000002678f42cd90 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000000001>;
v000002678f49d310_0 .net "d0", 0 0, L_000002678f4b3650;  alias, 1 drivers
v000002678f49dd10_0 .net "s", 0 0, L_000002678f435b00;  alias, 1 drivers
v000002678f49d450_0 .var "y", 0 0;
E_000002678f42cfd0 .event anyedge, v000002678f49dd10_0, v000002678f49a570_0;
S_000002678f49c120 .scope module, "b27" "buffer" 9 52, 2 165 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_000002678f42cb50 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v000002678f49da90_0 .net "d0", 7 0, v000002678f4a20f0_0;  alias, 1 drivers
v000002678f49e670_0 .net "s", 0 0, v000002678f422140_0;  alias, 1 drivers
v000002678f49d9f0_0 .var "y", 7 0;
E_000002678f42d810 .event anyedge, v000002678f422140_0, v000002678f49da90_0;
S_000002678f49c2b0 .scope module, "b3" "buffer" 9 79, 2 165 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_000002678f42d490 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v000002678f49e530_0 .net "d0", 7 0, v000002678f4abd10_0;  alias, 1 drivers
v000002678f49ee90_0 .net "s", 0 0, v000002678f43f5f0_0;  alias, 1 drivers
v000002678f49d810_0 .var "y", 7 0;
E_000002678f42c8d0 .event anyedge, v000002678f43f5f0_0, v000002678f49e530_0;
S_000002678f49c440 .scope module, "b4" "buffer" 9 86, 2 165 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_000002678f42d790 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v000002678f49d4f0_0 .net "d0", 7 0, v000002678f4aec50_0;  alias, 1 drivers
v000002678f49d590_0 .net "s", 0 0, v000002678f43f730_0;  alias, 1 drivers
v000002678f49ead0_0 .var "y", 7 0;
E_000002678f42d590 .event anyedge, v000002678f43f730_0, v000002678f49d4f0_0;
S_000002678f49c5d0 .scope module, "b5" "buffer" 9 93, 2 165 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_000002678f42d750 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v000002678f49e990_0 .net "d0", 7 0, L_000002678f435e80;  alias, 1 drivers
v000002678f49def0_0 .net "s", 0 0, v000002678f440590_0;  alias, 1 drivers
v000002678f49d950_0 .var "y", 7 0;
E_000002678f42d290 .event anyedge, v000002678f440590_0, v000002678f49e990_0;
S_000002678f4a0ef0 .scope module, "b6" "buffer" 9 94, 2 165 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 3 "y";
P_000002678f42d2d0 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000000011>;
v000002678f49e2b0_0 .net "d0", 2 0, L_000002678f4b2bb0;  1 drivers
v000002678f49db30_0 .net "s", 0 0, v000002678f440590_0;  alias, 1 drivers
v000002678f49dc70_0 .var "y", 2 0;
E_000002678f42cdd0 .event anyedge, v000002678f440590_0, v000002678f49e2b0_0;
S_000002678f49f140 .scope module, "b7" "buffer" 9 80, 2 165 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_000002678f42ce10 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v000002678f49ddb0_0 .net "d0", 7 0, v000002678f49d810_0;  alias, 1 drivers
v000002678f49df90_0 .net "s", 0 0, v000002678f4408b0_0;  alias, 1 drivers
v000002678f49e350_0 .var "y", 7 0;
E_000002678f42d010 .event anyedge, v000002678f4408b0_0, v000002678f49a430_0;
S_000002678f4a0bd0 .scope module, "d123" "decen" 9 42, 2 188 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "y";
P_000002678f42d310 .param/l "WIDTH" 0 2 188, +C4<00000000000000000000000000001000>;
v000002678f49e490_0 .net "a", 7 0, v000002678f4a16f0_0;  alias, 1 drivers
L_000002678f4b4260 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002678f49e5d0_0 .net "b", 7 0, L_000002678f4b4260;  1 drivers
v000002678f49eb70_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f49ec10_0 .var "y", 7 0;
S_000002678f4a08b0 .scope module, "fSP" "flopen" 9 44, 2 24 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_000002678f42d650 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v000002678f4a11f0_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f4a1bf0_0 .net "d", 7 0, v000002678f4a2690_0;  alias, 1 drivers
v000002678f4a1470_0 .net "en", 0 0, v000002678f43fd70_0;  alias, 1 drivers
v000002678f4a16f0_0 .var "q", 7 0;
S_000002678f49fc30 .scope module, "i1" "incen" 9 41, 2 177 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "y";
P_000002678f42cd10 .param/l "WIDTH" 0 2 177, +C4<00000000000000000000000000001000>;
v000002678f4a2cd0_0 .net "a", 7 0, v000002678f4a16f0_0;  alias, 1 drivers
L_000002678f4b4218 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002678f4a1790_0 .net "b", 7 0, L_000002678f4b4218;  1 drivers
v000002678f4a1650_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f4a1d30_0 .var "y", 7 0;
S_000002678f49ff50 .scope module, "ir0" "flopen" 9 57, 2 24 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_000002678f42c9d0 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v000002678f4a1dd0_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f4a1830_0 .net "d", 7 0, v000002678f4a20f0_0;  alias, 1 drivers
v000002678f4a2d70_0 .net "en", 0 0, L_000002678f4b3dd0;  1 drivers
v000002678f4a2190_0 .var "q", 7 0;
S_000002678f4a0d60 .scope module, "ir1" "flopen" 9 58, 2 24 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_000002678f42d090 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v000002678f4a2050_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f4a18d0_0 .net "d", 7 0, v000002678f4a20f0_0;  alias, 1 drivers
v000002678f4a1c90_0 .net "en", 0 0, L_000002678f4b2e30;  1 drivers
v000002678f4a2410_0 .var "q", 7 0;
S_000002678f4a00e0 .scope module, "ir2" "flopen" 9 59, 2 24 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_000002678f42d390 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v000002678f4a2230_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f4a1e70_0 .net "d", 7 0, v000002678f4a20f0_0;  alias, 1 drivers
v000002678f4a2a50_0 .net "en", 0 0, L_000002678f4b30b0;  1 drivers
v000002678f4a2af0_0 .var "q", 7 0;
S_000002678f49f2d0 .scope module, "ir3" "flopen" 9 60, 2 24 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_000002678f42d0d0 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v000002678f4a2e10_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f4a2730_0 .net "d", 7 0, v000002678f4a20f0_0;  alias, 1 drivers
v000002678f4a24b0_0 .net "en", 0 0, L_000002678f4b31f0;  1 drivers
v000002678f4a22d0_0 .var "q", 7 0;
S_000002678f49f780 .scope module, "mxADR1" "mux4" 9 67, 2 65 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_000002678f42cc50 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
v000002678f4a2eb0_0 .net "d0", 7 0, v000002678f4abf90_0;  alias, 1 drivers
v000002678f4a15b0_0 .net "d1", 7 0, L_000002678f435e80;  alias, 1 drivers
v000002678f4a1970_0 .net "d2", 7 0, v000002678f49d810_0;  alias, 1 drivers
v000002678f4a1a10_0 .net "d3", 7 0, v000002678f4a16f0_0;  alias, 1 drivers
v000002678f4a1f10_0 .net "s", 1 0, v000002678f4404f0_0;  alias, 1 drivers
v000002678f4a2b90_0 .var "y", 7 0;
E_000002678f42d7d0/0 .event anyedge, v000002678f4404f0_0, v000002678f4a2eb0_0, v000002678f49e990_0, v000002678f49a430_0;
E_000002678f42d7d0/1 .event anyedge, v000002678f49e490_0;
E_000002678f42d7d0 .event/or E_000002678f42d7d0/0, E_000002678f42d7d0/1;
S_000002678f49f460 .scope module, "mxMDR" "mux4" 9 51, 2 65 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_000002678f42d350 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
v000002678f4a1fb0_0 .net "d0", 7 0, v000002678f4b0770_0;  alias, 1 drivers
v000002678f4a1510_0 .net "d1", 7 0, v000002678f49d810_0;  alias, 1 drivers
v000002678f4a2c30_0 .net "d2", 7 0, v000002678f4af5b0_0;  1 drivers
v000002678f4a25f0_0 .net "d3", 7 0, v000002678f4af5b0_0;  alias, 1 drivers
v000002678f4a2370_0 .net "s", 1 0, v000002678f440090_0;  alias, 1 drivers
v000002678f4a20f0_0 .var "y", 7 0;
E_000002678f42d110/0 .event anyedge, v000002678f440090_0, v000002678f4a1fb0_0, v000002678f49a430_0, v000002678f4a2c30_0;
E_000002678f42d110/1 .event anyedge, v000002678f4a2c30_0;
E_000002678f42d110 .event/or E_000002678f42d110/0, E_000002678f42d110/1;
S_000002678f4a0a40 .scope module, "mxS" "mux4" 9 43, 2 65 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_000002678f42ced0 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_000002678f4b42a8 .functor BUFT 1, C4<00101100>, C4<0>, C4<0>, C4<0>;
v000002678f4a2550_0 .net "d0", 7 0, L_000002678f4b42a8;  1 drivers
v000002678f4a1ab0_0 .net "d1", 7 0, v000002678f49ec10_0;  alias, 1 drivers
v000002678f4a2870_0 .net "d2", 7 0, v000002678f4a1d30_0;  alias, 1 drivers
L_000002678f4b42f0 .functor BUFT 1, C4<01101000>, C4<0>, C4<0>, C4<0>;
v000002678f4a1b50_0 .net "d3", 7 0, L_000002678f4b42f0;  1 drivers
v000002678f4a2f50_0 .net "s", 1 0, v000002678f420fc0_0;  alias, 1 drivers
v000002678f4a2690_0 .var "y", 7 0;
E_000002678f42cc90/0 .event anyedge, v000002678f420fc0_0, v000002678f4a2550_0, v000002678f49ec10_0, v000002678f4a1d30_0;
E_000002678f42cc90/1 .event anyedge, v000002678f4a1b50_0;
E_000002678f42cc90 .event/or E_000002678f42cc90/0, E_000002678f42cc90/1;
S_000002678f4a0270 .scope module, "mxVALUE" "mux2" 9 64, 2 57 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_000002678f42d6d0 .param/l "WIDTH" 0 2 57, +C4<00000000000000000000000000001000>;
L_000002678f435e80 .functor BUFT 8, L_000002678f4b3010, C4<00000000>, C4<00000000>, C4<00000000>;
v000002678f4a27d0_0 .net "d0", 7 0, L_000002678f4b3010;  1 drivers
v000002678f4a2910_0 .net "d1", 7 0, v000002678f4a20f0_0;  alias, 1 drivers
L_000002678f4b4338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002678f4a2ff0_0 .net "s", 0 0, L_000002678f4b4338;  1 drivers
v000002678f4a1150_0 .net "y", 7 0, L_000002678f435e80;  alias, 1 drivers
S_000002678f4a0400 .scope module, "pcCounter" "incen" 9 72, 2 177 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "y";
P_000002678f42d550 .param/l "WIDTH" 0 2 177, +C4<00000000000000000000000000001000>;
v000002678f4a29b0_0 .net "a", 7 0, v000002678f4abf90_0;  alias, 1 drivers
L_000002678f4b4380 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002678f4a1290_0 .net "b", 7 0, L_000002678f4b4380;  1 drivers
v000002678f4a1330_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f4a13d0_0 .var "y", 7 0;
S_000002678f49faa0 .scope module, "pcmux" "mux4" 9 73, 2 65 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_000002678f42d150 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_000002678f4b43c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002678f4ab4f0_0 .net "d0", 7 0, L_000002678f4b43c8;  1 drivers
v000002678f4ab770_0 .net "d1", 7 0, v000002678f4a13d0_0;  alias, 1 drivers
v000002678f4aad70_0 .net "d2", 7 0, L_000002678f4b3d30;  1 drivers
v000002678f4aa230_0 .net "d3", 7 0, v000002678f4ae390_0;  1 drivers
v000002678f4aaaf0_0 .net "s", 1 0, v000002678f43fff0_0;  alias, 1 drivers
v000002678f4abe50_0 .var "y", 7 0;
E_000002678f42ce90/0 .event anyedge, v000002678f43fff0_0, v000002678f4ab4f0_0, v000002678f4a13d0_0, v000002678f4aad70_0;
E_000002678f42ce90/1 .event anyedge, v000002678f4aa230_0;
E_000002678f42ce90 .event/or E_000002678f42ce90/0, E_000002678f42ce90/1;
S_000002678f4a0590 .scope module, "pcreg" "flopenr" 9 75, 2 32 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_000002678f42d3d0 .param/l "WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
v000002678f4ab310_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f4ab950_0 .net "d", 7 0, v000002678f4abe50_0;  alias, 1 drivers
v000002678f4ac030_0 .net "en", 0 0, L_000002678f435fd0;  alias, 1 drivers
v000002678f4abf90_0 .var "q", 7 0;
v000002678f4ab810_0 .net "reset", 0 0, v000002678f4b3330_0;  alias, 1 drivers
S_000002678f4a0720 .scope module, "resreg" "flop" 9 90, 2 16 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /OUTPUT 8 "q";
P_000002678f42d410 .param/l "WIDTH" 0 2 16, +C4<00000000000000000000000000001000>;
v000002678f4aa2d0_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f4ab130_0 .net "d", 7 0, v000002678f49a1b0_0;  alias, 1 drivers
v000002678f4abc70_0 .var "q", 7 0;
S_000002678f49f5f0 .scope module, "rf" "regfile" 9 95, 11 10 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regwrite";
    .port_info 2 /INPUT 3 "ra1";
    .port_info 3 /INPUT 3 "ra2";
    .port_info 4 /INPUT 3 "wa";
    .port_info 5 /INPUT 8 "wd";
    .port_info 6 /OUTPUT 8 "rd1";
    .port_info 7 /OUTPUT 8 "rd2";
P_000002678f2cc9a0 .param/l "REGBITS" 0 11 10, +C4<00000000000000000000000000000011>;
P_000002678f2cc9d8 .param/l "WIDTH" 0 11 10, +C4<00000000000000000000000000001000>;
v000002678f4ab8b0 .array "RAM", 0 7, 7 0;
L_000002678f4b4650 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002678f4ab090_0 .net/2u *"_ivl_0", 2 0, L_000002678f4b4650;  1 drivers
L_000002678f4b46e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002678f4abbd0_0 .net/2u *"_ivl_10", 7 0, L_000002678f4b46e0;  1 drivers
L_000002678f4b4728 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002678f4aa410_0 .net/2u *"_ivl_14", 2 0, L_000002678f4b4728;  1 drivers
v000002678f4abb30_0 .net *"_ivl_16", 0 0, L_000002678f4b2b10;  1 drivers
v000002678f4aaf50_0 .net *"_ivl_18", 7 0, L_000002678f4b2ed0;  1 drivers
v000002678f4aa4b0_0 .net *"_ivl_2", 0 0, L_000002678f4b3150;  1 drivers
v000002678f4aab90_0 .net *"_ivl_20", 4 0, L_000002678f50fea0;  1 drivers
L_000002678f4b4770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002678f4abef0_0 .net *"_ivl_23", 1 0, L_000002678f4b4770;  1 drivers
L_000002678f4b47b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002678f4aa550_0 .net/2u *"_ivl_24", 7 0, L_000002678f4b47b8;  1 drivers
v000002678f4aa190_0 .net *"_ivl_4", 7 0, L_000002678f4b3f10;  1 drivers
v000002678f4aa370_0 .net *"_ivl_6", 4 0, L_000002678f4b29d0;  1 drivers
L_000002678f4b4698 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002678f4aa5f0_0 .net *"_ivl_9", 1 0, L_000002678f4b4698;  1 drivers
v000002678f4aac30_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f4aacd0_0 .var/i "i", 31 0;
v000002678f4aa690_0 .net "ra1", 2 0, L_000002678f4b3470;  alias, 1 drivers
v000002678f4aa730_0 .net "ra2", 2 0, L_000002678f4b2f70;  alias, 1 drivers
v000002678f4aa7d0_0 .net "rd1", 7 0, L_000002678f4b2a70;  alias, 1 drivers
v000002678f4aa870_0 .net "rd2", 7 0, L_000002678f50f540;  alias, 1 drivers
v000002678f4aa910_0 .net "regwrite", 0 0, v000002678f440590_0;  alias, 1 drivers
v000002678f4aa9b0_0 .net "wa", 2 0, v000002678f49dc70_0;  alias, 1 drivers
v000002678f4ab590_0 .net "wd", 7 0, v000002678f49d950_0;  alias, 1 drivers
L_000002678f4b3150 .cmp/ne 3, L_000002678f4b3470, L_000002678f4b4650;
L_000002678f4b3f10 .array/port v000002678f4ab8b0, L_000002678f4b29d0;
L_000002678f4b29d0 .concat [ 3 2 0 0], L_000002678f4b3470, L_000002678f4b4698;
L_000002678f4b2a70 .functor MUXZ 8, L_000002678f4b46e0, L_000002678f4b3f10, L_000002678f4b3150, C4<>;
L_000002678f4b2b10 .cmp/ne 3, L_000002678f4b2f70, L_000002678f4b4728;
L_000002678f4b2ed0 .array/port v000002678f4ab8b0, L_000002678f50fea0;
L_000002678f50fea0 .concat [ 3 2 0 0], L_000002678f4b2f70, L_000002678f4b4770;
L_000002678f50f540 .functor MUXZ 8, L_000002678f4b47b8, L_000002678f4b2ed0, L_000002678f4b2b10, C4<>;
S_000002678f49f910 .scope module, "s1" "shift" 9 99, 2 199 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 3 "con";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "y";
P_000002678f42d4d0 .param/l "WIDTH" 0 2 199, +C4<00000000000000000000000000001000>;
v000002678f4ab630_0 .net "a", 7 0, v000002678f49d810_0;  alias, 1 drivers
v000002678f4aaa50_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f4aae10_0 .net "con", 2 0, v000002678f440270_0;  alias, 1 drivers
v000002678f4aaeb0_0 .var "y", 7 0;
S_000002678f49fdc0 .scope module, "src1mux" "mux4" 9 78, 2 65 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_000002678f42d710 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
v000002678f4aaff0_0 .net "d0", 7 0, v000002678f49ead0_0;  alias, 1 drivers
v000002678f4ab6d0_0 .net "d1", 7 0, v000002678f4abc70_0;  alias, 1 drivers
v000002678f4ab9f0_0 .net "d2", 7 0, v000002678f4aaeb0_0;  alias, 1 drivers
v000002678f4ab270_0 .net "d3", 7 0, v000002678f49e350_0;  alias, 1 drivers
v000002678f4ab1d0_0 .net "s", 1 0, v000002678f43f870_0;  alias, 1 drivers
v000002678f4abd10_0 .var "y", 7 0;
E_000002678f42ded0/0 .event anyedge, v000002678f43f870_0, v000002678f49ba10_0, v000002678f4abc70_0, v000002678f4aaeb0_0;
E_000002678f42ded0/1 .event anyedge, v000002678f49e350_0;
E_000002678f42ded0 .event/or E_000002678f42ded0/0, E_000002678f42ded0/1;
S_000002678f4acfb0 .scope module, "src2mux" "mux4" 9 84, 2 65 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_000002678f42dad0 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
v000002678f4aba90_0 .net "d0", 7 0, L_000002678f50f540;  alias, 1 drivers
v000002678f4abdb0_0 .net "d1", 7 0, v000002678f4a20f0_0;  alias, 1 drivers
v000002678f4ab3b0_0 .net "d2", 7 0, v000002678f4abf90_0;  alias, 1 drivers
v000002678f4ab450_0 .net "d3", 7 0, L_000002678f435e80;  alias, 1 drivers
v000002678f4ae250_0 .net "s", 1 0, v000002678f4406d0_0;  alias, 1 drivers
v000002678f4aec50_0 .var "y", 7 0;
E_000002678f42e590/0 .event anyedge, v000002678f4406d0_0, v000002678f4aa870_0, v000002678f49da90_0, v000002678f4a2eb0_0;
E_000002678f42e590/1 .event anyedge, v000002678f49e990_0;
E_000002678f42e590 .event/or E_000002678f42e590/0, E_000002678f42e590/1;
S_000002678f4ad780 .scope module, "zd" "zerodetect" 9 102, 2 10 0, S_000002678f3156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 1 "y";
P_000002678f42da50 .param/l "WIDTH" 0 2 10, +C4<00000000000000000000000000001000>;
v000002678f4afa10_0 .net *"_ivl_0", 31 0, L_000002678f50ffe0;  1 drivers
L_000002678f4b4800 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002678f4aecf0_0 .net *"_ivl_3", 23 0, L_000002678f4b4800;  1 drivers
L_000002678f4b4848 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002678f4aed90_0 .net/2u *"_ivl_4", 31 0, L_000002678f4b4848;  1 drivers
v000002678f4aff10_0 .net "a", 7 0, v000002678f49d810_0;  alias, 1 drivers
v000002678f4af0b0_0 .net "y", 0 0, L_000002678f50f040;  alias, 1 drivers
L_000002678f50ffe0 .concat [ 8 24 0 0], v000002678f49d810_0, L_000002678f4b4800;
L_000002678f50f040 .cmp/eq 32, L_000002678f50ffe0, L_000002678f4b4848;
S_000002678f4adc30 .scope module, "exmem" "exmemory" 3 25, 12 11 0, S_000002678f44b830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memread";
    .port_info 2 /INPUT 1 "memwrite";
    .port_info 3 /INPUT 8 "mar";
    .port_info 4 /INPUT 8 "writedata";
    .port_info 5 /OUTPUT 8 "memdata";
    .port_info 6 /OUTPUT 1 "kraj";
P_000002678f42c810 .param/l "WIDTH" 0 12 11, +C4<00000000000000000000000000001000>;
L_000002678f4367b0 .functor BUFZ 32, L_000002678f50f360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002678f4b24d0_0 .net *"_ivl_0", 31 0, L_000002678f50f360;  1 drivers
v000002678f4b0630_0 .net *"_ivl_3", 5 0, L_000002678f50ef00;  1 drivers
v000002678f4b2570_0 .net *"_ivl_4", 7 0, L_000002678f50ebe0;  1 drivers
L_000002678f4b48d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002678f4b2610_0 .net *"_ivl_7", 1 0, L_000002678f4b48d8;  1 drivers
v000002678f4b0590_0 .net "clk", 0 0, v000002678f4b0bd0_0;  alias, 1 drivers
v000002678f4b26b0_0 .var "kraj", 0 0;
v000002678f4b06d0_0 .net "mar", 7 0, v000002678f4a2b90_0;  alias, 1 drivers
v000002678f4b2750 .array "mem", 0 63, 31 0;
v000002678f4b0770_0 .var "memdata", 7 0;
v000002678f4b09f0_0 .net "memread", 0 0, v000002678f43f7d0_0;  alias, 1 drivers
v000002678f4b0db0_0 .net "memwrite", 0 0, v000002678f43fe10_0;  alias, 1 drivers
v000002678f4b0a90_0 .net "word", 31 0, L_000002678f4367b0;  1 drivers
v000002678f4b0b30_0 .net "writedata", 7 0, v000002678f49d9f0_0;  alias, 1 drivers
L_000002678f50f360 .array/port v000002678f4b2750, L_000002678f50ebe0;
L_000002678f50ef00 .part v000002678f4a2b90_0, 2, 6;
L_000002678f50ebe0 .concat [ 6 2 0 0], L_000002678f50ef00, L_000002678f4b48d8;
    .scope S_000002678f446270;
T_0 ;
    %wait E_000002678f42bad0;
    %load/vec4 v000002678f43ed30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 1, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v000002678f43f9b0_0;
    %store/vec4 v000002678f440310_0, 0, 8;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v000002678f43efb0_0;
    %store/vec4 v000002678f440310_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002678f440450_0;
    %store/vec4 v000002678f440310_0, 0, 8;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002678f31b900;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000002678f337f00_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000002678f421740_0, 0, 6;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v000002678f4212e0_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000002678f3380e0_0, 0, 6;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v000002678f4986a0_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v000002678f498380_0, 0, 6;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v000002678f499e60_0, 0, 6;
    %pushi/vec4 48, 0, 6;
    %store/vec4 v000002678f422320_0, 0, 6;
    %pushi/vec4 49, 0, 6;
    %store/vec4 v000002678f498e20_0, 0, 6;
    %pushi/vec4 50, 0, 6;
    %store/vec4 v000002678f337dc0_0, 0, 6;
    %pushi/vec4 51, 0, 6;
    %store/vec4 v000002678f421380_0, 0, 6;
    %pushi/vec4 52, 0, 6;
    %store/vec4 v000002678f4223c0_0, 0, 6;
    %pushi/vec4 53, 0, 6;
    %store/vec4 v000002678f498ce0_0, 0, 6;
    %pushi/vec4 54, 0, 6;
    %store/vec4 v000002678f499280_0, 0, 6;
    %pushi/vec4 55, 0, 6;
    %store/vec4 v000002678f499aa0_0, 0, 6;
    %pushi/vec4 56, 0, 6;
    %store/vec4 v000002678f420b60_0, 0, 6;
    %pushi/vec4 57, 0, 6;
    %store/vec4 v000002678f499c80_0, 0, 6;
    %pushi/vec4 60, 0, 6;
    %store/vec4 v000002678f4207a0_0, 0, 6;
    %pushi/vec4 61, 0, 6;
    %store/vec4 v000002678f498d80_0, 0, 6;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v000002678f498420_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002678f499b40_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002678f498ec0_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002678f498b00_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002678f421880_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_000002678f31b900;
T_2 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f499a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002678f498ba0_0, 0;
    %vpi_call 8 47 "$display", "starting ..." {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002678f499460_0;
    %assign/vec4 v000002678f498ba0_0, 0;
    %load/vec4 v000002678f498ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %jmp T_2.24;
T_2.2 ;
    %vpi_call 8 52 "$display", "setting SP" {0 0 0};
    %jmp T_2.24;
T_2.3 ;
    %vpi_call 8 53 "$display", "FETCH1" {0 0 0};
    %jmp T_2.24;
T_2.4 ;
    %vpi_call 8 54 "$display", "FETCH2" {0 0 0};
    %jmp T_2.24;
T_2.5 ;
    %vpi_call 8 55 "$display", "FETCH3" {0 0 0};
    %jmp T_2.24;
T_2.6 ;
    %vpi_call 8 56 "$display", "FETCH4" {0 0 0};
    %jmp T_2.24;
T_2.7 ;
    %vpi_call 8 57 "$display", "DEKODIRANJE OPERACIJE" {0 0 0};
    %jmp T_2.24;
T_2.8 ;
    %vpi_call 8 58 "$display", "DEKODIRANJE ADRESE" {0 0 0};
    %jmp T_2.24;
T_2.9 ;
    %vpi_call 8 59 "$display", "ADRESSING = LOAD" {0 0 0};
    %jmp T_2.24;
T_2.10 ;
    %vpi_call 8 60 "$display", "ADRESSING = IMMED" {0 0 0};
    %jmp T_2.24;
T_2.11 ;
    %vpi_call 8 61 "$display", "ADRESSING = REGDIR" {0 0 0};
    %jmp T_2.24;
T_2.12 ;
    %vpi_call 8 62 "$display", "ADRESSING = MEMDIR" {0 0 0};
    %jmp T_2.24;
T_2.13 ;
    %vpi_call 8 63 "$display", "ADRESSING = PC REL" {0 0 0};
    %jmp T_2.24;
T_2.14 ;
    %vpi_call 8 64 "$display", "OPERATION = ASR" {0 0 0};
    %jmp T_2.24;
T_2.15 ;
    %vpi_call 8 65 "$display", "OPERATION = LSR" {0 0 0};
    %jmp T_2.24;
T_2.16 ;
    %vpi_call 8 66 "$display", "OPERATION = ASL" {0 0 0};
    %jmp T_2.24;
T_2.17 ;
    %vpi_call 8 67 "$display", "OPERATION = LSL" {0 0 0};
    %jmp T_2.24;
T_2.18 ;
    %vpi_call 8 68 "$display", "OPERATION = JMP" {0 0 0};
    %jmp T_2.24;
T_2.19 ;
    %vpi_call 8 69 "$display", "OPERATION = JMP IF ZERO" {0 0 0};
    %jmp T_2.24;
T_2.20 ;
    %vpi_call 8 70 "$display", "OPERATION = JMP IF NOT ZERO" {0 0 0};
    %jmp T_2.24;
T_2.21 ;
    %vpi_call 8 71 "$display", "OPERATION = POP" {0 0 0};
    %jmp T_2.24;
T_2.22 ;
    %vpi_call 8 72 "$display", "OPERATION = PUSH" {0 0 0};
    %jmp T_2.24;
T_2.23 ;
    %vpi_call 8 73 "$display", "OPERATION = END OF PROGRAM" {0 0 0};
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002678f31b900;
T_3 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f498ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.0 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.1 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.2 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.3 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.4 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.5 ;
    %load/vec4 v000002678f4984c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %load/vec4 v000002678f337f00_0;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %load/vec4 v000002678f421740_0;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %load/vec4 v000002678f4212e0_0;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %load/vec4 v000002678f3380e0_0;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %load/vec4 v000002678f4986a0_0;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %load/vec4 v000002678f498380_0;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %load/vec4 v000002678f499e60_0;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %load/vec4 v000002678f422320_0;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %load/vec4 v000002678f498e20_0;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %load/vec4 v000002678f337dc0_0;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %load/vec4 v000002678f421380_0;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %load/vec4 v000002678f4223c0_0;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %load/vec4 v000002678f498ce0_0;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %load/vec4 v000002678f499280_0;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %load/vec4 v000002678f499aa0_0;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %load/vec4 v000002678f420b60_0;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %dup/vec4;
    %load/vec4 v000002678f499c80_0;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %dup/vec4;
    %load/vec4 v000002678f4207a0_0;
    %cmp/u;
    %jmp/1 T_3.56, 6;
    %dup/vec4;
    %load/vec4 v000002678f498d80_0;
    %cmp/u;
    %jmp/1 T_3.57, 6;
    %dup/vec4;
    %load/vec4 v000002678f498420_0;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.38 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.39 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.40 ;
    %load/vec4 v000002678f4998c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %jmp T_3.63;
T_3.61 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.63;
T_3.63 ;
    %pop/vec4 1;
    %jmp T_3.60;
T_3.41 ;
    %load/vec4 v000002678f4998c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %jmp T_3.66;
T_3.64 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.66;
T_3.65 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.60;
T_3.42 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.43 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.44 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.45 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.46 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.47 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.48 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.49 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.50 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.51 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.52 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.53 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.54 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.55 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.56 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.57 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.58 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.60;
T_3.60 ;
    %pop/vec4 1;
    %jmp T_3.37;
T_3.6 ;
    %load/vec4 v000002678f498f60_0;
    %dup/vec4;
    %load/vec4 v000002678f499b40_0;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %dup/vec4;
    %load/vec4 v000002678f498ec0_0;
    %cmp/u;
    %jmp/1 T_3.68, 6;
    %dup/vec4;
    %load/vec4 v000002678f498b00_0;
    %cmp/u;
    %jmp/1 T_3.69, 6;
    %dup/vec4;
    %load/vec4 v000002678f421880_0;
    %cmp/u;
    %jmp/1 T_3.70, 6;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.72;
T_3.67 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.72;
T_3.68 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.72;
T_3.69 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.72;
T_3.70 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.72;
T_3.72 ;
    %pop/vec4 1;
    %jmp T_3.37;
T_3.7 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.8 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.9 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.10 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.11 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.12 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.13 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.14 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.15 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.16 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.17 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.18 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.19 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.20 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.21 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.22 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.23 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.24 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.25 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.26 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.27 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.28 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.29 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.30 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.31 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.32 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.33 ;
    %load/vec4 v000002678f4984c0_0;
    %dup/vec4;
    %load/vec4 v000002678f498380_0;
    %cmp/u;
    %jmp/1 T_3.73, 6;
    %dup/vec4;
    %load/vec4 v000002678f499e60_0;
    %cmp/u;
    %jmp/1 T_3.74, 6;
    %dup/vec4;
    %load/vec4 v000002678f420b60_0;
    %cmp/u;
    %jmp/1 T_3.75, 6;
    %dup/vec4;
    %load/vec4 v000002678f499c80_0;
    %cmp/u;
    %jmp/1 T_3.76, 6;
    %dup/vec4;
    %load/vec4 v000002678f4207a0_0;
    %cmp/u;
    %jmp/1 T_3.77, 6;
    %dup/vec4;
    %load/vec4 v000002678f498d80_0;
    %cmp/u;
    %jmp/1 T_3.78, 6;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.80;
T_3.73 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.80;
T_3.74 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.80;
T_3.75 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.80;
T_3.76 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.80;
T_3.77 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.80;
T_3.78 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.80;
T_3.80 ;
    %pop/vec4 1;
    %jmp T_3.37;
T_3.34 ;
    %load/vec4 v000002678f4984c0_0;
    %dup/vec4;
    %load/vec4 v000002678f337f00_0;
    %cmp/u;
    %jmp/1 T_3.81, 6;
    %dup/vec4;
    %load/vec4 v000002678f421740_0;
    %cmp/u;
    %jmp/1 T_3.82, 6;
    %dup/vec4;
    %load/vec4 v000002678f4212e0_0;
    %cmp/u;
    %jmp/1 T_3.83, 6;
    %dup/vec4;
    %load/vec4 v000002678f3380e0_0;
    %cmp/u;
    %jmp/1 T_3.84, 6;
    %load/vec4 v000002678f498f60_0;
    %dup/vec4;
    %load/vec4 v000002678f499b40_0;
    %cmp/u;
    %jmp/1 T_3.87, 6;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.89;
T_3.87 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.89;
T_3.89 ;
    %pop/vec4 1;
    %jmp T_3.86;
T_3.81 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.86;
T_3.82 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.86;
T_3.83 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.86;
T_3.84 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.86;
T_3.86 ;
    %pop/vec4 1;
    %jmp T_3.37;
T_3.35 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002678f499460_0, 0, 6;
    %jmp T_3.37;
T_3.37 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000002678f31c000;
T_4 ;
    %wait E_000002678f42bd10;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002678f43f370_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002678f43fa50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002678f43f2d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002678f440590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002678f43fb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002678f43f7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002678f43fe10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002678f43f870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002678f4406d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002678f43fcd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002678f43fff0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002678f43f550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002678f43ff50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002678f4404f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002678f43f230_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002678f43f5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002678f43f730_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002678f440270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002678f4408b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002678f420fc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002678f422140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002678f440090_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002678f43fd70_0, 0, 1;
    %load/vec4 v000002678f420f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %jmp T_4.36;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43fd70_0, 0, 1;
    %jmp T_4.36;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f7d0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002678f43f370_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f4406d0_0, 0, 2;
    %jmp T_4.36;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f7d0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002678f43f370_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f4406d0_0, 0, 2;
    %jmp T_4.36;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f7d0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002678f43f370_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f4406d0_0, 0, 2;
    %jmp T_4.36;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f7d0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002678f43f370_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f4406d0_0, 0, 2;
    %jmp T_4.36;
T_4.5 ;
    %jmp T_4.36;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f4408b0_0, 0, 1;
    %jmp T_4.36;
T_4.7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002678f4406d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f5f0_0, 0, 1;
    %jmp T_4.36;
T_4.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002678f4406d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f730_0, 0, 1;
    %jmp T_4.36;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f730_0, 0, 1;
    %jmp T_4.36;
T_4.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f4404f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f7d0_0, 0, 1;
    %jmp T_4.36;
T_4.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f4406d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f730_0, 0, 1;
    %jmp T_4.36;
T_4.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002678f4406d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f5f0_0, 0, 1;
    %jmp T_4.36;
T_4.13 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002678f4406d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f730_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f43fcd0_0, 0, 2;
    %jmp T_4.36;
T_4.14 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f43f870_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f5f0_0, 0, 1;
    %jmp T_4.36;
T_4.15 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002678f4404f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f7d0_0, 0, 1;
    %jmp T_4.36;
T_4.16 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f4406d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f730_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002678f43f870_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f5f0_0, 0, 1;
    %jmp T_4.36;
T_4.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002678f440270_0, 0, 3;
    %jmp T_4.36;
T_4.18 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002678f440270_0, 0, 3;
    %jmp T_4.36;
T_4.19 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002678f440270_0, 0, 3;
    %jmp T_4.36;
T_4.20 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002678f440270_0, 0, 3;
    %jmp T_4.36;
T_4.21 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002678f43fff0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43fa50_0, 0, 1;
    %jmp T_4.36;
T_4.22 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002678f43fff0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f43f2d0_0, 0, 2;
    %jmp T_4.36;
T_4.23 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002678f43fff0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002678f43f2d0_0, 0, 2;
    %jmp T_4.36;
T_4.24 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f420fc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43fd70_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002678f4404f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f7d0_0, 0, 1;
    %jmp T_4.36;
T_4.25 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002678f4404f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f440090_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f422140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43fe10_0, 0, 1;
    %jmp T_4.36;
T_4.26 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f4406d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f5f0_0, 0, 1;
    %jmp T_4.36;
T_4.27 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002678f420fc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43fd70_0, 0, 1;
    %jmp T_4.36;
T_4.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f440590_0, 0, 1;
    %jmp T_4.36;
T_4.29 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002678f43f870_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f5f0_0, 0, 1;
    %jmp T_4.36;
T_4.30 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f43f870_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43f5f0_0, 0, 1;
    %jmp T_4.36;
T_4.31 ;
    %jmp T_4.36;
T_4.32 ;
    %jmp T_4.36;
T_4.33 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f43fff0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43fa50_0, 0, 1;
    %jmp T_4.36;
T_4.34 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f43fff0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43fa50_0, 0, 1;
    %jmp T_4.36;
T_4.35 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002678f43fff0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f43fa50_0, 0, 1;
    %jmp T_4.36;
T_4.36 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002678f31be70;
T_5 ;
    %wait E_000002678f42bb10;
    %load/vec4 v000002678f43f190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v000002678f43feb0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002678f43f0f0_0, 0, 3;
    %jmp T_5.12;
T_5.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002678f43f0f0_0, 0, 3;
    %jmp T_5.12;
T_5.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002678f43f0f0_0, 0, 3;
    %jmp T_5.12;
T_5.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002678f43f0f0_0, 0, 3;
    %jmp T_5.12;
T_5.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002678f43f0f0_0, 0, 3;
    %jmp T_5.12;
T_5.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002678f43f0f0_0, 0, 3;
    %jmp T_5.12;
T_5.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002678f43f0f0_0, 0, 3;
    %jmp T_5.12;
T_5.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002678f43f0f0_0, 0, 3;
    %jmp T_5.12;
T_5.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002678f43f0f0_0, 0, 3;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002678f43f0f0_0, 0, 3;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002678f49fc30;
T_6 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f4a2cd0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002678f4a1d30_0, 0, 8;
    %jmp T_6;
    .thread T_6;
    .scope S_000002678f4a0bd0;
T_7 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f49e490_0;
    %subi 1, 0, 8;
    %store/vec4 v000002678f49ec10_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_000002678f4a0a40;
T_8 ;
    %wait E_000002678f42cc90;
    %load/vec4 v000002678f4a2f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000002678f4a2550_0;
    %store/vec4 v000002678f4a2690_0, 0, 8;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000002678f4a1ab0_0;
    %store/vec4 v000002678f4a2690_0, 0, 8;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000002678f4a2870_0;
    %store/vec4 v000002678f4a2690_0, 0, 8;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v000002678f4a1b50_0;
    %store/vec4 v000002678f4a2690_0, 0, 8;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002678f4a08b0;
T_9 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f4a1470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000002678f4a1bf0_0;
    %assign/vec4 v000002678f4a16f0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002678f49f460;
T_10 ;
    %wait E_000002678f42d110;
    %load/vec4 v000002678f4a2370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v000002678f4a1fb0_0;
    %store/vec4 v000002678f4a20f0_0, 0, 8;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v000002678f4a1510_0;
    %store/vec4 v000002678f4a20f0_0, 0, 8;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v000002678f4a2c30_0;
    %store/vec4 v000002678f4a20f0_0, 0, 8;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v000002678f4a25f0_0;
    %store/vec4 v000002678f4a20f0_0, 0, 8;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002678f49c120;
T_11 ;
    %wait E_000002678f42d810;
    %load/vec4 v000002678f49e670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000002678f49da90_0;
    %assign/vec4 v000002678f49d9f0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002678f49ff50;
T_12 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f4a2d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000002678f4a1830_0;
    %assign/vec4 v000002678f4a2190_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002678f4a0d60;
T_13 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f4a1c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000002678f4a18d0_0;
    %assign/vec4 v000002678f4a2410_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002678f4a00e0;
T_14 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f4a2a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000002678f4a1e70_0;
    %assign/vec4 v000002678f4a2af0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002678f49f2d0;
T_15 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f4a24b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000002678f4a2730_0;
    %assign/vec4 v000002678f4a22d0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002678f49f780;
T_16 ;
    %wait E_000002678f42d7d0;
    %load/vec4 v000002678f4a1f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v000002678f4a2eb0_0;
    %store/vec4 v000002678f4a2b90_0, 0, 8;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v000002678f4a15b0_0;
    %store/vec4 v000002678f4a2b90_0, 0, 8;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v000002678f4a1970_0;
    %store/vec4 v000002678f4a2b90_0, 0, 8;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v000002678f4a1a10_0;
    %store/vec4 v000002678f4a2b90_0, 0, 8;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002678f4a0400;
T_17 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f4a29b0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002678f4a13d0_0, 0, 8;
    %jmp T_17;
    .thread T_17;
    .scope S_000002678f49faa0;
T_18 ;
    %wait E_000002678f42ce90;
    %load/vec4 v000002678f4aaaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v000002678f4ab4f0_0;
    %store/vec4 v000002678f4abe50_0, 0, 8;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v000002678f4ab770_0;
    %store/vec4 v000002678f4abe50_0, 0, 8;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v000002678f4aad70_0;
    %store/vec4 v000002678f4abe50_0, 0, 8;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v000002678f4aa230_0;
    %store/vec4 v000002678f4abe50_0, 0, 8;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002678f4a0590;
T_19 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f4ab810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002678f4abf90_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000002678f4ac030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000002678f4ab950_0;
    %assign/vec4 v000002678f4abf90_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002678f49fdc0;
T_20 ;
    %wait E_000002678f42ded0;
    %load/vec4 v000002678f4ab1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v000002678f4aaff0_0;
    %store/vec4 v000002678f4abd10_0, 0, 8;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v000002678f4ab6d0_0;
    %store/vec4 v000002678f4abd10_0, 0, 8;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v000002678f4ab9f0_0;
    %store/vec4 v000002678f4abd10_0, 0, 8;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v000002678f4ab270_0;
    %store/vec4 v000002678f4abd10_0, 0, 8;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000002678f49c2b0;
T_21 ;
    %wait E_000002678f42c8d0;
    %load/vec4 v000002678f49ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000002678f49e530_0;
    %assign/vec4 v000002678f49d810_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000002678f49f140;
T_22 ;
    %wait E_000002678f42d010;
    %load/vec4 v000002678f49df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000002678f49ddb0_0;
    %assign/vec4 v000002678f49e350_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000002678f4acfb0;
T_23 ;
    %wait E_000002678f42e590;
    %load/vec4 v000002678f4ae250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %jmp T_23.4;
T_23.0 ;
    %load/vec4 v000002678f4aba90_0;
    %store/vec4 v000002678f4aec50_0, 0, 8;
    %jmp T_23.4;
T_23.1 ;
    %load/vec4 v000002678f4abdb0_0;
    %store/vec4 v000002678f4aec50_0, 0, 8;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v000002678f4ab3b0_0;
    %store/vec4 v000002678f4aec50_0, 0, 8;
    %jmp T_23.4;
T_23.3 ;
    %load/vec4 v000002678f4ab450_0;
    %store/vec4 v000002678f4aec50_0, 0, 8;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000002678f49c440;
T_24 ;
    %wait E_000002678f42d590;
    %load/vec4 v000002678f49d590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v000002678f49d4f0_0;
    %assign/vec4 v000002678f49ead0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000002678f49ca80;
T_25 ;
    %wait E_000002678f42cf10;
    %load/vec4 v000002678f49d8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %jmp T_25.8;
T_25.0 ;
    %load/vec4 v000002678f49a2f0_0;
    %store/vec4 v000002678f49e710_0, 0, 8;
    %jmp T_25.8;
T_25.1 ;
    %load/vec4 v000002678f49a390_0;
    %store/vec4 v000002678f49e710_0, 0, 8;
    %jmp T_25.8;
T_25.2 ;
    %load/vec4 v000002678f49a610_0;
    %store/vec4 v000002678f49e710_0, 0, 8;
    %jmp T_25.8;
T_25.3 ;
    %load/vec4 v000002678f49a7f0_0;
    %store/vec4 v000002678f49e710_0, 0, 8;
    %jmp T_25.8;
T_25.4 ;
    %load/vec4 v000002678f49a9d0_0;
    %store/vec4 v000002678f49e710_0, 0, 8;
    %jmp T_25.8;
T_25.5 ;
    %load/vec4 v000002678f49aa70_0;
    %store/vec4 v000002678f49e710_0, 0, 8;
    %jmp T_25.8;
T_25.6 ;
    %load/vec4 v000002678f49ac50_0;
    %store/vec4 v000002678f49e710_0, 0, 8;
    %jmp T_25.8;
T_25.7 ;
    %load/vec4 v000002678f49e0d0_0;
    %store/vec4 v000002678f49e710_0, 0, 8;
    %jmp T_25.8;
T_25.8 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000002678f30bde0;
T_26 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f49bd30_0;
    %assign/vec4 v000002678f49a1b0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_000002678f4a0720;
T_27 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f4ab130_0;
    %assign/vec4 v000002678f4abc70_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_000002678f49c5d0;
T_28 ;
    %wait E_000002678f42d290;
    %load/vec4 v000002678f49def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v000002678f49e990_0;
    %assign/vec4 v000002678f49d950_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000002678f4a0ef0;
T_29 ;
    %wait E_000002678f42cdd0;
    %load/vec4 v000002678f49db30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v000002678f49e2b0_0;
    %assign/vec4 v000002678f49dc70_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000002678f49f5f0;
T_30 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f4aa910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v000002678f4ab590_0;
    %load/vec4 v000002678f4aa9b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002678f4ab8b0, 0, 4;
    %delay 1, 0;
    %vpi_call 11 27 "$display", "UPISAN U RAM registar %d:%d", v000002678f4aa9b0_0, v000002678f4ab590_0 {0 0 0};
    %vpi_call 11 28 "$display", "REGFILE STANJE:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002678f4aacd0_0, 0, 32;
T_30.2 ;
    %load/vec4 v000002678f4aacd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_30.3, 5;
    %vpi_call 11 30 "$display", "Reg %d:%d", v000002678f4aacd0_0, &A<v000002678f4ab8b0, v000002678f4aacd0_0 > {0 0 0};
    %load/vec4 v000002678f4aacd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002678f4aacd0_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000002678f49f910;
T_31 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f4aae10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v000002678f4ab630_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002678f4aaeb0_0, 4, 7;
    %load/vec4 v000002678f4ab630_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002678f4aaeb0_0, 4, 1;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v000002678f4ab630_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002678f4aaeb0_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002678f4aaeb0_0, 4, 1;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v000002678f4ab630_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002678f4aaeb0_0, 4, 7;
    %load/vec4 v000002678f4ab630_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002678f4aaeb0_0, 4, 1;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v000002678f4ab630_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002678f4aaeb0_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002678f4aaeb0_0, 4, 1;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31;
    .scope S_000002678f49cf30;
T_32 ;
    %wait E_000002678f42cfd0;
    %load/vec4 v000002678f49dd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v000002678f49d310_0;
    %assign/vec4 v000002678f49d450_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000002678f3156e0;
T_33 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002678f4af5b0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002678f4ae890_0, 0, 8;
    %end;
    .thread T_33;
    .scope S_000002678f3156e0;
T_34 ;
    %wait E_000002678f42be90;
    %vpi_call 9 110 "$display", "TRENUTNA INSTUKCIJA JE : -> %h <- , PC je: %h, AB je %h , BB je %h, zero flag: %h, SP: %h", v000002678f4b0050_0, v000002678f4ae610_0, v000002678f4af3d0_0, v000002678f4af650_0, v000002678f4b0f90_0, v000002678f4ae2f0_0 {0 0 0};
    %jmp T_34;
    .thread T_34;
    .scope S_000002678f4adc30;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002678f4b26b0_0, 0, 1;
    %vpi_call 12 24 "$readmemh", "memfile.dat", v000002678f4b2750 {0 0 0};
    %vpi_call 12 25 "$display", "%h", &A<v000002678f4b2750, 1> {0 0 0};
    %end;
    .thread T_35;
    .scope S_000002678f4adc30;
T_36 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f4b0db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v000002678f4b06d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %jmp T_36.6;
T_36.2 ;
    %load/vec4 v000002678f4b0b30_0;
    %load/vec4 v000002678f4b06d0_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002678f4b2750, 4, 5;
    %jmp T_36.6;
T_36.3 ;
    %load/vec4 v000002678f4b0b30_0;
    %load/vec4 v000002678f4b06d0_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002678f4b2750, 4, 5;
    %jmp T_36.6;
T_36.4 ;
    %load/vec4 v000002678f4b0b30_0;
    %load/vec4 v000002678f4b06d0_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002678f4b2750, 4, 5;
    %jmp T_36.6;
T_36.5 ;
    %load/vec4 v000002678f4b0b30_0;
    %load/vec4 v000002678f4b06d0_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002678f4b2750, 0, 4;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000002678f4adc30;
T_37 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f4b09f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v000002678f4b06d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %jmp T_37.6;
T_37.2 ;
    %load/vec4 v000002678f4b0a90_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000002678f4b0770_0, 0, 8;
    %jmp T_37.6;
T_37.3 ;
    %load/vec4 v000002678f4b0a90_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000002678f4b0770_0, 0, 8;
    %jmp T_37.6;
T_37.4 ;
    %load/vec4 v000002678f4b0a90_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000002678f4b0770_0, 0, 8;
    %jmp T_37.6;
T_37.5 ;
    %load/vec4 v000002678f4b0a90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000002678f4b0770_0, 0, 8;
    %jmp T_37.6;
T_37.6 ;
    %pop/vec4 1;
    %vpi_call 12 52 "$display", "MemRead: mar= %h, ByteSel=%h, MemData=%h", &PV<v000002678f4b06d0_0, 2, 6>, &PV<v000002678f4b06d0_0, 0, 2>, v000002678f4b0770_0 {0 0 0};
T_37.0 ;
    %load/vec4 v000002678f4b0a90_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_37.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002678f4b26b0_0, 0, 1;
T_37.7 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000002678f44b830;
T_38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002678f4b3330_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002678f4b3330_0, 0;
    %end;
    .thread T_38;
    .scope S_000002678f44b830;
T_39 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002678f4b0bd0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002678f4b0bd0_0, 0;
    %delay 5, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_000002678f44b830;
T_40 ;
    %wait E_000002678f42be90;
    %load/vec4 v000002678f4b3830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
T_40.0 ;
    %load/vec4 v000002678f4b3bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %vpi_call 3 48 "$display", "Write: mar=%d:Data=%d", v000002678f4b0d10_0, v000002678f4b33d0_0 {0 0 0};
    %vpi_call 3 49 "$display", "Simulation completely successful" {0 0 0};
T_40.2 ;
    %load/vec4 v000002678f4b3bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.4, 4;
T_40.4 ;
    %load/vec4 v000002678f4b0c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %vpi_call 3 61 "$finish" {0 0 0};
T_40.6 ;
    %jmp T_40;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "logic_components.v";
    "testbench1.sv";
    "procesor.sv";
    "controller.sv";
    "aludec.sv";
    "outputlogic.sv";
    "statelogic.sv";
    "datapath.sv";
    "alu.sv";
    "regfile.sv";
    "exmemory.sv";
