Starting process: module

Starting process: 

SCUBA, Version Diamond_1.2_Beta (70)
Thu Feb 17 15:45:04 2011

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\1.2\ispfpga\bin\nt\scuba.exe -w -n RAM_single_port -lang verilog -synth synplify -bus_exp 7 -bb -arch xo2c00 -dram -type ramdq -addr_width 5 -num_words 32 -data_width 8 -outData UNREGISTERED -e 
    Circuit name     : RAM_single_port
    Module type      : sspram
    Module Version   : 3.5
    Address width    : 5
    Data width       : 8
    Ports            : 
	Inputs       : Address[4:0], Data[7:0], Clock, WE, ClockEn
	Outputs      : Q[7:0]
    I/O buffer       : not inserted
    Clock edge       : rising edge
    EDIF output      : suppressed
    Verilog output   : RAM_single_port.v
    Verilog template : RAM_single_port_tmpl.v
    Verilog testbench: tb_RAM_single_port_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : RAM_single_port.srp
    Estimated Resource Usage:
            LUT : 10
           DRAM : 4

END   SCUBA Module Synthesis

File: RAM_single_port.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


