{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465039741347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465039741347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 19:29:01 2016 " "Processing started: Sat Jun 04 19:29:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465039741347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465039741347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465039741347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1465039742221 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 PWM.v(11) " "Verilog HDL Expression warning at PWM.v(11): truncated literal to match 3 bits" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1465039742279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465039742281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465039742281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_Div " "Found entity 1: clk_Div" {  } { { "clk_Div.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/clk_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465039742286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465039742286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divtb.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_DivTB " "Found entity 1: clk_DivTB" {  } { { "clk_DivTB.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/clk_DivTB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465039742289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465039742289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM " "Elaborating entity \"PWM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465039742321 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PWM.v(42) " "Verilog HDL assignment warning at PWM.v(42): truncated value with size 32 to match size of target (26)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465039742322 "|PWM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter PWM.v(21) " "Verilog HDL Always Construct warning at PWM.v(21): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465039742323 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] PWM.v(21) " "Inferred latch for \"counter\[0\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742324 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] PWM.v(21) " "Inferred latch for \"counter\[1\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742324 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] PWM.v(21) " "Inferred latch for \"counter\[2\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742324 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] PWM.v(21) " "Inferred latch for \"counter\[3\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742324 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] PWM.v(21) " "Inferred latch for \"counter\[4\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742324 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] PWM.v(21) " "Inferred latch for \"counter\[5\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742325 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] PWM.v(21) " "Inferred latch for \"counter\[6\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742325 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] PWM.v(21) " "Inferred latch for \"counter\[7\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742325 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] PWM.v(21) " "Inferred latch for \"counter\[8\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742325 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] PWM.v(21) " "Inferred latch for \"counter\[9\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742325 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] PWM.v(21) " "Inferred latch for \"counter\[10\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742325 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] PWM.v(21) " "Inferred latch for \"counter\[11\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742325 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] PWM.v(21) " "Inferred latch for \"counter\[12\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742326 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] PWM.v(21) " "Inferred latch for \"counter\[13\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742326 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] PWM.v(21) " "Inferred latch for \"counter\[14\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742326 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] PWM.v(21) " "Inferred latch for \"counter\[15\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742326 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] PWM.v(21) " "Inferred latch for \"counter\[16\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742326 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] PWM.v(21) " "Inferred latch for \"counter\[17\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742326 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] PWM.v(21) " "Inferred latch for \"counter\[18\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742326 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] PWM.v(21) " "Inferred latch for \"counter\[19\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742326 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] PWM.v(21) " "Inferred latch for \"counter\[20\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742327 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] PWM.v(21) " "Inferred latch for \"counter\[21\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742327 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] PWM.v(21) " "Inferred latch for \"counter\[22\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742327 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[23\] PWM.v(21) " "Inferred latch for \"counter\[23\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742327 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[24\] PWM.v(21) " "Inferred latch for \"counter\[24\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742327 "|PWM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[25\] PWM.v(21) " "Inferred latch for \"counter\[25\]\" at PWM.v(21)" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465039742327 "|PWM"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[1\]\$latch " "Latch counter\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742801 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[2\]\$latch " "Latch counter\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742801 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[3\]\$latch " "Latch counter\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742802 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[4\]\$latch " "Latch counter\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742802 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[5\]\$latch " "Latch counter\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742802 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[6\]\$latch " "Latch counter\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742802 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[7\]\$latch " "Latch counter\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742802 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[8\]\$latch " "Latch counter\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742802 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[9\]\$latch " "Latch counter\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742803 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[10\]\$latch " "Latch counter\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742803 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[11\]\$latch " "Latch counter\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742803 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[12\]\$latch " "Latch counter\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742803 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[13\]\$latch " "Latch counter\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742803 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[14\]\$latch " "Latch counter\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742803 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[15\]\$latch " "Latch counter\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742804 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[16\]\$latch " "Latch counter\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742804 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[17\]\$latch " "Latch counter\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742804 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[18\]\$latch " "Latch counter\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742804 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[19\]\$latch " "Latch counter\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742804 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[20\]\$latch " "Latch counter\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742804 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[21\]\$latch " "Latch counter\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742805 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[22\]\$latch " "Latch counter\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742805 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[23\]\$latch " "Latch counter\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742805 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[24\]\$latch " "Latch counter\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742805 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[25\]\$latch " "Latch counter\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742805 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter\[0\]\$latch " "Latch counter\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465039742805 ""}  } { { "PWM.v" "" { Text "C:/Users/lenovo/Desktop/pwm_Verilog/PWM.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465039742805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465039743119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465039743119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465039743615 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465039743615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465039743615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465039743615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465039744148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 04 19:29:04 2016 " "Processing ended: Sat Jun 04 19:29:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465039744148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465039744148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465039744148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465039744148 ""}
