Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 970970018fbf46baa5157ca3de65e1b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axis_infrastructure_v1_1_0 -L axis_broadcaster_v1_1_19 -L blk_mem_gen_v8_4_4 -L axi_bram_ctrl_v4_1_2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PL_NN_sim_tb_behav xil_defaultlib.PL_NN_sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'z_tdata' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sim_1/new/PL_NN_sim_tb.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'BRAM_PORTB_we' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ipshared/7b9d/perceptron.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.ip_user_files/bd/PL_NN_sim/ipshared/de75/axi4_lite_final_output.v" Line 1. Module axi4_lite_final_output doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_2.axi_bram_ctrl_funcs
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.axi4_lite_final_output
Compiling module xil_defaultlib.PL_NN_sim_axi4_lite_final_outp_0...
Compiling module xil_defaultlib.axi4_lite_layer_connector
Compiling module xil_defaultlib.PL_NN_sim_axi4_lite_layer_conn_0...
Compiling module xil_defaultlib.axi4_lite_register_module
Compiling module xil_defaultlib.PL_NN_sim_axi4_lite_register_m_0...
Compiling module xil_defaultlib.i00_couplers_imp_1MAT7TY
Compiling module xil_defaultlib.i01_couplers_imp_1NSZPA
Compiling module xil_defaultlib.i02_couplers_imp_1A8RP5J
Compiling module xil_defaultlib.i03_couplers_imp_VFK9JJ
Compiling module xil_defaultlib.m00_couplers_imp_1HIUU71
Compiling module xil_defaultlib.m01_couplers_imp_6DYPDX
Compiling module xil_defaultlib.m02_couplers_imp_1E17U0C
Compiling module xil_defaultlib.m03_couplers_imp_RNTGQC
Compiling module xil_defaultlib.m04_couplers_imp_BJ4IWV
Compiling module xil_defaultlib.m05_couplers_imp_1YLEZFR
Compiling module xil_defaultlib.m06_couplers_imp_PV9DU6
Compiling module xil_defaultlib.m07_couplers_imp_12IXR12
Compiling module xil_defaultlib.m08_couplers_imp_1JUGXJS
Compiling module xil_defaultlib.m09_couplers_imp_8I33PC
Compiling module xil_defaultlib.m10_couplers_imp_19X4T23
Compiling module xil_defaultlib.m11_couplers_imp_VQK2TF
Compiling module xil_defaultlib.m12_couplers_imp_1M1O82Y
Compiling module xil_defaultlib.m13_couplers_imp_1WAWMQ
Compiling module xil_defaultlib.m14_couplers_imp_LC73EH
Compiling module xil_defaultlib.m15_couplers_imp_170NVS1
Compiling module xil_defaultlib.m16_couplers_imp_FMYJNS
Compiling module xil_defaultlib.m17_couplers_imp_1UIQLOW
Compiling module xil_defaultlib.m18_couplers_imp_1BRCO7Y
Compiling module xil_defaultlib.m19_couplers_imp_YC8TS6
Compiling module xil_defaultlib.m20_couplers_imp_2THYA9
Compiling module xil_defaultlib.m21_couplers_imp_1PJGJ9L
Compiling module xil_defaultlib.m22_couplers_imp_Z4PS0W
Compiling module xil_defaultlib.m23_couplers_imp_1B12VSO
Compiling module xil_defaultlib.m24_couplers_imp_1R1ZHO3
Compiling module xil_defaultlib.s00_couplers_imp_OMZ0N5
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar_sa...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.PL_NN_sim_tier2_xbar_0_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar_sa...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.PL_NN_sim_tier2_xbar_1_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar_sa...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.PL_NN_sim_tier2_xbar_2_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar_sa...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.PL_NN_sim_tier2_xbar_3_0
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar_sa...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.PL_NN_sim_xbar_0
Compiling module xil_defaultlib.PL_NN_sim_axi_interconnect_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_broadcaster_v1_1_19.axis_broadcaster_v1_1_19_core(C_...
Compiling module xil_defaultlib.tdata_PL_NN_sim_axis_broadcaster...
Compiling module xil_defaultlib.tuser_PL_NN_sim_axis_broadcaster...
Compiling module xil_defaultlib.top_PL_NN_sim_axis_broadcaster_0...
Compiling module xil_defaultlib.PL_NN_sim_axis_broadcaster_0_0
Compiling module xil_defaultlib.tdata_PL_NN_sim_axis_broadcaster...
Compiling module xil_defaultlib.tuser_PL_NN_sim_axis_broadcaster...
Compiling module xil_defaultlib.top_PL_NN_sim_axis_broadcaster_1...
Compiling module xil_defaultlib.PL_NN_sim_axis_broadcaster_1_0
Compiling module xil_defaultlib.hardmax
Compiling module xil_defaultlib.PL_NN_sim_hardmax_0_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.axi_lite [\axi_lite(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.dual_port_AXI_Native_bram
Compiling module xil_defaultlib.image_loader_module
Compiling module xil_defaultlib.PL_NN_sim_image_loader_module_0_...
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.perceptron
Compiling module xil_defaultlib.PL_NN_sim_perceptron_0_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_1_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_18_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_19_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_2_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_20_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_21_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_22_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_23_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_24_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_25_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_26_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_27_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_3_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_4_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_5_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_6_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_7_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_8_0
Compiling module xil_defaultlib.PL_NN_sim_perceptron_9_0
Compiling module xil_defaultlib.PL_NN_sim
Compiling module xil_defaultlib.PL_NN_sim_wrapper
Compiling module xil_defaultlib.PL_NN_sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PL_NN_sim_tb_behav
