

================================================================
== Vivado HLS Report for 'shuffle_48_l_p'
================================================================
* Date:           Fri Dec 21 19:48:09 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.46|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  22177|  31777|  22177|  31777|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+-----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+-----------+-----------+-----------+------+----------+
        |- Loop 1         |  22176|  31776| 231 ~ 331 |          -|          -|    96|    no    |
        | + Loop 1.1      |    220|    320|  22 ~ 32  |          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |     20|     30|   2 ~ 3   |          -|          -|    10|    no    |
        +-----------------+-------+-------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     370|    223|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     232|     79|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     92|
|Register         |        -|      -|     118|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     720|    394|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +---------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_Ee0_U431  |ShuffleNetV2_mux_Ee0  |        0|      0|  150|  45|
    |ShuffleNetV2_uremDeQ_U430  |ShuffleNetV2_uremDeQ  |        0|      0|   82|  34|
    +---------------------------+----------------------+---------+-------+-----+----+
    |Total                      |                      |        0|      0|  232|  79|
    +---------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |mul_fu_506_p2        |     *    |      0|   0|  55|           6|           7|
    |co_29_fu_480_p2      |     +    |      0|  26|  12|           1|           7|
    |h_29_fu_646_p2       |     +    |      0|  17|   9|           1|           4|
    |tmp_521_fu_468_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_524_fu_556_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_525_fu_570_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_526_fu_599_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_527_fu_605_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_528_fu_634_p2    |     +    |      0|  32|  14|           9|           9|
    |tmp_529_fu_660_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_530_fu_670_p2    |     +    |      0|  32|  14|           9|           9|
    |w_39_fu_709_p2       |     +    |      0|  17|   9|           4|           1|
    |exitcond2_fu_640_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond3_fu_474_p2  |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_703_p2   |   icmp   |      0|   0|   2|           4|           4|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 370| 223|         117|         124|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  65|         16|    1|         16|
    |co_reg_407  |   9|          2|    7|         14|
    |h_reg_418   |   9|          2|    4|          8|
    |w_reg_429   |   9|          2|    4|          8|
    +------------+----+-----------+-----+-----------+
    |Total       |  92|         22|   16|         46|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  15|   0|   15|          0|
    |arrayNo_cast_reg_796   |   6|   0|    8|          2|
    |co_29_reg_780          |   7|   0|    7|          0|
    |co_reg_407             |   7|   0|    7|          0|
    |h_29_reg_819           |   4|   0|    4|          0|
    |h_reg_418              |   4|   0|    4|          0|
    |output_V_addr_reg_824  |  14|   0|   14|          0|
    |tmp_2051_reg_768       |   1|   0|    1|          0|
    |tmp_2052_reg_790       |   3|   0|    3|          0|
    |tmp_521_reg_772        |  10|   0|   11|          1|
    |tmp_524_reg_801        |   9|   0|   10|          1|
    |tmp_526_reg_806        |  14|   0|   15|          1|
    |tmp_528_reg_811        |   8|   0|    9|          1|
    |tmp_reg_957            |   8|   0|    8|          0|
    |w_39_reg_952           |   4|   0|    4|          0|
    |w_reg_429              |   4|   0|    4|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 118|   0|  124|          6|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |      shuffle_48_l_p     | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |      shuffle_48_l_p     | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |      shuffle_48_l_p     | return value |
|ap_done                           | out |    1| ap_ctrl_hs |      shuffle_48_l_p     | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |      shuffle_48_l_p     | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |      shuffle_48_l_p     | return value |
|output_V_address0                 | out |   14|  ap_memory |         output_V        |     array    |
|output_V_ce0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_we0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_d0                       | out |    8|  ap_memory |         output_V        |     array    |
|buffer1_1_48_8x8_p_V_24_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_24 |     array    |
|buffer1_1_48_8x8_p_V_24_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_24 |     array    |
|buffer1_1_48_8x8_p_V_24_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_24 |     array    |
|buffer1_1_48_8x8_p_V_1_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_1_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_1_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_2_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_2_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_2_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_3_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_3_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_3_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_4_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_4_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_4_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_5_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_5_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_5_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_6_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_6_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_6_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_7_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_7 |     array    |
|buffer1_1_48_8x8_p_V_7_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_7 |     array    |
|buffer1_1_48_8x8_p_V_7_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_7 |     array    |
|buffer1_1_48_8x8_p_V_8_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_8_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_8_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_9_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_9 |     array    |
|buffer1_1_48_8x8_p_V_9_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_9 |     array    |
|buffer1_1_48_8x8_p_V_9_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_9 |     array    |
|buffer1_1_48_8x8_p_V_10_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_10 |     array    |
|buffer1_1_48_8x8_p_V_10_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_10 |     array    |
|buffer1_1_48_8x8_p_V_10_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_10 |     array    |
|buffer1_1_48_8x8_p_V_11_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_11 |     array    |
|buffer1_1_48_8x8_p_V_11_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_11 |     array    |
|buffer1_1_48_8x8_p_V_11_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_11 |     array    |
|buffer1_1_48_8x8_p_V_12_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_12 |     array    |
|buffer1_1_48_8x8_p_V_12_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_12 |     array    |
|buffer1_1_48_8x8_p_V_12_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_12 |     array    |
|buffer1_1_48_8x8_p_V_13_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_13 |     array    |
|buffer1_1_48_8x8_p_V_13_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_13 |     array    |
|buffer1_1_48_8x8_p_V_13_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_13 |     array    |
|buffer1_1_48_8x8_p_V_14_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_14 |     array    |
|buffer1_1_48_8x8_p_V_14_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_14 |     array    |
|buffer1_1_48_8x8_p_V_14_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_14 |     array    |
|buffer1_1_48_8x8_p_V_15_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_15 |     array    |
|buffer1_1_48_8x8_p_V_15_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_15 |     array    |
|buffer1_1_48_8x8_p_V_15_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_15 |     array    |
|buffer1_1_48_8x8_p_V_16_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_16 |     array    |
|buffer1_1_48_8x8_p_V_16_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_16 |     array    |
|buffer1_1_48_8x8_p_V_16_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_16 |     array    |
|buffer1_1_48_8x8_p_V_17_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_17 |     array    |
|buffer1_1_48_8x8_p_V_17_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_17 |     array    |
|buffer1_1_48_8x8_p_V_17_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_17 |     array    |
|buffer1_1_48_8x8_p_V_18_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_18 |     array    |
|buffer1_1_48_8x8_p_V_18_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_18 |     array    |
|buffer1_1_48_8x8_p_V_18_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_18 |     array    |
|buffer1_1_48_8x8_p_V_19_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_19 |     array    |
|buffer1_1_48_8x8_p_V_19_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_19 |     array    |
|buffer1_1_48_8x8_p_V_19_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_19 |     array    |
|buffer1_1_48_8x8_p_V_20_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_20 |     array    |
|buffer1_1_48_8x8_p_V_20_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_20 |     array    |
|buffer1_1_48_8x8_p_V_20_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_20 |     array    |
|buffer1_1_48_8x8_p_V_21_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_21 |     array    |
|buffer1_1_48_8x8_p_V_21_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_21 |     array    |
|buffer1_1_48_8x8_p_V_21_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_21 |     array    |
|buffer1_1_48_8x8_p_V_22_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_22 |     array    |
|buffer1_1_48_8x8_p_V_22_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_22 |     array    |
|buffer1_1_48_8x8_p_V_22_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_22 |     array    |
|buffer1_1_48_8x8_p_V_23_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_23 |     array    |
|buffer1_1_48_8x8_p_V_23_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_23 |     array    |
|buffer1_1_48_8x8_p_V_23_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_23 |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / (!exitcond2)
	2  / (exitcond2)
13 --> 
	14  / (!exitcond & !tmp_2051)
	15  / (!exitcond & tmp_2051)
	12  / (exitcond)
14 --> 
	15  / true
15 --> 
	13  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_16 (26)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:854
:0  br label %.loopexit


 <State 2>: 6.43ns
ST_2: co (28)  [1/1] 0.00ns
.loopexit:0  %co = phi i7 [ 0, %0 ], [ %co_29, %.loopexit.loopexit ]

ST_2: tmp_2051 (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:854
.loopexit:1  %tmp_2051 = trunc i7 %co to i1

ST_2: tmp_s (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:854
.loopexit:2  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl_cast (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:854
.loopexit:3  %p_shl_cast = zext i10 %tmp_s to i11

ST_2: tmp_520 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:854
.loopexit:4  %tmp_520 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl1_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.loopexit:5  %p_shl1_cast = zext i8 %tmp_520 to i11

ST_2: tmp_521 (34)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:857
.loopexit:6  %tmp_521 = add i11 %p_shl_cast, %p_shl1_cast

ST_2: exitcond3 (35)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:854
.loopexit:7  %exitcond3 = icmp eq i7 %co, -32

ST_2: empty (36)  [1/1] 0.00ns
.loopexit:8  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_29 (37)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:854
.loopexit:9  %co_29 = add i7 1, %co

ST_2: StgValue_27 (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:854
.loopexit:10  br i1 %exitcond3, label %3, label %.preheader4.preheader

ST_2: p_lshr_f_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:0  %p_lshr_f_cast = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %co, i32 1, i32 6)

ST_2: arrayNo (41)  [10/10] 3.18ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:1  %arrayNo = urem i6 %p_lshr_f_cast, 24

ST_2: zext_cast (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:3  %zext_cast = zext i6 %p_lshr_f_cast to i14

ST_2: mul (44)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:4  %mul = mul i14 %zext_cast, 86

ST_2: tmp_2052 (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:5  %tmp_2052 = call i3 @_ssdm_op_PartSelect.i3.i14.i32.i32(i14 %mul, i32 11, i32 13)

ST_2: StgValue_33 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:862
:0  ret void


 <State 3>: 3.18ns
ST_3: arrayNo (41)  [9/10] 3.18ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:1  %arrayNo = urem i6 %p_lshr_f_cast, 24


 <State 4>: 3.18ns
ST_4: arrayNo (41)  [8/10] 3.18ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:1  %arrayNo = urem i6 %p_lshr_f_cast, 24


 <State 5>: 3.18ns
ST_5: arrayNo (41)  [7/10] 3.18ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:1  %arrayNo = urem i6 %p_lshr_f_cast, 24


 <State 6>: 3.18ns
ST_6: arrayNo (41)  [6/10] 3.18ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:1  %arrayNo = urem i6 %p_lshr_f_cast, 24


 <State 7>: 3.18ns
ST_7: arrayNo (41)  [5/10] 3.18ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:1  %arrayNo = urem i6 %p_lshr_f_cast, 24


 <State 8>: 3.18ns
ST_8: arrayNo (41)  [4/10] 3.18ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:1  %arrayNo = urem i6 %p_lshr_f_cast, 24


 <State 9>: 3.18ns
ST_9: arrayNo (41)  [3/10] 3.18ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:1  %arrayNo = urem i6 %p_lshr_f_cast, 24


 <State 10>: 3.18ns
ST_10: arrayNo (41)  [2/10] 3.18ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:1  %arrayNo = urem i6 %p_lshr_f_cast, 24


 <State 11>: 3.18ns
ST_11: arrayNo (41)  [1/10] 3.18ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:1  %arrayNo = urem i6 %p_lshr_f_cast, 24

ST_11: arrayNo_cast (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:2  %arrayNo_cast = zext i6 %arrayNo to i8

ST_11: tmp_2053 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:6  %tmp_2053 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_2052, i3 0)

ST_11: tmp_522 (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:7  %tmp_522 = sext i6 %tmp_2053 to i9

ST_11: p_shl2_cast (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:8  %p_shl2_cast = zext i9 %tmp_522 to i10

ST_11: tmp_2054 (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:9  %tmp_2054 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_2052, i1 false)

ST_11: tmp_523 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:10  %tmp_523 = sext i4 %tmp_2054 to i7

ST_11: p_shl3_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:11  %p_shl3_cast = zext i7 %tmp_523 to i10

ST_11: tmp_524 (52)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4.preheader:12  %tmp_524 = add i10 %p_shl3_cast, %p_shl2_cast

ST_11: StgValue_51 (53)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:855
.preheader4.preheader:13  br label %.preheader4


 <State 12>: 4.67ns
ST_12: h (55)  [1/1] 0.00ns
.preheader4:0  %h = phi i4 [ 0, %.preheader4.preheader ], [ %h_29, %.preheader4.loopexit ]

ST_12: h_cast2_cast9 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4:1  %h_cast2_cast9 = zext i4 %h to i10

ST_12: h_cast2_cast (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4:2  %h_cast2_cast = zext i4 %h to i11

ST_12: tmp_525 (58)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4:3  %tmp_525 = add i11 %tmp_521, %h_cast2_cast

ST_12: tmp_2055 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4:4  %tmp_2055 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_525, i3 0)

ST_12: p_shl6_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4:5  %p_shl6_cast = zext i14 %tmp_2055 to i15

ST_12: tmp_2056 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4:6  %tmp_2056 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_525, i1 false)

ST_12: p_shl7_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4:7  %p_shl7_cast = zext i12 %tmp_2056 to i15

ST_12: tmp_526 (63)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4:8  %tmp_526 = add i15 %p_shl7_cast, %p_shl6_cast

ST_12: tmp_527 (64)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4:9  %tmp_527 = add i10 %tmp_524, %h_cast2_cast9

ST_12: tmp_2057 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4:10  %tmp_2057 = trunc i10 %tmp_527 to i6

ST_12: p_shl4_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4:11  %p_shl4_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_2057, i3 0)

ST_12: tmp_2058 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4:12  %tmp_2058 = trunc i10 %tmp_527 to i8

ST_12: p_shl5_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4:13  %p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_2058, i1 false)

ST_12: tmp_528 (69)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader4:14  %tmp_528 = add i9 %p_shl5_cast, %p_shl4_cast

ST_12: exitcond2 (70)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:855
.preheader4:15  %exitcond2 = icmp eq i4 %h, -6

ST_12: empty_463 (71)  [1/1] 0.00ns
.preheader4:16  %empty_463 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_12: h_29 (72)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:855
.preheader4:17  %h_29 = add i4 1, %h

ST_12: StgValue_70 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:855
.preheader4:18  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

ST_12: StgValue_71 (75)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader.preheader:0  br label %.preheader

ST_12: StgValue_72 (148)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 13>: 5.58ns
ST_13: w (77)  [1/1] 0.00ns
.preheader:0  %w = phi i4 [ %w_39, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_13: w_cast1_cast8 (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:1  %w_cast1_cast8 = zext i4 %w to i9

ST_13: w_cast1_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:2  %w_cast1_cast = zext i4 %w to i15

ST_13: tmp_529 (80)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:3  %tmp_529 = add i15 %tmp_526, %w_cast1_cast

ST_13: tmp_627_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:4  %tmp_627_cast = zext i15 %tmp_529 to i32

ST_13: output_V_addr (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:5  %output_V_addr = getelementptr [9600 x i8]* %output_V, i32 0, i32 %tmp_627_cast

ST_13: tmp_530 (83)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:6  %tmp_530 = add i9 %tmp_528, %w_cast1_cast8

ST_13: tmp_628_cast (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:7  %tmp_628_cast = zext i9 %tmp_530 to i32

ST_13: buffer1_1_48_8x8_p_V (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:8  %buffer1_1_48_8x8_p_V = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_20, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_309 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:9  %buffer1_1_48_8x8_p_V_309 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_21, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_310 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:10  %buffer1_1_48_8x8_p_V_310 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_1, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_311 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:11  %buffer1_1_48_8x8_p_V_311 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_7, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_312 (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:12  %buffer1_1_48_8x8_p_V_312 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_16, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_313 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:13  %buffer1_1_48_8x8_p_V_313 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_3, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_314 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:14  %buffer1_1_48_8x8_p_V_314 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_10, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_315 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:15  %buffer1_1_48_8x8_p_V_315 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_11, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_316 (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:16  %buffer1_1_48_8x8_p_V_316 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_22, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_317 (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:17  %buffer1_1_48_8x8_p_V_317 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_23, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_318 (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:18  %buffer1_1_48_8x8_p_V_318 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_15, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_319 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:19  %buffer1_1_48_8x8_p_V_319 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_13, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_320 (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:20  %buffer1_1_48_8x8_p_V_320 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_24, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_321 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:21  %buffer1_1_48_8x8_p_V_321 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_9, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_322 (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:22  %buffer1_1_48_8x8_p_V_322 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_5, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_323 (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:23  %buffer1_1_48_8x8_p_V_323 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_2, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_324 (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:24  %buffer1_1_48_8x8_p_V_324 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_19, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_325 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:25  %buffer1_1_48_8x8_p_V_325 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_8, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_326 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:26  %buffer1_1_48_8x8_p_V_326 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_14, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_327 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:27  %buffer1_1_48_8x8_p_V_327 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_12, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_328 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:28  %buffer1_1_48_8x8_p_V_328 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_4, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_329 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:29  %buffer1_1_48_8x8_p_V_329 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_17, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_330 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:30  %buffer1_1_48_8x8_p_V_330 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_6, i32 0, i32 %tmp_628_cast

ST_13: buffer1_1_48_8x8_p_V_331 (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader:31  %buffer1_1_48_8x8_p_V_331 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_18, i32 0, i32 %tmp_628_cast

ST_13: exitcond (109)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:856
.preheader:32  %exitcond = icmp eq i4 %w, -6

ST_13: empty_464 (110)  [1/1] 0.00ns
.preheader:33  %empty_464 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_13: w_39 (111)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:856
.preheader:34  %w_39 = add i4 %w, 1

ST_13: StgValue_108 (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:856
.preheader:35  br i1 %exitcond, label %.preheader4.loopexit, label %1

ST_13: StgValue_109 (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
:0  br i1 %tmp_2051, label %._crit_edge, label %2

ST_13: buffer1_1_48_8x8_p_V_332 (116)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:0  %buffer1_1_48_8x8_p_V_332 = load i8* %buffer1_1_48_8x8_p_V_320, align 1

ST_13: buffer1_1_48_8x8_p_V_333 (117)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:1  %buffer1_1_48_8x8_p_V_333 = load i8* %buffer1_1_48_8x8_p_V_310, align 1

ST_13: buffer1_1_48_8x8_p_V_334 (118)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:2  %buffer1_1_48_8x8_p_V_334 = load i8* %buffer1_1_48_8x8_p_V_323, align 1

ST_13: buffer1_1_48_8x8_p_V_335 (119)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:3  %buffer1_1_48_8x8_p_V_335 = load i8* %buffer1_1_48_8x8_p_V_313, align 1

ST_13: buffer1_1_48_8x8_p_V_336 (120)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:4  %buffer1_1_48_8x8_p_V_336 = load i8* %buffer1_1_48_8x8_p_V_328, align 1

ST_13: buffer1_1_48_8x8_p_V_337 (121)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:5  %buffer1_1_48_8x8_p_V_337 = load i8* %buffer1_1_48_8x8_p_V_322, align 1

ST_13: buffer1_1_48_8x8_p_V_338 (122)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:6  %buffer1_1_48_8x8_p_V_338 = load i8* %buffer1_1_48_8x8_p_V_330, align 1

ST_13: buffer1_1_48_8x8_p_V_339 (123)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:7  %buffer1_1_48_8x8_p_V_339 = load i8* %buffer1_1_48_8x8_p_V_311, align 1

ST_13: buffer1_1_48_8x8_p_V_340 (124)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:8  %buffer1_1_48_8x8_p_V_340 = load i8* %buffer1_1_48_8x8_p_V_325, align 1

ST_13: buffer1_1_48_8x8_p_V_341 (125)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:9  %buffer1_1_48_8x8_p_V_341 = load i8* %buffer1_1_48_8x8_p_V_321, align 1

ST_13: buffer1_1_48_8x8_p_V_342 (126)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:10  %buffer1_1_48_8x8_p_V_342 = load i8* %buffer1_1_48_8x8_p_V_314, align 1

ST_13: buffer1_1_48_8x8_p_V_343 (127)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:11  %buffer1_1_48_8x8_p_V_343 = load i8* %buffer1_1_48_8x8_p_V_315, align 1

ST_13: buffer1_1_48_8x8_p_V_344 (128)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:12  %buffer1_1_48_8x8_p_V_344 = load i8* %buffer1_1_48_8x8_p_V_327, align 1

ST_13: buffer1_1_48_8x8_p_V_345 (129)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:13  %buffer1_1_48_8x8_p_V_345 = load i8* %buffer1_1_48_8x8_p_V_319, align 1

ST_13: buffer1_1_48_8x8_p_V_346 (130)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:14  %buffer1_1_48_8x8_p_V_346 = load i8* %buffer1_1_48_8x8_p_V_326, align 1

ST_13: buffer1_1_48_8x8_p_V_347 (131)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:15  %buffer1_1_48_8x8_p_V_347 = load i8* %buffer1_1_48_8x8_p_V_318, align 1

ST_13: buffer1_1_48_8x8_p_V_348 (132)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:16  %buffer1_1_48_8x8_p_V_348 = load i8* %buffer1_1_48_8x8_p_V_312, align 1

ST_13: buffer1_1_48_8x8_p_V_349 (133)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:17  %buffer1_1_48_8x8_p_V_349 = load i8* %buffer1_1_48_8x8_p_V_329, align 1

ST_13: buffer1_1_48_8x8_p_V_350 (134)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:18  %buffer1_1_48_8x8_p_V_350 = load i8* %buffer1_1_48_8x8_p_V_331, align 1

ST_13: buffer1_1_48_8x8_p_V_351 (135)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:19  %buffer1_1_48_8x8_p_V_351 = load i8* %buffer1_1_48_8x8_p_V_324, align 1

ST_13: buffer1_1_48_8x8_p_V_352 (136)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:20  %buffer1_1_48_8x8_p_V_352 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_13: buffer1_1_48_8x8_p_V_353 (137)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:21  %buffer1_1_48_8x8_p_V_353 = load i8* %buffer1_1_48_8x8_p_V_309, align 1

ST_13: buffer1_1_48_8x8_p_V_354 (138)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:22  %buffer1_1_48_8x8_p_V_354 = load i8* %buffer1_1_48_8x8_p_V_316, align 1

ST_13: buffer1_1_48_8x8_p_V_355 (139)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:23  %buffer1_1_48_8x8_p_V_355 = load i8* %buffer1_1_48_8x8_p_V_317, align 1

ST_13: StgValue_134 (146)  [1/1] 0.00ns
.preheader4.loopexit:0  br label %.preheader4


 <State 14>: 6.46ns
ST_14: buffer1_1_48_8x8_p_V_332 (116)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:0  %buffer1_1_48_8x8_p_V_332 = load i8* %buffer1_1_48_8x8_p_V_320, align 1

ST_14: buffer1_1_48_8x8_p_V_333 (117)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:1  %buffer1_1_48_8x8_p_V_333 = load i8* %buffer1_1_48_8x8_p_V_310, align 1

ST_14: buffer1_1_48_8x8_p_V_334 (118)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:2  %buffer1_1_48_8x8_p_V_334 = load i8* %buffer1_1_48_8x8_p_V_323, align 1

ST_14: buffer1_1_48_8x8_p_V_335 (119)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:3  %buffer1_1_48_8x8_p_V_335 = load i8* %buffer1_1_48_8x8_p_V_313, align 1

ST_14: buffer1_1_48_8x8_p_V_336 (120)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:4  %buffer1_1_48_8x8_p_V_336 = load i8* %buffer1_1_48_8x8_p_V_328, align 1

ST_14: buffer1_1_48_8x8_p_V_337 (121)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:5  %buffer1_1_48_8x8_p_V_337 = load i8* %buffer1_1_48_8x8_p_V_322, align 1

ST_14: buffer1_1_48_8x8_p_V_338 (122)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:6  %buffer1_1_48_8x8_p_V_338 = load i8* %buffer1_1_48_8x8_p_V_330, align 1

ST_14: buffer1_1_48_8x8_p_V_339 (123)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:7  %buffer1_1_48_8x8_p_V_339 = load i8* %buffer1_1_48_8x8_p_V_311, align 1

ST_14: buffer1_1_48_8x8_p_V_340 (124)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:8  %buffer1_1_48_8x8_p_V_340 = load i8* %buffer1_1_48_8x8_p_V_325, align 1

ST_14: buffer1_1_48_8x8_p_V_341 (125)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:9  %buffer1_1_48_8x8_p_V_341 = load i8* %buffer1_1_48_8x8_p_V_321, align 1

ST_14: buffer1_1_48_8x8_p_V_342 (126)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:10  %buffer1_1_48_8x8_p_V_342 = load i8* %buffer1_1_48_8x8_p_V_314, align 1

ST_14: buffer1_1_48_8x8_p_V_343 (127)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:11  %buffer1_1_48_8x8_p_V_343 = load i8* %buffer1_1_48_8x8_p_V_315, align 1

ST_14: buffer1_1_48_8x8_p_V_344 (128)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:12  %buffer1_1_48_8x8_p_V_344 = load i8* %buffer1_1_48_8x8_p_V_327, align 1

ST_14: buffer1_1_48_8x8_p_V_345 (129)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:13  %buffer1_1_48_8x8_p_V_345 = load i8* %buffer1_1_48_8x8_p_V_319, align 1

ST_14: buffer1_1_48_8x8_p_V_346 (130)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:14  %buffer1_1_48_8x8_p_V_346 = load i8* %buffer1_1_48_8x8_p_V_326, align 1

ST_14: buffer1_1_48_8x8_p_V_347 (131)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:15  %buffer1_1_48_8x8_p_V_347 = load i8* %buffer1_1_48_8x8_p_V_318, align 1

ST_14: buffer1_1_48_8x8_p_V_348 (132)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:16  %buffer1_1_48_8x8_p_V_348 = load i8* %buffer1_1_48_8x8_p_V_312, align 1

ST_14: buffer1_1_48_8x8_p_V_349 (133)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:17  %buffer1_1_48_8x8_p_V_349 = load i8* %buffer1_1_48_8x8_p_V_329, align 1

ST_14: buffer1_1_48_8x8_p_V_350 (134)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:18  %buffer1_1_48_8x8_p_V_350 = load i8* %buffer1_1_48_8x8_p_V_331, align 1

ST_14: buffer1_1_48_8x8_p_V_351 (135)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:19  %buffer1_1_48_8x8_p_V_351 = load i8* %buffer1_1_48_8x8_p_V_324, align 1

ST_14: buffer1_1_48_8x8_p_V_352 (136)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:20  %buffer1_1_48_8x8_p_V_352 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_14: buffer1_1_48_8x8_p_V_353 (137)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:21  %buffer1_1_48_8x8_p_V_353 = load i8* %buffer1_1_48_8x8_p_V_309, align 1

ST_14: buffer1_1_48_8x8_p_V_354 (138)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:22  %buffer1_1_48_8x8_p_V_354 = load i8* %buffer1_1_48_8x8_p_V_316, align 1

ST_14: buffer1_1_48_8x8_p_V_355 (139)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:23  %buffer1_1_48_8x8_p_V_355 = load i8* %buffer1_1_48_8x8_p_V_317, align 1

ST_14: tmp (140)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:857
:24  %tmp = call i8 @_ssdm_op_Mux.ap_auto.24i8.i8(i8 %buffer1_1_48_8x8_p_V_332, i8 %buffer1_1_48_8x8_p_V_333, i8 %buffer1_1_48_8x8_p_V_334, i8 %buffer1_1_48_8x8_p_V_335, i8 %buffer1_1_48_8x8_p_V_336, i8 %buffer1_1_48_8x8_p_V_337, i8 %buffer1_1_48_8x8_p_V_338, i8 %buffer1_1_48_8x8_p_V_339, i8 %buffer1_1_48_8x8_p_V_340, i8 %buffer1_1_48_8x8_p_V_341, i8 %buffer1_1_48_8x8_p_V_342, i8 %buffer1_1_48_8x8_p_V_343, i8 %buffer1_1_48_8x8_p_V_344, i8 %buffer1_1_48_8x8_p_V_345, i8 %buffer1_1_48_8x8_p_V_346, i8 %buffer1_1_48_8x8_p_V_347, i8 %buffer1_1_48_8x8_p_V_348, i8 %buffer1_1_48_8x8_p_V_349, i8 %buffer1_1_48_8x8_p_V_350, i8 %buffer1_1_48_8x8_p_V_351, i8 %buffer1_1_48_8x8_p_V_352, i8 %buffer1_1_48_8x8_p_V_353, i8 %buffer1_1_48_8x8_p_V_354, i8 %buffer1_1_48_8x8_p_V_355, i8 %arrayNo_cast)


 <State 15>: 3.25ns
ST_15: StgValue_160 (141)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:857
:25  store i8 %tmp, i8* %output_V_addr, align 1

ST_15: StgValue_161 (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:857
:26  br label %._crit_edge

ST_15: StgValue_162 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:856
._crit_edge:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16              (br               ) [ 0111111111111111]
co                       (phi              ) [ 0010000000000000]
tmp_2051                 (trunc            ) [ 0001111111111111]
tmp_s                    (bitconcatenate   ) [ 0000000000000000]
p_shl_cast               (zext             ) [ 0000000000000000]
tmp_520                  (bitconcatenate   ) [ 0000000000000000]
p_shl1_cast              (zext             ) [ 0000000000000000]
tmp_521                  (add              ) [ 0001111111111111]
exitcond3                (icmp             ) [ 0011111111111111]
empty                    (speclooptripcount) [ 0000000000000000]
co_29                    (add              ) [ 0111111111111111]
StgValue_27              (br               ) [ 0000000000000000]
p_lshr_f_cast            (partselect       ) [ 0001111111110000]
zext_cast                (zext             ) [ 0000000000000000]
mul                      (mul              ) [ 0000000000000000]
tmp_2052                 (partselect       ) [ 0001111111110000]
StgValue_33              (ret              ) [ 0000000000000000]
arrayNo                  (urem             ) [ 0000000000000000]
arrayNo_cast             (zext             ) [ 0000000000001111]
tmp_2053                 (bitconcatenate   ) [ 0000000000000000]
tmp_522                  (sext             ) [ 0000000000000000]
p_shl2_cast              (zext             ) [ 0000000000000000]
tmp_2054                 (bitconcatenate   ) [ 0000000000000000]
tmp_523                  (sext             ) [ 0000000000000000]
p_shl3_cast              (zext             ) [ 0000000000000000]
tmp_524                  (add              ) [ 0000000000001111]
StgValue_51              (br               ) [ 0011111111111111]
h                        (phi              ) [ 0000000000001000]
h_cast2_cast9            (zext             ) [ 0000000000000000]
h_cast2_cast             (zext             ) [ 0000000000000000]
tmp_525                  (add              ) [ 0000000000000000]
tmp_2055                 (bitconcatenate   ) [ 0000000000000000]
p_shl6_cast              (zext             ) [ 0000000000000000]
tmp_2056                 (bitconcatenate   ) [ 0000000000000000]
p_shl7_cast              (zext             ) [ 0000000000000000]
tmp_526                  (add              ) [ 0000000000000111]
tmp_527                  (add              ) [ 0000000000000000]
tmp_2057                 (trunc            ) [ 0000000000000000]
p_shl4_cast              (bitconcatenate   ) [ 0000000000000000]
tmp_2058                 (trunc            ) [ 0000000000000000]
p_shl5_cast              (bitconcatenate   ) [ 0000000000000000]
tmp_528                  (add              ) [ 0000000000000111]
exitcond2                (icmp             ) [ 0011111111111111]
empty_463                (speclooptripcount) [ 0000000000000000]
h_29                     (add              ) [ 0011111111111111]
StgValue_70              (br               ) [ 0000000000000000]
StgValue_71              (br               ) [ 0011111111111111]
StgValue_72              (br               ) [ 0111111111111111]
w                        (phi              ) [ 0000000000000100]
w_cast1_cast8            (zext             ) [ 0000000000000000]
w_cast1_cast             (zext             ) [ 0000000000000000]
tmp_529                  (add              ) [ 0000000000000000]
tmp_627_cast             (zext             ) [ 0000000000000000]
output_V_addr            (getelementptr    ) [ 0000000000000011]
tmp_530                  (add              ) [ 0000000000000000]
tmp_628_cast             (zext             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V     (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_309 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_310 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_311 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_312 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_313 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_314 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_315 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_316 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_317 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_318 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_319 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_320 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_321 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_322 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_323 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_324 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_325 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_326 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_327 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_328 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_329 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_330 (getelementptr    ) [ 0000000000000010]
buffer1_1_48_8x8_p_V_331 (getelementptr    ) [ 0000000000000010]
exitcond                 (icmp             ) [ 0011111111111111]
empty_464                (speclooptripcount) [ 0000000000000000]
w_39                     (add              ) [ 0011111111111111]
StgValue_108             (br               ) [ 0000000000000000]
StgValue_109             (br               ) [ 0000000000000000]
StgValue_134             (br               ) [ 0011111111111111]
buffer1_1_48_8x8_p_V_332 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_333 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_334 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_335 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_336 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_337 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_338 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_339 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_340 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_341 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_342 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_343 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_344 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_345 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_346 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_347 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_348 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_349 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_350 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_351 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_352 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_353 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_354 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_355 (load             ) [ 0000000000000000]
tmp                      (mux              ) [ 0011111111111101]
StgValue_160             (store            ) [ 0000000000000000]
StgValue_161             (br               ) [ 0000000000000000]
StgValue_162             (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer1_1_48_8x8_p_V_24">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer1_1_48_8x8_p_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer1_1_48_8x8_p_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_1_48_8x8_p_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer1_1_48_8x8_p_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer1_1_48_8x8_p_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer1_1_48_8x8_p_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer1_1_48_8x8_p_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer1_1_48_8x8_p_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buffer1_1_48_8x8_p_V_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buffer1_1_48_8x8_p_V_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buffer1_1_48_8x8_p_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buffer1_1_48_8x8_p_V_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buffer1_1_48_8x8_p_V_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buffer1_1_48_8x8_p_V_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="buffer1_1_48_8x8_p_V_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="buffer1_1_48_8x8_p_V_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="buffer1_1_48_8x8_p_V_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="buffer1_1_48_8x8_p_V_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="buffer1_1_48_8x8_p_V_19">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="buffer1_1_48_8x8_p_V_20">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="buffer1_1_48_8x8_p_V_21">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="buffer1_1_48_8x8_p_V_22">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="buffer1_1_48_8x8_p_V_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.24i8.i8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="output_V_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="15" slack="0"/>
<pin id="112" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/13 "/>
</bind>
</comp>

<comp id="115" class="1004" name="buffer1_1_48_8x8_p_V_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="9" slack="0"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V/13 "/>
</bind>
</comp>

<comp id="122" class="1004" name="buffer1_1_48_8x8_p_V_309_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="9" slack="0"/>
<pin id="126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_309/13 "/>
</bind>
</comp>

<comp id="129" class="1004" name="buffer1_1_48_8x8_p_V_310_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="9" slack="0"/>
<pin id="133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_310/13 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buffer1_1_48_8x8_p_V_311_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_311/13 "/>
</bind>
</comp>

<comp id="143" class="1004" name="buffer1_1_48_8x8_p_V_312_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="9" slack="0"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_312/13 "/>
</bind>
</comp>

<comp id="150" class="1004" name="buffer1_1_48_8x8_p_V_313_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_313/13 "/>
</bind>
</comp>

<comp id="157" class="1004" name="buffer1_1_48_8x8_p_V_314_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="9" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_314/13 "/>
</bind>
</comp>

<comp id="164" class="1004" name="buffer1_1_48_8x8_p_V_315_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="9" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_315/13 "/>
</bind>
</comp>

<comp id="171" class="1004" name="buffer1_1_48_8x8_p_V_316_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="9" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_316/13 "/>
</bind>
</comp>

<comp id="178" class="1004" name="buffer1_1_48_8x8_p_V_317_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="9" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_317/13 "/>
</bind>
</comp>

<comp id="185" class="1004" name="buffer1_1_48_8x8_p_V_318_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="9" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_318/13 "/>
</bind>
</comp>

<comp id="192" class="1004" name="buffer1_1_48_8x8_p_V_319_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="9" slack="0"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_319/13 "/>
</bind>
</comp>

<comp id="199" class="1004" name="buffer1_1_48_8x8_p_V_320_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="9" slack="0"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_320/13 "/>
</bind>
</comp>

<comp id="206" class="1004" name="buffer1_1_48_8x8_p_V_321_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="9" slack="0"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_321/13 "/>
</bind>
</comp>

<comp id="213" class="1004" name="buffer1_1_48_8x8_p_V_322_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="9" slack="0"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_322/13 "/>
</bind>
</comp>

<comp id="220" class="1004" name="buffer1_1_48_8x8_p_V_323_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="9" slack="0"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_323/13 "/>
</bind>
</comp>

<comp id="227" class="1004" name="buffer1_1_48_8x8_p_V_324_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="9" slack="0"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_324/13 "/>
</bind>
</comp>

<comp id="234" class="1004" name="buffer1_1_48_8x8_p_V_325_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="9" slack="0"/>
<pin id="238" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_325/13 "/>
</bind>
</comp>

<comp id="241" class="1004" name="buffer1_1_48_8x8_p_V_326_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="9" slack="0"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_326/13 "/>
</bind>
</comp>

<comp id="248" class="1004" name="buffer1_1_48_8x8_p_V_327_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="9" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_327/13 "/>
</bind>
</comp>

<comp id="255" class="1004" name="buffer1_1_48_8x8_p_V_328_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="9" slack="0"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_328/13 "/>
</bind>
</comp>

<comp id="262" class="1004" name="buffer1_1_48_8x8_p_V_329_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="9" slack="0"/>
<pin id="266" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_329/13 "/>
</bind>
</comp>

<comp id="269" class="1004" name="buffer1_1_48_8x8_p_V_330_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="9" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_330/13 "/>
</bind>
</comp>

<comp id="276" class="1004" name="buffer1_1_48_8x8_p_V_331_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="9" slack="0"/>
<pin id="280" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_331/13 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="286" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_332/13 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_333/13 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="296" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_334/13 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="301" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_335/13 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="306" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_336/13 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="311" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_337/13 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="316" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_338/13 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_339/13 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_340/13 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="331" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_341/13 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="336" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_342/13 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="341" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_343/13 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="346" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_344/13 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="351" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_345/13 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="356" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_346/13 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="361" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_347/13 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="366" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_348/13 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="371" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_349/13 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="376" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_350/13 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="381" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_351/13 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="386" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_352/13 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="391" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_353/13 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="396" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_354/13 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="401" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_355/13 "/>
</bind>
</comp>

<comp id="403" class="1004" name="StgValue_160_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="14" slack="2"/>
<pin id="405" dir="0" index="1" bw="8" slack="1"/>
<pin id="406" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_160/15 "/>
</bind>
</comp>

<comp id="407" class="1005" name="co_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="1"/>
<pin id="409" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="co_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="7" slack="0"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="418" class="1005" name="h_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="h_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="4" slack="0"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/12 "/>
</bind>
</comp>

<comp id="429" class="1005" name="w_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="1"/>
<pin id="431" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="433" class="1004" name="w_phi_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="1" slack="1"/>
<pin id="437" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/13 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_2051_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="0"/>
<pin id="442" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2051/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_s_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="0" index="1" bw="7" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_shl_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_520_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="7" slack="0"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_520/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_shl1_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_521_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="1" index="2" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_521/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="exitcond3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="7" slack="0"/>
<pin id="476" dir="0" index="1" bw="7" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="co_29_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="7" slack="0"/>
<pin id="483" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_29/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_lshr_f_cast_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="7" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="0" index="3" bw="4" slack="0"/>
<pin id="491" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_cast/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="0"/>
<pin id="498" dir="0" index="1" bw="6" slack="0"/>
<pin id="499" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="arrayNo/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="0"/>
<pin id="504" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="mul_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_2052_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="0"/>
<pin id="514" dir="0" index="1" bw="14" slack="0"/>
<pin id="515" dir="0" index="2" bw="5" slack="0"/>
<pin id="516" dir="0" index="3" bw="5" slack="0"/>
<pin id="517" dir="1" index="4" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2052/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="arrayNo_cast_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/11 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_2053_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="0" index="1" bw="3" slack="9"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2053/11 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_522_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="6" slack="0"/>
<pin id="535" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_522/11 "/>
</bind>
</comp>

<comp id="537" class="1004" name="p_shl2_cast_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="0"/>
<pin id="539" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/11 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_2054_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="0"/>
<pin id="543" dir="0" index="1" bw="3" slack="9"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2054/11 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_523_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_523/11 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_shl3_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="0"/>
<pin id="554" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/11 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_524_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="7" slack="0"/>
<pin id="558" dir="0" index="1" bw="9" slack="0"/>
<pin id="559" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_524/11 "/>
</bind>
</comp>

<comp id="562" class="1004" name="h_cast2_cast9_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="0"/>
<pin id="564" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast2_cast9/12 "/>
</bind>
</comp>

<comp id="566" class="1004" name="h_cast2_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="0"/>
<pin id="568" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast2_cast/12 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_525_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="11" slack="10"/>
<pin id="572" dir="0" index="1" bw="4" slack="0"/>
<pin id="573" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_525/12 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_2055_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="14" slack="0"/>
<pin id="577" dir="0" index="1" bw="11" slack="0"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2055/12 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_shl6_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="14" slack="0"/>
<pin id="585" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/12 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_2056_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="12" slack="0"/>
<pin id="589" dir="0" index="1" bw="11" slack="0"/>
<pin id="590" dir="0" index="2" bw="1" slack="0"/>
<pin id="591" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2056/12 "/>
</bind>
</comp>

<comp id="595" class="1004" name="p_shl7_cast_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="12" slack="0"/>
<pin id="597" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/12 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_526_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="12" slack="0"/>
<pin id="601" dir="0" index="1" bw="14" slack="0"/>
<pin id="602" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_526/12 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_527_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="1"/>
<pin id="607" dir="0" index="1" bw="4" slack="0"/>
<pin id="608" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_527/12 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_2057_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2057/12 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_shl4_cast_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="0"/>
<pin id="616" dir="0" index="1" bw="6" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/12 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_2058_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="10" slack="0"/>
<pin id="624" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2058/12 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_shl5_cast_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="9" slack="0"/>
<pin id="628" dir="0" index="1" bw="8" slack="0"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/12 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_528_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="0" index="1" bw="9" slack="0"/>
<pin id="637" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_528/12 "/>
</bind>
</comp>

<comp id="640" class="1004" name="exitcond2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="0"/>
<pin id="642" dir="0" index="1" bw="4" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/12 "/>
</bind>
</comp>

<comp id="646" class="1004" name="h_29_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="4" slack="0"/>
<pin id="649" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_29/12 "/>
</bind>
</comp>

<comp id="652" class="1004" name="w_cast1_cast8_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="0"/>
<pin id="654" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast1_cast8/13 "/>
</bind>
</comp>

<comp id="656" class="1004" name="w_cast1_cast_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="0"/>
<pin id="658" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast1_cast/13 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_529_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="15" slack="1"/>
<pin id="662" dir="0" index="1" bw="4" slack="0"/>
<pin id="663" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_529/13 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_627_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="15" slack="0"/>
<pin id="667" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_627_cast/13 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_530_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="9" slack="1"/>
<pin id="672" dir="0" index="1" bw="4" slack="0"/>
<pin id="673" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_530/13 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_628_cast_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="9" slack="0"/>
<pin id="677" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_628_cast/13 "/>
</bind>
</comp>

<comp id="703" class="1004" name="exitcond_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="0"/>
<pin id="705" dir="0" index="1" bw="4" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="709" class="1004" name="w_39_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_39/13 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="0" index="1" bw="8" slack="0"/>
<pin id="718" dir="0" index="2" bw="8" slack="0"/>
<pin id="719" dir="0" index="3" bw="8" slack="0"/>
<pin id="720" dir="0" index="4" bw="8" slack="0"/>
<pin id="721" dir="0" index="5" bw="8" slack="0"/>
<pin id="722" dir="0" index="6" bw="8" slack="0"/>
<pin id="723" dir="0" index="7" bw="8" slack="0"/>
<pin id="724" dir="0" index="8" bw="8" slack="0"/>
<pin id="725" dir="0" index="9" bw="8" slack="0"/>
<pin id="726" dir="0" index="10" bw="8" slack="0"/>
<pin id="727" dir="0" index="11" bw="8" slack="0"/>
<pin id="728" dir="0" index="12" bw="8" slack="0"/>
<pin id="729" dir="0" index="13" bw="8" slack="0"/>
<pin id="730" dir="0" index="14" bw="8" slack="0"/>
<pin id="731" dir="0" index="15" bw="8" slack="0"/>
<pin id="732" dir="0" index="16" bw="8" slack="0"/>
<pin id="733" dir="0" index="17" bw="8" slack="0"/>
<pin id="734" dir="0" index="18" bw="8" slack="0"/>
<pin id="735" dir="0" index="19" bw="8" slack="0"/>
<pin id="736" dir="0" index="20" bw="8" slack="0"/>
<pin id="737" dir="0" index="21" bw="8" slack="0"/>
<pin id="738" dir="0" index="22" bw="8" slack="0"/>
<pin id="739" dir="0" index="23" bw="8" slack="0"/>
<pin id="740" dir="0" index="24" bw="8" slack="0"/>
<pin id="741" dir="0" index="25" bw="6" slack="3"/>
<pin id="742" dir="1" index="26" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="768" class="1005" name="tmp_2051_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="11"/>
<pin id="770" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2051 "/>
</bind>
</comp>

<comp id="772" class="1005" name="tmp_521_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="11" slack="10"/>
<pin id="774" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="tmp_521 "/>
</bind>
</comp>

<comp id="780" class="1005" name="co_29_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="7" slack="0"/>
<pin id="782" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_29 "/>
</bind>
</comp>

<comp id="785" class="1005" name="p_lshr_f_cast_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="6" slack="1"/>
<pin id="787" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr_f_cast "/>
</bind>
</comp>

<comp id="790" class="1005" name="tmp_2052_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="3" slack="9"/>
<pin id="792" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="tmp_2052 "/>
</bind>
</comp>

<comp id="796" class="1005" name="arrayNo_cast_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="3"/>
<pin id="798" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="801" class="1005" name="tmp_524_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="10" slack="1"/>
<pin id="803" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_524 "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_526_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="15" slack="1"/>
<pin id="808" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_526 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_528_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="9" slack="1"/>
<pin id="813" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_528 "/>
</bind>
</comp>

<comp id="819" class="1005" name="h_29_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="4" slack="0"/>
<pin id="821" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h_29 "/>
</bind>
</comp>

<comp id="824" class="1005" name="output_V_addr_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="14" slack="2"/>
<pin id="826" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="829" class="1005" name="buffer1_1_48_8x8_p_V_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="1"/>
<pin id="831" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V "/>
</bind>
</comp>

<comp id="834" class="1005" name="buffer1_1_48_8x8_p_V_309_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="1"/>
<pin id="836" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_309 "/>
</bind>
</comp>

<comp id="839" class="1005" name="buffer1_1_48_8x8_p_V_310_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="1"/>
<pin id="841" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_310 "/>
</bind>
</comp>

<comp id="844" class="1005" name="buffer1_1_48_8x8_p_V_311_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="1"/>
<pin id="846" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_311 "/>
</bind>
</comp>

<comp id="849" class="1005" name="buffer1_1_48_8x8_p_V_312_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="1"/>
<pin id="851" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_312 "/>
</bind>
</comp>

<comp id="854" class="1005" name="buffer1_1_48_8x8_p_V_313_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="1"/>
<pin id="856" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_313 "/>
</bind>
</comp>

<comp id="859" class="1005" name="buffer1_1_48_8x8_p_V_314_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="1"/>
<pin id="861" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_314 "/>
</bind>
</comp>

<comp id="864" class="1005" name="buffer1_1_48_8x8_p_V_315_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="1"/>
<pin id="866" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_315 "/>
</bind>
</comp>

<comp id="869" class="1005" name="buffer1_1_48_8x8_p_V_316_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="1"/>
<pin id="871" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_316 "/>
</bind>
</comp>

<comp id="874" class="1005" name="buffer1_1_48_8x8_p_V_317_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="1"/>
<pin id="876" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_317 "/>
</bind>
</comp>

<comp id="879" class="1005" name="buffer1_1_48_8x8_p_V_318_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="1"/>
<pin id="881" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_318 "/>
</bind>
</comp>

<comp id="884" class="1005" name="buffer1_1_48_8x8_p_V_319_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="1"/>
<pin id="886" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_319 "/>
</bind>
</comp>

<comp id="889" class="1005" name="buffer1_1_48_8x8_p_V_320_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="1"/>
<pin id="891" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_320 "/>
</bind>
</comp>

<comp id="894" class="1005" name="buffer1_1_48_8x8_p_V_321_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="1"/>
<pin id="896" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_321 "/>
</bind>
</comp>

<comp id="899" class="1005" name="buffer1_1_48_8x8_p_V_322_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="1"/>
<pin id="901" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_322 "/>
</bind>
</comp>

<comp id="904" class="1005" name="buffer1_1_48_8x8_p_V_323_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="1"/>
<pin id="906" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_323 "/>
</bind>
</comp>

<comp id="909" class="1005" name="buffer1_1_48_8x8_p_V_324_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="1"/>
<pin id="911" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_324 "/>
</bind>
</comp>

<comp id="914" class="1005" name="buffer1_1_48_8x8_p_V_325_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="1"/>
<pin id="916" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_325 "/>
</bind>
</comp>

<comp id="919" class="1005" name="buffer1_1_48_8x8_p_V_326_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="1"/>
<pin id="921" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_326 "/>
</bind>
</comp>

<comp id="924" class="1005" name="buffer1_1_48_8x8_p_V_327_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="1"/>
<pin id="926" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_327 "/>
</bind>
</comp>

<comp id="929" class="1005" name="buffer1_1_48_8x8_p_V_328_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="1"/>
<pin id="931" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_328 "/>
</bind>
</comp>

<comp id="934" class="1005" name="buffer1_1_48_8x8_p_V_329_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="1"/>
<pin id="936" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_329 "/>
</bind>
</comp>

<comp id="939" class="1005" name="buffer1_1_48_8x8_p_V_330_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="8" slack="1"/>
<pin id="941" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_330 "/>
</bind>
</comp>

<comp id="944" class="1005" name="buffer1_1_48_8x8_p_V_331_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="1"/>
<pin id="946" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_331 "/>
</bind>
</comp>

<comp id="952" class="1005" name="w_39_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="4" slack="0"/>
<pin id="954" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="w_39 "/>
</bind>
</comp>

<comp id="957" class="1005" name="tmp_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="1"/>
<pin id="959" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="104" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="104" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="104" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="104" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="104" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="104" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="104" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="104" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="104" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="104" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="104" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="104" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="104" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="104" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="104" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="104" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="104" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="104" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="104" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="104" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="104" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="10" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="104" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="104" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="14" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="104" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="104" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="199" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="129" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="220" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="150" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="255" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="213" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="269" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="136" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="234" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="206" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="157" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="164" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="248" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="192" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="241" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="185" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="143" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="262" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="276" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="227" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="115" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="122" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="171" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="178" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="410"><net_src comp="50" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="88" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="88" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="443"><net_src comp="411" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="52" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="411" pin="4"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="54" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="444" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="56" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="411" pin="4"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="58" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="467"><net_src comp="456" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="452" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="464" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="411" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="60" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="66" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="411" pin="4"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="68" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="411" pin="4"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="70" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="72" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="500"><net_src comp="486" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="74" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="486" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="76" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="518"><net_src comp="78" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="80" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="82" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="525"><net_src comp="496" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="84" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="54" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="536"><net_src comp="526" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="86" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="58" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="551"><net_src comp="541" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="548" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="537" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="422" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="422" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="90" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="570" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="54" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="575" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="92" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="570" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="58" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="598"><net_src comp="587" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="595" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="583" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="562" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="605" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="94" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="54" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="605" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="631"><net_src comp="96" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="622" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="58" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="626" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="614" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="422" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="98" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="102" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="422" pin="4"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="433" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="433" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="656" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="660" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="674"><net_src comp="652" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="670" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="683"><net_src comp="675" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="684"><net_src comp="675" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="685"><net_src comp="675" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="686"><net_src comp="675" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="687"><net_src comp="675" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="688"><net_src comp="675" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="689"><net_src comp="675" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="690"><net_src comp="675" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="691"><net_src comp="675" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="692"><net_src comp="675" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="693"><net_src comp="675" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="694"><net_src comp="675" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="695"><net_src comp="675" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="696"><net_src comp="675" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="697"><net_src comp="675" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="698"><net_src comp="675" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="699"><net_src comp="675" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="700"><net_src comp="675" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="701"><net_src comp="675" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="702"><net_src comp="675" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="707"><net_src comp="433" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="98" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="433" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="102" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="743"><net_src comp="106" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="744"><net_src comp="283" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="745"><net_src comp="288" pin="2"/><net_sink comp="715" pin=2"/></net>

<net id="746"><net_src comp="293" pin="2"/><net_sink comp="715" pin=3"/></net>

<net id="747"><net_src comp="298" pin="2"/><net_sink comp="715" pin=4"/></net>

<net id="748"><net_src comp="303" pin="2"/><net_sink comp="715" pin=5"/></net>

<net id="749"><net_src comp="308" pin="2"/><net_sink comp="715" pin=6"/></net>

<net id="750"><net_src comp="313" pin="2"/><net_sink comp="715" pin=7"/></net>

<net id="751"><net_src comp="318" pin="2"/><net_sink comp="715" pin=8"/></net>

<net id="752"><net_src comp="323" pin="2"/><net_sink comp="715" pin=9"/></net>

<net id="753"><net_src comp="328" pin="2"/><net_sink comp="715" pin=10"/></net>

<net id="754"><net_src comp="333" pin="2"/><net_sink comp="715" pin=11"/></net>

<net id="755"><net_src comp="338" pin="2"/><net_sink comp="715" pin=12"/></net>

<net id="756"><net_src comp="343" pin="2"/><net_sink comp="715" pin=13"/></net>

<net id="757"><net_src comp="348" pin="2"/><net_sink comp="715" pin=14"/></net>

<net id="758"><net_src comp="353" pin="2"/><net_sink comp="715" pin=15"/></net>

<net id="759"><net_src comp="358" pin="2"/><net_sink comp="715" pin=16"/></net>

<net id="760"><net_src comp="363" pin="2"/><net_sink comp="715" pin=17"/></net>

<net id="761"><net_src comp="368" pin="2"/><net_sink comp="715" pin=18"/></net>

<net id="762"><net_src comp="373" pin="2"/><net_sink comp="715" pin=19"/></net>

<net id="763"><net_src comp="378" pin="2"/><net_sink comp="715" pin=20"/></net>

<net id="764"><net_src comp="383" pin="2"/><net_sink comp="715" pin=21"/></net>

<net id="765"><net_src comp="388" pin="2"/><net_sink comp="715" pin=22"/></net>

<net id="766"><net_src comp="393" pin="2"/><net_sink comp="715" pin=23"/></net>

<net id="767"><net_src comp="398" pin="2"/><net_sink comp="715" pin=24"/></net>

<net id="771"><net_src comp="440" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="468" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="783"><net_src comp="480" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="788"><net_src comp="486" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="793"><net_src comp="512" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="799"><net_src comp="522" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="715" pin=25"/></net>

<net id="804"><net_src comp="556" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="809"><net_src comp="599" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="814"><net_src comp="634" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="822"><net_src comp="646" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="827"><net_src comp="108" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="832"><net_src comp="115" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="837"><net_src comp="122" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="842"><net_src comp="129" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="847"><net_src comp="136" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="852"><net_src comp="143" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="857"><net_src comp="150" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="862"><net_src comp="157" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="867"><net_src comp="164" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="872"><net_src comp="171" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="877"><net_src comp="178" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="882"><net_src comp="185" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="887"><net_src comp="192" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="892"><net_src comp="199" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="897"><net_src comp="206" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="902"><net_src comp="213" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="907"><net_src comp="220" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="912"><net_src comp="227" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="917"><net_src comp="234" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="922"><net_src comp="241" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="927"><net_src comp="248" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="932"><net_src comp="255" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="937"><net_src comp="262" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="942"><net_src comp="269" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="947"><net_src comp="276" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="955"><net_src comp="709" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="960"><net_src comp="715" pin="26"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="403" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {15 }
	Port: buffer1_1_48_8x8_p_V_24 | {}
	Port: buffer1_1_48_8x8_p_V_1 | {}
	Port: buffer1_1_48_8x8_p_V_2 | {}
	Port: buffer1_1_48_8x8_p_V_3 | {}
	Port: buffer1_1_48_8x8_p_V_4 | {}
	Port: buffer1_1_48_8x8_p_V_5 | {}
	Port: buffer1_1_48_8x8_p_V_6 | {}
	Port: buffer1_1_48_8x8_p_V_7 | {}
	Port: buffer1_1_48_8x8_p_V_8 | {}
	Port: buffer1_1_48_8x8_p_V_9 | {}
	Port: buffer1_1_48_8x8_p_V_10 | {}
	Port: buffer1_1_48_8x8_p_V_11 | {}
	Port: buffer1_1_48_8x8_p_V_12 | {}
	Port: buffer1_1_48_8x8_p_V_13 | {}
	Port: buffer1_1_48_8x8_p_V_14 | {}
	Port: buffer1_1_48_8x8_p_V_15 | {}
	Port: buffer1_1_48_8x8_p_V_16 | {}
	Port: buffer1_1_48_8x8_p_V_17 | {}
	Port: buffer1_1_48_8x8_p_V_18 | {}
	Port: buffer1_1_48_8x8_p_V_19 | {}
	Port: buffer1_1_48_8x8_p_V_20 | {}
	Port: buffer1_1_48_8x8_p_V_21 | {}
	Port: buffer1_1_48_8x8_p_V_22 | {}
	Port: buffer1_1_48_8x8_p_V_23 | {}
 - Input state : 
	Port: shuffle_48_l_p : output_V | {}
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_24 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_1 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_2 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_3 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_4 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_5 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_6 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_7 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_8 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_9 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_10 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_11 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_12 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_13 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_14 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_15 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_16 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_17 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_18 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_19 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_20 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_21 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_22 | {13 14 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_23 | {13 14 }
  - Chain level:
	State 1
	State 2
		tmp_2051 : 1
		tmp_s : 1
		p_shl_cast : 2
		tmp_520 : 1
		p_shl1_cast : 2
		tmp_521 : 3
		exitcond3 : 1
		co_29 : 1
		StgValue_27 : 2
		p_lshr_f_cast : 1
		arrayNo : 2
		zext_cast : 2
		mul : 3
		tmp_2052 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		arrayNo_cast : 1
		tmp_522 : 1
		p_shl2_cast : 2
		tmp_523 : 1
		p_shl3_cast : 2
		tmp_524 : 3
	State 12
		h_cast2_cast9 : 1
		h_cast2_cast : 1
		tmp_525 : 2
		tmp_2055 : 3
		p_shl6_cast : 4
		tmp_2056 : 3
		p_shl7_cast : 4
		tmp_526 : 5
		tmp_527 : 2
		tmp_2057 : 3
		p_shl4_cast : 4
		tmp_2058 : 3
		p_shl5_cast : 4
		tmp_528 : 5
		exitcond2 : 1
		h_29 : 1
		StgValue_70 : 2
	State 13
		w_cast1_cast8 : 1
		w_cast1_cast : 1
		tmp_529 : 2
		tmp_627_cast : 3
		output_V_addr : 4
		tmp_530 : 2
		tmp_628_cast : 3
		buffer1_1_48_8x8_p_V : 4
		buffer1_1_48_8x8_p_V_309 : 4
		buffer1_1_48_8x8_p_V_310 : 4
		buffer1_1_48_8x8_p_V_311 : 4
		buffer1_1_48_8x8_p_V_312 : 4
		buffer1_1_48_8x8_p_V_313 : 4
		buffer1_1_48_8x8_p_V_314 : 4
		buffer1_1_48_8x8_p_V_315 : 4
		buffer1_1_48_8x8_p_V_316 : 4
		buffer1_1_48_8x8_p_V_317 : 4
		buffer1_1_48_8x8_p_V_318 : 4
		buffer1_1_48_8x8_p_V_319 : 4
		buffer1_1_48_8x8_p_V_320 : 4
		buffer1_1_48_8x8_p_V_321 : 4
		buffer1_1_48_8x8_p_V_322 : 4
		buffer1_1_48_8x8_p_V_323 : 4
		buffer1_1_48_8x8_p_V_324 : 4
		buffer1_1_48_8x8_p_V_325 : 4
		buffer1_1_48_8x8_p_V_326 : 4
		buffer1_1_48_8x8_p_V_327 : 4
		buffer1_1_48_8x8_p_V_328 : 4
		buffer1_1_48_8x8_p_V_329 : 4
		buffer1_1_48_8x8_p_V_330 : 4
		buffer1_1_48_8x8_p_V_331 : 4
		exitcond : 1
		w_39 : 1
		StgValue_108 : 2
		buffer1_1_48_8x8_p_V_332 : 5
		buffer1_1_48_8x8_p_V_333 : 5
		buffer1_1_48_8x8_p_V_334 : 5
		buffer1_1_48_8x8_p_V_335 : 5
		buffer1_1_48_8x8_p_V_336 : 5
		buffer1_1_48_8x8_p_V_337 : 5
		buffer1_1_48_8x8_p_V_338 : 5
		buffer1_1_48_8x8_p_V_339 : 5
		buffer1_1_48_8x8_p_V_340 : 5
		buffer1_1_48_8x8_p_V_341 : 5
		buffer1_1_48_8x8_p_V_342 : 5
		buffer1_1_48_8x8_p_V_343 : 5
		buffer1_1_48_8x8_p_V_344 : 5
		buffer1_1_48_8x8_p_V_345 : 5
		buffer1_1_48_8x8_p_V_346 : 5
		buffer1_1_48_8x8_p_V_347 : 5
		buffer1_1_48_8x8_p_V_348 : 5
		buffer1_1_48_8x8_p_V_349 : 5
		buffer1_1_48_8x8_p_V_350 : 5
		buffer1_1_48_8x8_p_V_351 : 5
		buffer1_1_48_8x8_p_V_352 : 5
		buffer1_1_48_8x8_p_V_353 : 5
		buffer1_1_48_8x8_p_V_354 : 5
		buffer1_1_48_8x8_p_V_355 : 5
	State 14
		tmp : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    tmp_521_fu_468    |    0    |    35   |    15   |
|          |     co_29_fu_480     |    0    |    26   |    12   |
|          |    tmp_524_fu_556    |    0    |    32   |    14   |
|          |    tmp_525_fu_570    |    0    |    38   |    16   |
|          |    tmp_526_fu_599    |    0    |    47   |    19   |
|    add   |    tmp_527_fu_605    |    0    |    35   |    15   |
|          |    tmp_528_fu_634    |    0    |    32   |    14   |
|          |      h_29_fu_646     |    0    |    17   |    9    |
|          |    tmp_529_fu_660    |    0    |    50   |    20   |
|          |    tmp_530_fu_670    |    0    |    32   |    14   |
|          |      w_39_fu_709     |    0    |    17   |    9    |
|----------|----------------------|---------|---------|---------|
|    mux   |      tmp_fu_715      |    0    |   150   |    45   |
|----------|----------------------|---------|---------|---------|
|   urem   |      grp_fu_496      |    0    |    82   |    34   |
|----------|----------------------|---------|---------|---------|
|    mul   |      mul_fu_506      |    0    |    0    |    62   |
|----------|----------------------|---------|---------|---------|
|          |   exitcond3_fu_474   |    0    |    0    |    4    |
|   icmp   |   exitcond2_fu_640   |    0    |    0    |    2    |
|          |    exitcond_fu_703   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_2051_fu_440   |    0    |    0    |    0    |
|   trunc  |    tmp_2057_fu_610   |    0    |    0    |    0    |
|          |    tmp_2058_fu_622   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_444     |    0    |    0    |    0    |
|          |    tmp_520_fu_456    |    0    |    0    |    0    |
|          |    tmp_2053_fu_526   |    0    |    0    |    0    |
|bitconcatenate|    tmp_2054_fu_541   |    0    |    0    |    0    |
|          |    tmp_2055_fu_575   |    0    |    0    |    0    |
|          |    tmp_2056_fu_587   |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_614  |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_626  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_shl_cast_fu_452  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_464  |    0    |    0    |    0    |
|          |   zext_cast_fu_502   |    0    |    0    |    0    |
|          |  arrayNo_cast_fu_522 |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_537  |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_552  |    0    |    0    |    0    |
|   zext   | h_cast2_cast9_fu_562 |    0    |    0    |    0    |
|          |  h_cast2_cast_fu_566 |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_583  |    0    |    0    |    0    |
|          |  p_shl7_cast_fu_595  |    0    |    0    |    0    |
|          | w_cast1_cast8_fu_652 |    0    |    0    |    0    |
|          |  w_cast1_cast_fu_656 |    0    |    0    |    0    |
|          |  tmp_627_cast_fu_665 |    0    |    0    |    0    |
|          |  tmp_628_cast_fu_675 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect| p_lshr_f_cast_fu_486 |    0    |    0    |    0    |
|          |    tmp_2052_fu_512   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |    tmp_522_fu_533    |    0    |    0    |    0    |
|          |    tmp_523_fu_548    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   593   |   306   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      arrayNo_cast_reg_796      |    8   |
|buffer1_1_48_8x8_p_V_309_reg_834|    8   |
|buffer1_1_48_8x8_p_V_310_reg_839|    8   |
|buffer1_1_48_8x8_p_V_311_reg_844|    8   |
|buffer1_1_48_8x8_p_V_312_reg_849|    8   |
|buffer1_1_48_8x8_p_V_313_reg_854|    8   |
|buffer1_1_48_8x8_p_V_314_reg_859|    8   |
|buffer1_1_48_8x8_p_V_315_reg_864|    8   |
|buffer1_1_48_8x8_p_V_316_reg_869|    8   |
|buffer1_1_48_8x8_p_V_317_reg_874|    8   |
|buffer1_1_48_8x8_p_V_318_reg_879|    8   |
|buffer1_1_48_8x8_p_V_319_reg_884|    8   |
|buffer1_1_48_8x8_p_V_320_reg_889|    8   |
|buffer1_1_48_8x8_p_V_321_reg_894|    8   |
|buffer1_1_48_8x8_p_V_322_reg_899|    8   |
|buffer1_1_48_8x8_p_V_323_reg_904|    8   |
|buffer1_1_48_8x8_p_V_324_reg_909|    8   |
|buffer1_1_48_8x8_p_V_325_reg_914|    8   |
|buffer1_1_48_8x8_p_V_326_reg_919|    8   |
|buffer1_1_48_8x8_p_V_327_reg_924|    8   |
|buffer1_1_48_8x8_p_V_328_reg_929|    8   |
|buffer1_1_48_8x8_p_V_329_reg_934|    8   |
|buffer1_1_48_8x8_p_V_330_reg_939|    8   |
|buffer1_1_48_8x8_p_V_331_reg_944|    8   |
|  buffer1_1_48_8x8_p_V_reg_829  |    8   |
|          co_29_reg_780         |    7   |
|           co_reg_407           |    7   |
|          h_29_reg_819          |    4   |
|            h_reg_418           |    4   |
|      output_V_addr_reg_824     |   14   |
|      p_lshr_f_cast_reg_785     |    6   |
|        tmp_2051_reg_768        |    1   |
|        tmp_2052_reg_790        |    3   |
|         tmp_521_reg_772        |   11   |
|         tmp_524_reg_801        |   10   |
|         tmp_526_reg_806        |   15   |
|         tmp_528_reg_811        |    9   |
|           tmp_reg_957          |    8   |
|          w_39_reg_952          |    4   |
|            w_reg_429           |    4   |
+--------------------------------+--------+
|              Total             |   307  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_283 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_288 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_293 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_298 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_303 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_308 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_313 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_318 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_323 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_328 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_333 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_338 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_343 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_348 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_353 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_358 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_363 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_368 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_373 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_378 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_383 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_388 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_393 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_398 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_496    |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   396  ||   39.7  ||   225   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   593  |   306  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   39   |    -   |   225  |
|  Register |    -   |    -   |   307  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   39   |   900  |   531  |
+-----------+--------+--------+--------+--------+
