(export (version D)
  (design
    (source "C:\Users\matth\Documents\AI-Skidl-PCB\datalogger-tutorial\datalog1.py")
    (date "01/14/2025 10:55 PM")
    (tool "SKiDL (1.2.3)"))
  (components
    (comp (ref R1)
      (value 1000)
      (footprint Resistor_SMD:R_0805_2012Metric)
      (libsource (lib NO_LIB) (part R))
      (sheetpath (names /top/6876365983934598064) (tstamps /top/6876365983934598064)))
    (comp (ref R2)
      (value 50)
      (footprint Resistor_SMD:R_0805_2012Metric)
      (libsource (lib NO_LIB) (part R))
      (sheetpath (names /top/14992255680213580495) (tstamps /top/14992255680213580495))))
  (nets
    (net (code 1) (name GND)
      (node (ref R2) (pin 2)))
    (net (code 2) (name VI)
      (node (ref R1) (pin 1)))
    (net (code 3) (name VO)
      (node (ref R1) (pin 2))
      (node (ref R2) (pin 1))))
)
