Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Jun  2 22:53:36 2016
| Host         : Dries007-Arch running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk_1k_reg/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: keyboard0/ps2_keyboard_0/ps2_clk_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 629 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.823        0.000                      0                 1434        0.040        0.000                      0                 1434        3.000        0.000                       0                   638  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk                        {0.000 5.000}        10.000          100.000         
  clk_2cpu_ClockDivider    {0.000 25.000}       50.000          20.000          
  clk_cpu_ClockDivider     {0.000 50.000}       100.000         10.000          
  clk_vga_ClockDivider     {0.000 4.630}        9.259           108.000         
  clkfbout_ClockDivider    {0.000 25.000}       50.000          20.000          
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clk_2cpu_ClockDivider_1  {0.000 25.000}       50.000          20.000          
  clk_cpu_ClockDivider_1   {0.000 50.000}       100.000         10.000          
  clk_vga_ClockDivider_1   {0.000 4.630}        9.259           108.000         
  clkfbout_ClockDivider_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_2cpu_ClockDivider         48.229        0.000                      0                    3        0.266        0.000                      0                    3       24.500        0.000                       0                    28  
  clk_cpu_ClockDivider          47.327        0.000                      0                 1128        0.205        0.000                      0                 1128       49.500        0.000                       0                   548  
  clk_vga_ClockDivider           0.823        0.000                      0                  131        0.178        0.000                      0                  131        4.130        0.000                       0                    58  
  clkfbout_ClockDivider                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_2cpu_ClockDivider_1       48.236        0.000                      0                    3        0.266        0.000                      0                    3       24.500        0.000                       0                    28  
  clk_cpu_ClockDivider_1        47.337        0.000                      0                 1128        0.205        0.000                      0                 1128       49.500        0.000                       0                   548  
  clk_vga_ClockDivider_1         0.825        0.000                      0                  131        0.178        0.000                      0                  131        4.130        0.000                       0                    58  
  clkfbout_ClockDivider_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_cpu_ClockDivider     clk_2cpu_ClockDivider         44.507        0.000                      0                  175        0.189        0.000                      0                  175  
clk_2cpu_ClockDivider_1  clk_2cpu_ClockDivider         48.229        0.000                      0                    3        0.117        0.000                      0                    3  
clk_cpu_ClockDivider_1   clk_2cpu_ClockDivider         44.517        0.000                      0                  175        0.198        0.000                      0                  175  
clk_2cpu_ClockDivider    clk_cpu_ClockDivider          42.195        0.000                      0                    8        0.112        0.000                      0                    8  
clk_2cpu_ClockDivider_1  clk_cpu_ClockDivider          42.195        0.000                      0                    8        0.112        0.000                      0                    8  
clk_cpu_ClockDivider_1   clk_cpu_ClockDivider          47.327        0.000                      0                 1128        0.040        0.000                      0                 1128  
clk_vga_ClockDivider_1   clk_vga_ClockDivider           0.823        0.000                      0                  131        0.062        0.000                      0                  131  
clk_2cpu_ClockDivider    clk_2cpu_ClockDivider_1       48.229        0.000                      0                    3        0.117        0.000                      0                    3  
clk_cpu_ClockDivider     clk_2cpu_ClockDivider_1       44.507        0.000                      0                  175        0.189        0.000                      0                  175  
clk_cpu_ClockDivider_1   clk_2cpu_ClockDivider_1       44.517        0.000                      0                  175        0.198        0.000                      0                  175  
clk_2cpu_ClockDivider    clk_cpu_ClockDivider_1        42.205        0.000                      0                    8        0.122        0.000                      0                    8  
clk_cpu_ClockDivider     clk_cpu_ClockDivider_1        47.327        0.000                      0                 1128        0.040        0.000                      0                 1128  
clk_2cpu_ClockDivider_1  clk_cpu_ClockDivider_1        42.205        0.000                      0                    8        0.122        0.000                      0                    8  
clk_vga_ClockDivider     clk_vga_ClockDivider_1         0.823        0.000                      0                  131        0.062        0.000                      0                  131  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       48.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.229ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.642ns (37.794%)  route 1.057ns (62.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.559    -0.953    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           1.057     0.622    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.746 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.746    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.442    48.446    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.601    49.047    
                         clock uncertainty           -0.150    48.897    
    SLICE_X50Y54         FDRE (Setup_fdre_C_D)        0.077    48.974    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.974    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                 48.229    

Slack (MET) :             48.705ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.765ns (60.536%)  route 0.499ns (39.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.559    -0.953    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.478    -0.475 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.499     0.024    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.287     0.311 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.442    48.446    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.601    49.047    
                         clock uncertainty           -0.150    48.897    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.118    49.015    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         49.015    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                 48.705    

Slack (MET) :             48.750ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.642ns (54.524%)  route 0.535ns (45.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.559    -0.953    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.535     0.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124     0.225 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.225    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.442    48.446    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.601    49.047    
                         clock uncertainty           -0.150    48.897    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.077    48.974    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.974    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                 48.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.177    -0.276    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.045    -0.231 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.855    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X52Y53         FDRE (Hold_fdre_C_D)         0.120    -0.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.811%)  route 0.182ns (42.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.182    -0.288    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.101    -0.187 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.855    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X52Y53         FDRE (Hold_fdre_C_D)         0.131    -0.486    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.564%)  route 0.414ns (66.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.414    -0.040    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y54         LUT3 (Prop_lut3_I2_O)        0.045     0.005 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.005    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.855    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X50Y54         FDRE (Hold_fdre_C_D)         0.120    -0.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.503    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2cpu_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X1Y24     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y4      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y4      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y6      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y6      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y5      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y5      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y6      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y33     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y54     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y53     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y53     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y33     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y33     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y33     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y54     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y54     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       47.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.327ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        52.200ns  (logic 20.080ns (38.468%)  route 32.120ns (61.532%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.952    49.157    keyboard0/input_max_reg[10]
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124    49.281 r  keyboard0/input[7]_i_3/O
                         net (fo=2, routed)           1.288    50.569    keyboard0/input_reg[7]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    50.693 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=1, routed)           0.551    51.244    A[7]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -51.244    
  -------------------------------------------------------------------
                         slack                                 47.327    

Slack (MET) :             47.541ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.986ns  (logic 20.080ns (38.626%)  route 31.906ns (61.374%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.684    48.889    keyboard0/input_max_reg[10]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124    49.013 r  keyboard0/input[3]_i_2/O
                         net (fo=2, routed)           1.293    50.307    keyboard0/input_reg[3]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    50.431 r  keyboard0/fb_a_addr0_i_3/O
                         net (fo=1, routed)           0.599    51.030    A[3]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -51.030    
  -------------------------------------------------------------------
                         slack                                 47.541    

Slack (MET) :             47.620ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.907ns  (logic 20.080ns (38.684%)  route 31.827ns (61.316%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          1.165    49.370    keyboard0/input_max_reg[10]
    SLICE_X45Y51         LUT6 (Prop_lut6_I1_O)        0.124    49.494 r  keyboard0/input[4]_i_2/O
                         net (fo=1, routed)           0.639    50.134    keyboard0/input[4]_i_2_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.124    50.258 r  keyboard0/input[4]_i_1/O
                         net (fo=2, routed)           0.693    50.951    A[4]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.951    
  -------------------------------------------------------------------
                         slack                                 47.620    

Slack (MET) :             47.639ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.888ns  (logic 20.080ns (38.698%)  route 31.808ns (61.302%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.500    48.705    keyboard0/input_max_reg[10]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    48.829 r  keyboard0/input[5]_i_2/O
                         net (fo=2, routed)           1.387    50.216    keyboard0/input_reg[5]
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.124    50.340 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=1, routed)           0.593    50.933    A[5]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.933    
  -------------------------------------------------------------------
                         slack                                 47.639    

Slack (MET) :             47.695ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.832ns  (logic 20.873ns (40.270%)  route 30.959ns (59.730%))
  Logic Levels:           80  (CARRY4=58 LUT1=1 LUT2=4 LUT3=2 LUT4=1 LUT5=11 LUT6=3)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 f  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 r  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 r  input[8]_i_5/O
                         net (fo=4, routed)           0.836    46.050    input[8]_i_5_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.154    46.204 r  input[7]_i_4/O
                         net (fo=3, routed)           0.690    46.894    aD2M4dsP[7]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.327    47.221 r  input[6]_i_5/O
                         net (fo=1, routed)           0.000    47.221    input[6]_i_5_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.622 r  input_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.001    47.623    input_reg[6]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.957 r  input_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.835    48.792    keyboard0/input_max_reg[10]_0[8]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.303    49.095 r  keyboard0/input[9]_i_2/O
                         net (fo=1, routed)           0.981    50.075    keyboard0/input[9]_i_2_n_0
    SLICE_X45Y52         LUT3 (Prop_lut3_I1_O)        0.124    50.199 r  keyboard0/input[9]_i_1/O
                         net (fo=2, routed)           0.677    50.877    A[9]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.877    
  -------------------------------------------------------------------
                         slack                                 47.695    

Slack (MET) :             47.800ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.979ns  (logic 20.080ns (38.631%)  route 31.899ns (61.369%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 98.443 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          1.165    49.370    keyboard0/input_max_reg[10]
    SLICE_X45Y51         LUT6 (Prop_lut6_I1_O)        0.124    49.494 r  keyboard0/input[4]_i_2/O
                         net (fo=1, routed)           0.639    50.134    keyboard0/input[4]_i_2_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.124    50.258 r  keyboard0/input[4]_i_1/O
                         net (fo=2, routed)           0.765    51.023    A[4]
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.439    98.443    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
                         clock pessimism              0.601    99.044    
                         clock uncertainty           -0.165    98.879    
    SLICE_X46Y51         FDRE (Setup_fdre_C_D)       -0.056    98.823    input_reg[4]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                         -51.023    
  -------------------------------------------------------------------
                         slack                                 47.800    

Slack (MET) :             47.870ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.658ns  (logic 20.080ns (38.871%)  route 31.578ns (61.129%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.836    49.041    input[14]_i_4_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I1_O)        0.124    49.165 r  input[0]_i_2/O
                         net (fo=1, routed)           0.594    49.759    keyboard0/input_max_reg[0]_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124    49.883 r  keyboard0/input[0]_i_1/O
                         net (fo=2, routed)           0.818    50.702    A[0]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.702    
  -------------------------------------------------------------------
                         slack                                 47.870    

Slack (MET) :             47.887ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.640ns  (logic 20.080ns (38.885%)  route 31.560ns (61.115%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.966    49.171    keyboard0/input_max_reg[10]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124    49.295 r  keyboard0/input[2]_i_2/O
                         net (fo=2, routed)           0.861    50.156    keyboard0/input_reg[2]_0
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    50.280 r  keyboard0/fb_a_addr0_i_4/O
                         net (fo=1, routed)           0.403    50.684    A[2]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.684    
  -------------------------------------------------------------------
                         slack                                 47.887    

Slack (MET) :             47.897ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.630ns  (logic 19.956ns (38.652%)  route 31.674ns (61.348%))
  Logic Levels:           78  (CARRY4=56 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.851    49.056    keyboard0/input_max_reg[10]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124    49.180 r  keyboard0/input[13]_i_1/O
                         net (fo=18, routed)          1.493    50.674    A[13]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.674    
  -------------------------------------------------------------------
                         slack                                 47.897    

Slack (MET) :             47.897ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.630ns  (logic 19.956ns (38.652%)  route 31.674ns (61.348%))
  Logic Levels:           78  (CARRY4=56 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.851    49.056    keyboard0/input_max_reg[10]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124    49.180 r  keyboard0/input[13]_i_1/O
                         net (fo=18, routed)          1.493    50.674    A[13]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.674    
  -------------------------------------------------------------------
                         slack                                 47.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.555    -0.626    keyboard0/clk_cpu
    SLICE_X46Y68         FDRE                                         r  keyboard0/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  keyboard0/ascii_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.346    keyboard0/ascii_reg_n_0_[1]
    SLICE_X46Y66         FDRE                                         r  keyboard0/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.825    -0.865    keyboard0/clk_cpu
    SLICE_X46Y66         FDRE                                         r  keyboard0/ascii_code_reg[1]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.059    -0.551    keyboard0/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prng0/rnd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.932%)  route 0.139ns (52.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.588    -0.593    prng0/clk_cpu
    SLICE_X61Y32         FDRE                                         r  prng0/tmp_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  prng0/tmp_a_reg[4]/Q
                         net (fo=2, routed)           0.139    -0.326    prng0/p_0_in[5]
    SLICE_X62Y32         FDRE                                         r  prng0/rnd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.858    -0.832    prng0/clk_cpu
    SLICE_X62Y32         FDRE                                         r  prng0/rnd_reg[5]/C
                         clock pessimism              0.274    -0.557    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.018    -0.539    prng0/rnd_reg[5]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rng_seed_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prng0/tmp_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.590    -0.591    clk_cpu
    SLICE_X59Y34         FDRE                                         r  rng_seed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  rng_seed_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.311    prng0/Q[11]
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.266 r  prng0/tmp_a[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    prng0/tmp_a[11]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  prng0/tmp_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.859    -0.831    prng0/clk_cpu
    SLICE_X59Y35         FDRE                                         r  prng0/tmp_a_reg[11]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.092    -0.484    prng0/tmp_a_reg[11]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 keyboard0/e0_code_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.341%)  route 0.169ns (47.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.554    -0.627    keyboard0/clk_cpu
    SLICE_X44Y69         FDRE                                         r  keyboard0/e0_code_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  keyboard0/e0_code_reg/Q
                         net (fo=11, routed)          0.169    -0.317    keyboard0/ps2_keyboard_0/e0_code_reg_0
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.045    -0.272 r  keyboard0/ps2_keyboard_0/ascii[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    keyboard0/ps2_keyboard_0_n_10
    SLICE_X46Y68         FDRE                                         r  keyboard0/ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822    -0.867    keyboard0/clk_cpu
    SLICE_X46Y68         FDRE                                         r  keyboard0/ascii_reg[1]/C
                         clock pessimism              0.255    -0.612    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.120    -0.492    keyboard0/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rng_seed_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prng0/tmp_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.636%)  route 0.142ns (43.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.589    -0.592    clk_cpu
    SLICE_X59Y33         FDRE                                         r  rng_seed_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  rng_seed_reg[10]/Q
                         net (fo=1, routed)           0.142    -0.309    prng0/Q[10]
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.264 r  prng0/tmp_a[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    prng0/tmp_a[10]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  prng0/tmp_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.859    -0.831    prng0/clk_cpu
    SLICE_X59Y35         FDRE                                         r  prng0/tmp_a_reg[10]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.091    -0.485    prng0/tmp_a_reg[10]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rng_seed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prng0/tmp_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.083%)  route 0.155ns (44.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.588    -0.593    clk_cpu
    SLICE_X63Y31         FDRE                                         r  rng_seed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  rng_seed_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.297    prng0/Q[2]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.049    -0.248 r  prng0/tmp_a[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    prng0/tmp_a[2]_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  prng0/tmp_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.857    -0.833    prng0/clk_cpu
    SLICE_X62Y31         FDRE                                         r  prng0/tmp_a_reg[2]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.107    -0.473    prng0/tmp_a_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.977%)  route 0.146ns (44.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.554    -0.627    keyboard0/clk_cpu
    SLICE_X45Y69         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.146    -0.340    keyboard0/ps2_keyboard_0/break
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.045    -0.295 r  keyboard0/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000    -0.295    keyboard0/ps2_keyboard_0_n_14
    SLICE_X45Y68         FDRE                                         r  keyboard0/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822    -0.867    keyboard0/clk_cpu
    SLICE_X45Y68         FDRE                                         r  keyboard0/shift_r_reg/C
                         clock pessimism              0.255    -0.612    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.092    -0.520    keyboard0/shift_r_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/caps_lock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.809%)  route 0.147ns (44.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.554    -0.627    keyboard0/clk_cpu
    SLICE_X45Y69         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.147    -0.339    keyboard0/ps2_keyboard_0/break
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.045    -0.294 r  keyboard0/ps2_keyboard_0/caps_lock_i_1/O
                         net (fo=1, routed)           0.000    -0.294    keyboard0/ps2_keyboard_0_n_18
    SLICE_X45Y68         FDRE                                         r  keyboard0/caps_lock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822    -0.867    keyboard0/clk_cpu
    SLICE_X45Y68         FDRE                                         r  keyboard0/caps_lock_reg/C
                         clock pessimism              0.255    -0.612    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.091    -0.521    keyboard0/caps_lock_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.556    -0.625    keyboard0/clk_cpu
    SLICE_X49Y69         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.312    keyboard0/ascii_reg_n_0_[5]
    SLICE_X49Y66         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.826    -0.863    keyboard0/clk_cpu
    SLICE_X49Y66         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.066    -0.542    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/ps2_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/break_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.021%)  route 0.152ns (44.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.553    -0.628    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X44Y70         FDRE                                         r  keyboard0/ps2_keyboard_0/ps2_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  keyboard0/ps2_keyboard_0/ps2_code_reg[7]/Q
                         net (fo=22, routed)          0.152    -0.335    keyboard0/ps2_keyboard_0/ps2_code[7]
    SLICE_X45Y69         LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  keyboard0/ps2_keyboard_0/break_i_1/O
                         net (fo=1, routed)           0.000    -0.290    keyboard0/ps2_keyboard_0_n_12
    SLICE_X45Y69         FDRE                                         r  keyboard0/break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822    -0.868    keyboard0/clk_cpu
    SLICE_X45Y69         FDRE                                         r  keyboard0/break_reg/C
                         clock pessimism              0.255    -0.613    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.092    -0.521    keyboard0/break_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y50     B[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y31     rng_seed_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y31     rng_seed_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y31     rng_seed_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y33     rng_seed_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y42     rom_addr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y42     rom_addr_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y42     rom_addr_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y71     i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y59     msg_index_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y59     msg_index_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y60     msg_index_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X57Y66     msg_reg[12][0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X57Y66     msg_reg[16][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y66     msg_reg[21][1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X57Y66     msg_reg[24][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y31     rng_seed_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y31     rng_seed_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y50     B[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y33     rng_seed_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y42     rom_addr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y42     rom_addr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y42     rom_addr_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y50     game_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y74     i_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y74     i_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y74     i_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y75     i_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider
  To Clock:  clk_vga_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 1.708ns (20.553%)  route 6.602ns (79.447%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 7.698 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.555    -0.957    vga0/clk_vga
    SLICE_X49Y61         FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.538 r  vga0/h_count_reg[1]/Q
                         net (fo=27, routed)          1.081     0.543    vga0/h_count_reg_n_0_[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.297     0.840 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.149     0.989    vga0/h_count[10]_i_3_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.124     1.113 r  vga0/h_count[10]_i_1/O
                         net (fo=66, routed)          0.746     1.859    vga0/h_count[10]_i_1_n_0
    SLICE_X48Y61         LUT4 (Prop_lut4_I2_O)        0.124     1.983 r  vga0/v_count[1]_i_1/O
                         net (fo=126, routed)         1.508     3.491    vga0/v_count[1]_i_1_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124     3.615 r  vga0/g20_b4/O
                         net (fo=1, routed)           0.689     4.305    vga0/g20_b4_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  vga0/vgaRed[0]_i_71/O
                         net (fo=1, routed)           0.619     5.048    vga0/vgaRed[0]_i_71_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.124     5.172 r  vga0/vgaRed[0]_i_21/O
                         net (fo=1, routed)           0.808     5.980    vga0/vgaRed[0]_i_21_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.104 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.658     6.762    vga0/vgaRed[0]_i_7_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.886 r  vga0/vgaRed[0]_i_4/O
                         net (fo=1, routed)           0.343     7.229    vga0/vgaRed[0]_i_4_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I3_O)        0.124     7.353 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.353    vga0/vgaRed[0]_i_1_n_0
    SLICE_X47Y61         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.435     7.698    vga0/clk_vga
    SLICE_X47Y61         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.562     8.260    
                         clock uncertainty           -0.116     8.144    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.032     8.176    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.176    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 3.074ns (40.506%)  route 4.515ns (59.494%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.216 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.435 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.860     4.295    vga0/v_count_reg[8]_0[1]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.828     5.123 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.123    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.342 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.966     6.308    vga0/fbOutAddr0[13]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.323     6.631 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.631    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.075     8.238    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.949ns (41.842%)  route 4.099ns (58.158%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.216 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.435 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.860     4.295    vga0/v_count_reg[8]_0[1]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.938     5.233 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.550     5.783    vga0/fbOutAddr0[12]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.307     6.090 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     6.090    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.031     8.194    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.194    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 2.872ns (42.071%)  route 3.955ns (57.929%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.216 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.435 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.860     4.295    vga0/v_count_reg[8]_0[1]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873     5.168 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.406     5.574    vga0/fbOutAddr0[11]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.295     5.869 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.869    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.075     8.238    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 2.643ns (38.965%)  route 4.140ns (61.035%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.261 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.648     3.909    vga0/fbOutAddr1[0]
    SLICE_X50Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.573     4.482 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.482    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.701 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.803     5.504    vga0/fbOutAddr0[9]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.321     5.825 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.825    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.075     8.238    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 2.535ns (37.710%)  route 4.187ns (62.290%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.216 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.435 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.860     4.295    vga0/v_count_reg[8]_0[1]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.525     4.820 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.638     5.458    vga0/fbOutAddr0[10]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.306     5.764 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.764    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.029     8.192    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 2.069ns (31.253%)  route 4.551ns (68.747%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.913 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.862     3.775    vga0/fbOutAddr1_0[7]
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.306     4.081 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.081    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.331 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.000     5.331    vga0/fbOutAddr0[7]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.331     5.662 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.662    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.075     8.238    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 2.147ns (33.621%)  route 4.239ns (66.379%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.913 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.862     3.775    vga0/fbOutAddr1_0[7]
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.306     4.081 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.081    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.433 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.688     5.121    vga0/fbOutAddr0[8]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.307     5.428 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.428    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.032     8.195    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.856ns (33.063%)  route 3.758ns (66.937%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.556    -0.956    vga0/clk_vga
    SLICE_X49Y60         FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.537 r  vga0/h_count_reg[2]/Q
                         net (fo=24, routed)          1.362     0.825    vga0/h_count_reg_n_0_[2]
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.326     1.151 r  vga0/h_count[7]_i_2/O
                         net (fo=6, routed)           0.636     1.787    vga0/h_count[7]_i_2_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I2_O)        0.327     2.114 f  vga0/fbOutAddr[8]_i_8/O
                         net (fo=1, routed)           0.452     2.565    vga0/fbOutAddr[8]_i_8_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.689 r  vga0/fbOutAddr[8]_i_7/O
                         net (fo=2, routed)           0.804     3.494    vga0/fbOutAddr[8]_i_7_n_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.124     3.618 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.618    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.848 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.504     4.352    vga0/fbOutAddr0[6]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.306     4.658 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.658    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.562     8.265    
                         clock uncertainty           -0.116     8.149    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.031     8.180    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.320ns (24.488%)  route 4.070ns (75.512%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 7.702 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.556    -0.956    vga0/clk_vga
    SLICE_X49Y60         FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.537 f  vga0/h_count_reg[2]/Q
                         net (fo=24, routed)          1.362     0.825    vga0/h_count_reg_n_0_[2]
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.326     1.151 f  vga0/h_count[7]_i_2/O
                         net (fo=6, routed)           0.688     1.839    vga0/h_count[7]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I3_O)        0.327     2.166 r  vga0/fbOutAddr[4]_i_3/O
                         net (fo=1, routed)           0.612     2.778    vga0/fbOutAddr[4]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I3_O)        0.124     2.902 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.394     3.295    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X52Y62         LUT5 (Prop_lut5_I4_O)        0.124     3.419 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          1.015     4.434    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  vga0/fbOutAddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439     7.702    vga0/clk_vga
    SLICE_X49Y59         FDRE                                         r  vga0/fbOutAddr_reg[3]/C
                         clock pessimism              0.576     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X49Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.957    vga0/fbOutAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -4.434    
  -------------------------------------------------------------------
                         slack                                  3.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.163%)  route 0.297ns (67.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    vga0/clk_vga
    SLICE_X51Y59         FDRE                                         r  vga0/fbOutAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga0/fbOutAddr_reg[5]/Q
                         net (fo=3, routed)           0.297    -0.180    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[5]
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.874    -0.815    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.541    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.358    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.092%)  route 0.298ns (67.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    vga0/clk_vga
    SLICE_X51Y59         FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.298    -0.179    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.874    -0.815    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.541    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.358    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.038%)  route 0.313ns (68.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/fbOutAddr_reg[8]/Q
                         net (fo=3, routed)           0.313    -0.165    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[8]
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.874    -0.815    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.541    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.358    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.234%)  route 0.124ns (46.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.124    -0.353    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.066    -0.552    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.267%)  route 0.281ns (68.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  vga0/fbOutAddr_reg[9]/Q
                         net (fo=3, routed)           0.281    -0.210    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[9]
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.874    -0.815    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.541    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130    -0.411    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.737%)  route 0.288ns (69.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  vga0/fbOutAddr_reg[7]/Q
                         net (fo=3, routed)           0.288    -0.203    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.539    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.409    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.486%)  route 0.149ns (44.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X51Y61         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/h_count_reg[3]/Q
                         net (fo=16, routed)          0.149    -0.329    vga0/h_count_reg_n_0_[3]
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.045    -0.284 r  vga0/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    vga0/h_count[5]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  vga0/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.831    -0.858    vga0/clk_vga
    SLICE_X49Y61         FDRE                                         r  vga0/h_count_reg[5]/C
                         clock pessimism              0.275    -0.583    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.091    -0.492    vga0/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.135%)  route 0.164ns (46.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X53Y61         FDRE                                         r  vga0/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/h_count_reg[10]/Q
                         net (fo=5, routed)           0.164    -0.314    vga0/h_count_reg_n_0_[10]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  vga0/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.269    vga0/hSync_i_1_n_0
    SLICE_X52Y59         FDRE                                         r  vga0/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.833    -0.856    vga0/clk_vga
    SLICE_X52Y59         FDRE                                         r  vga0/hSync_reg/C
                         clock pessimism              0.254    -0.602    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.120    -0.482    vga0/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.568%)  route 0.320ns (69.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X48Y60         FDRE                                         r  vga0/fbOutAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/fbOutAddr_reg[1]/Q
                         net (fo=3, routed)           0.320    -0.158    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.559    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.376    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.714%)  route 0.155ns (52.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y58         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.155    -0.323    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.057    -0.545    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_ClockDivider
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y24     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y10     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y57     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y57     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y57     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y58     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y57     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y61     vga0/char_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y61     vga0/char_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y62     vga0/char_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y62     vga0/char_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y60     vga0/fbOutAddr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y60     vga0/fbOutAddr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y61     vga0/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y61     vga0/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y61     vga0/h_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y61     vga0/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y61     vga0/char_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y61     vga0/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y61     vga0/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y61     vga0/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y61     vga0/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y61     vga0/h_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y61     vga0/h_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y61     vga0/v_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y61     vga0/v_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y57     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider
  To Clock:  clkfbout_ClockDivider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       48.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.236ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.642ns (37.794%)  route 1.057ns (62.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.559    -0.953    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           1.057     0.622    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.746 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.746    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.442    48.446    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.601    49.047    
                         clock uncertainty           -0.142    48.905    
    SLICE_X50Y54         FDRE (Setup_fdre_C_D)        0.077    48.982    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.982    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                 48.236    

Slack (MET) :             48.712ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.765ns (60.536%)  route 0.499ns (39.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.559    -0.953    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.478    -0.475 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.499     0.024    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.287     0.311 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.442    48.446    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.601    49.047    
                         clock uncertainty           -0.142    48.905    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.118    49.023    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         49.023    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                 48.712    

Slack (MET) :             48.758ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.642ns (54.524%)  route 0.535ns (45.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.559    -0.953    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.535     0.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124     0.225 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.225    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.442    48.446    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.601    49.047    
                         clock uncertainty           -0.142    48.905    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.077    48.982    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.982    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                 48.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.177    -0.276    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.045    -0.231 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.855    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X52Y53         FDRE (Hold_fdre_C_D)         0.120    -0.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.811%)  route 0.182ns (42.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.182    -0.288    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.101    -0.187 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.855    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X52Y53         FDRE (Hold_fdre_C_D)         0.131    -0.486    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.564%)  route 0.414ns (66.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.414    -0.040    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y54         LUT3 (Prop_lut3_I2_O)        0.045     0.005 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.005    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.855    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X50Y54         FDRE (Hold_fdre_C_D)         0.120    -0.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.503    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2cpu_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X1Y24     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y4      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y4      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y6      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y6      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y5      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y5      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y6      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y33     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y54     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y53     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y53     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y33     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y33     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y33     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y54     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y54     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       47.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.337ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        52.200ns  (logic 20.080ns (38.468%)  route 32.120ns (61.532%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.952    49.157    keyboard0/input_max_reg[10]
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124    49.281 r  keyboard0/input[7]_i_3/O
                         net (fo=2, routed)           1.288    50.569    keyboard0/input_reg[7]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    50.693 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=1, routed)           0.551    51.244    A[7]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.156    98.943    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    98.581    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.581    
                         arrival time                         -51.244    
  -------------------------------------------------------------------
                         slack                                 47.337    

Slack (MET) :             47.551ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.986ns  (logic 20.080ns (38.626%)  route 31.906ns (61.374%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.684    48.889    keyboard0/input_max_reg[10]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124    49.013 r  keyboard0/input[3]_i_2/O
                         net (fo=2, routed)           1.293    50.307    keyboard0/input_reg[3]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    50.431 r  keyboard0/fb_a_addr0_i_3/O
                         net (fo=1, routed)           0.599    51.030    A[3]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.156    98.943    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    98.581    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.581    
                         arrival time                         -51.030    
  -------------------------------------------------------------------
                         slack                                 47.551    

Slack (MET) :             47.630ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.907ns  (logic 20.080ns (38.684%)  route 31.827ns (61.316%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          1.165    49.370    keyboard0/input_max_reg[10]
    SLICE_X45Y51         LUT6 (Prop_lut6_I1_O)        0.124    49.494 r  keyboard0/input[4]_i_2/O
                         net (fo=1, routed)           0.639    50.134    keyboard0/input[4]_i_2_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.124    50.258 r  keyboard0/input[4]_i_1/O
                         net (fo=2, routed)           0.693    50.951    A[4]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.156    98.943    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    98.581    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.581    
                         arrival time                         -50.951    
  -------------------------------------------------------------------
                         slack                                 47.630    

Slack (MET) :             47.648ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.888ns  (logic 20.080ns (38.698%)  route 31.808ns (61.302%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.500    48.705    keyboard0/input_max_reg[10]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    48.829 r  keyboard0/input[5]_i_2/O
                         net (fo=2, routed)           1.387    50.216    keyboard0/input_reg[5]
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.124    50.340 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=1, routed)           0.593    50.933    A[5]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.156    98.943    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362    98.581    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.581    
                         arrival time                         -50.933    
  -------------------------------------------------------------------
                         slack                                 47.648    

Slack (MET) :             47.704ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.832ns  (logic 20.873ns (40.270%)  route 30.959ns (59.730%))
  Logic Levels:           80  (CARRY4=58 LUT1=1 LUT2=4 LUT3=2 LUT4=1 LUT5=11 LUT6=3)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 f  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 r  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 r  input[8]_i_5/O
                         net (fo=4, routed)           0.836    46.050    input[8]_i_5_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.154    46.204 r  input[7]_i_4/O
                         net (fo=3, routed)           0.690    46.894    aD2M4dsP[7]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.327    47.221 r  input[6]_i_5/O
                         net (fo=1, routed)           0.000    47.221    input[6]_i_5_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.622 r  input_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.001    47.623    input_reg[6]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.957 r  input_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.835    48.792    keyboard0/input_max_reg[10]_0[8]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.303    49.095 r  keyboard0/input[9]_i_2/O
                         net (fo=1, routed)           0.981    50.075    keyboard0/input[9]_i_2_n_0
    SLICE_X45Y52         LUT3 (Prop_lut3_I1_O)        0.124    50.199 r  keyboard0/input[9]_i_1/O
                         net (fo=2, routed)           0.677    50.877    A[9]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.156    98.943    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362    98.581    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.581    
                         arrival time                         -50.877    
  -------------------------------------------------------------------
                         slack                                 47.704    

Slack (MET) :             47.809ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.979ns  (logic 20.080ns (38.631%)  route 31.899ns (61.369%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 98.443 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          1.165    49.370    keyboard0/input_max_reg[10]
    SLICE_X45Y51         LUT6 (Prop_lut6_I1_O)        0.124    49.494 r  keyboard0/input[4]_i_2/O
                         net (fo=1, routed)           0.639    50.134    keyboard0/input[4]_i_2_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.124    50.258 r  keyboard0/input[4]_i_1/O
                         net (fo=2, routed)           0.765    51.023    A[4]
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.439    98.443    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
                         clock pessimism              0.601    99.044    
                         clock uncertainty           -0.156    98.888    
    SLICE_X46Y51         FDRE (Setup_fdre_C_D)       -0.056    98.832    input_reg[4]
  -------------------------------------------------------------------
                         required time                         98.832    
                         arrival time                         -51.023    
  -------------------------------------------------------------------
                         slack                                 47.809    

Slack (MET) :             47.879ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.658ns  (logic 20.080ns (38.871%)  route 31.578ns (61.129%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.836    49.041    input[14]_i_4_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I1_O)        0.124    49.165 r  input[0]_i_2/O
                         net (fo=1, routed)           0.594    49.759    keyboard0/input_max_reg[0]_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124    49.883 r  keyboard0/input[0]_i_1/O
                         net (fo=2, routed)           0.818    50.702    A[0]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.156    98.943    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    98.581    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.581    
                         arrival time                         -50.702    
  -------------------------------------------------------------------
                         slack                                 47.879    

Slack (MET) :             47.897ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.640ns  (logic 20.080ns (38.885%)  route 31.560ns (61.115%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.966    49.171    keyboard0/input_max_reg[10]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124    49.295 r  keyboard0/input[2]_i_2/O
                         net (fo=2, routed)           0.861    50.156    keyboard0/input_reg[2]_0
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    50.280 r  keyboard0/fb_a_addr0_i_4/O
                         net (fo=1, routed)           0.403    50.684    A[2]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.156    98.943    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    98.581    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.581    
                         arrival time                         -50.684    
  -------------------------------------------------------------------
                         slack                                 47.897    

Slack (MET) :             47.907ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.630ns  (logic 19.956ns (38.652%)  route 31.674ns (61.348%))
  Logic Levels:           78  (CARRY4=56 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.851    49.056    keyboard0/input_max_reg[10]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124    49.180 r  keyboard0/input[13]_i_1/O
                         net (fo=18, routed)          1.493    50.674    A[13]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.156    98.943    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362    98.581    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.581    
                         arrival time                         -50.674    
  -------------------------------------------------------------------
                         slack                                 47.907    

Slack (MET) :             47.907ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.630ns  (logic 19.956ns (38.652%)  route 31.674ns (61.348%))
  Logic Levels:           78  (CARRY4=56 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.851    49.056    keyboard0/input_max_reg[10]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124    49.180 r  keyboard0/input[13]_i_1/O
                         net (fo=18, routed)          1.493    50.674    A[13]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.156    98.943    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    98.581    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.581    
                         arrival time                         -50.674    
  -------------------------------------------------------------------
                         slack                                 47.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.555    -0.626    keyboard0/clk_cpu
    SLICE_X46Y68         FDRE                                         r  keyboard0/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  keyboard0/ascii_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.346    keyboard0/ascii_reg_n_0_[1]
    SLICE_X46Y66         FDRE                                         r  keyboard0/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.825    -0.865    keyboard0/clk_cpu
    SLICE_X46Y66         FDRE                                         r  keyboard0/ascii_code_reg[1]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.059    -0.551    keyboard0/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prng0/rnd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.932%)  route 0.139ns (52.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.588    -0.593    prng0/clk_cpu
    SLICE_X61Y32         FDRE                                         r  prng0/tmp_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  prng0/tmp_a_reg[4]/Q
                         net (fo=2, routed)           0.139    -0.326    prng0/p_0_in[5]
    SLICE_X62Y32         FDRE                                         r  prng0/rnd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.858    -0.832    prng0/clk_cpu
    SLICE_X62Y32         FDRE                                         r  prng0/rnd_reg[5]/C
                         clock pessimism              0.274    -0.557    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.018    -0.539    prng0/rnd_reg[5]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rng_seed_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prng0/tmp_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.590    -0.591    clk_cpu
    SLICE_X59Y34         FDRE                                         r  rng_seed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  rng_seed_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.311    prng0/Q[11]
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.266 r  prng0/tmp_a[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    prng0/tmp_a[11]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  prng0/tmp_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.859    -0.831    prng0/clk_cpu
    SLICE_X59Y35         FDRE                                         r  prng0/tmp_a_reg[11]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.092    -0.484    prng0/tmp_a_reg[11]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 keyboard0/e0_code_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.341%)  route 0.169ns (47.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.554    -0.627    keyboard0/clk_cpu
    SLICE_X44Y69         FDRE                                         r  keyboard0/e0_code_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  keyboard0/e0_code_reg/Q
                         net (fo=11, routed)          0.169    -0.317    keyboard0/ps2_keyboard_0/e0_code_reg_0
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.045    -0.272 r  keyboard0/ps2_keyboard_0/ascii[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    keyboard0/ps2_keyboard_0_n_10
    SLICE_X46Y68         FDRE                                         r  keyboard0/ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822    -0.867    keyboard0/clk_cpu
    SLICE_X46Y68         FDRE                                         r  keyboard0/ascii_reg[1]/C
                         clock pessimism              0.255    -0.612    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.120    -0.492    keyboard0/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rng_seed_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prng0/tmp_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.636%)  route 0.142ns (43.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.589    -0.592    clk_cpu
    SLICE_X59Y33         FDRE                                         r  rng_seed_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  rng_seed_reg[10]/Q
                         net (fo=1, routed)           0.142    -0.309    prng0/Q[10]
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.264 r  prng0/tmp_a[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    prng0/tmp_a[10]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  prng0/tmp_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.859    -0.831    prng0/clk_cpu
    SLICE_X59Y35         FDRE                                         r  prng0/tmp_a_reg[10]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.091    -0.485    prng0/tmp_a_reg[10]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rng_seed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prng0/tmp_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.083%)  route 0.155ns (44.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.588    -0.593    clk_cpu
    SLICE_X63Y31         FDRE                                         r  rng_seed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  rng_seed_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.297    prng0/Q[2]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.049    -0.248 r  prng0/tmp_a[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    prng0/tmp_a[2]_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  prng0/tmp_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.857    -0.833    prng0/clk_cpu
    SLICE_X62Y31         FDRE                                         r  prng0/tmp_a_reg[2]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.107    -0.473    prng0/tmp_a_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.977%)  route 0.146ns (44.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.554    -0.627    keyboard0/clk_cpu
    SLICE_X45Y69         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.146    -0.340    keyboard0/ps2_keyboard_0/break
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.045    -0.295 r  keyboard0/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000    -0.295    keyboard0/ps2_keyboard_0_n_14
    SLICE_X45Y68         FDRE                                         r  keyboard0/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822    -0.867    keyboard0/clk_cpu
    SLICE_X45Y68         FDRE                                         r  keyboard0/shift_r_reg/C
                         clock pessimism              0.255    -0.612    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.092    -0.520    keyboard0/shift_r_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/caps_lock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.809%)  route 0.147ns (44.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.554    -0.627    keyboard0/clk_cpu
    SLICE_X45Y69         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.147    -0.339    keyboard0/ps2_keyboard_0/break
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.045    -0.294 r  keyboard0/ps2_keyboard_0/caps_lock_i_1/O
                         net (fo=1, routed)           0.000    -0.294    keyboard0/ps2_keyboard_0_n_18
    SLICE_X45Y68         FDRE                                         r  keyboard0/caps_lock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822    -0.867    keyboard0/clk_cpu
    SLICE_X45Y68         FDRE                                         r  keyboard0/caps_lock_reg/C
                         clock pessimism              0.255    -0.612    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.091    -0.521    keyboard0/caps_lock_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.556    -0.625    keyboard0/clk_cpu
    SLICE_X49Y69         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.312    keyboard0/ascii_reg_n_0_[5]
    SLICE_X49Y66         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.826    -0.863    keyboard0/clk_cpu
    SLICE_X49Y66         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.066    -0.542    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/ps2_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/break_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.021%)  route 0.152ns (44.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.553    -0.628    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X44Y70         FDRE                                         r  keyboard0/ps2_keyboard_0/ps2_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  keyboard0/ps2_keyboard_0/ps2_code_reg[7]/Q
                         net (fo=22, routed)          0.152    -0.335    keyboard0/ps2_keyboard_0/ps2_code[7]
    SLICE_X45Y69         LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  keyboard0/ps2_keyboard_0/break_i_1/O
                         net (fo=1, routed)           0.000    -0.290    keyboard0/ps2_keyboard_0_n_12
    SLICE_X45Y69         FDRE                                         r  keyboard0/break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822    -0.868    keyboard0/clk_cpu
    SLICE_X45Y69         FDRE                                         r  keyboard0/break_reg/C
                         clock pessimism              0.255    -0.613    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.092    -0.521    keyboard0/break_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y50     B[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y31     rng_seed_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y31     rng_seed_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y31     rng_seed_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y33     rng_seed_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y42     rom_addr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y42     rom_addr_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y42     rom_addr_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y71     i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y59     msg_index_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y59     msg_index_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y60     msg_index_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X57Y66     msg_reg[12][0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X57Y66     msg_reg[16][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y66     msg_reg[21][1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X57Y66     msg_reg[24][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y31     rng_seed_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y31     rng_seed_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y50     B[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y33     rng_seed_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y42     rom_addr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y42     rom_addr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y42     rom_addr_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y50     game_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y74     i_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y74     i_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y74     i_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y75     i_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider_1
  To Clock:  clk_vga_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 1.708ns (20.553%)  route 6.602ns (79.447%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 7.698 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.555    -0.957    vga0/clk_vga
    SLICE_X49Y61         FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.538 r  vga0/h_count_reg[1]/Q
                         net (fo=27, routed)          1.081     0.543    vga0/h_count_reg_n_0_[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.297     0.840 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.149     0.989    vga0/h_count[10]_i_3_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.124     1.113 r  vga0/h_count[10]_i_1/O
                         net (fo=66, routed)          0.746     1.859    vga0/h_count[10]_i_1_n_0
    SLICE_X48Y61         LUT4 (Prop_lut4_I2_O)        0.124     1.983 r  vga0/v_count[1]_i_1/O
                         net (fo=126, routed)         1.508     3.491    vga0/v_count[1]_i_1_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124     3.615 r  vga0/g20_b4/O
                         net (fo=1, routed)           0.689     4.305    vga0/g20_b4_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  vga0/vgaRed[0]_i_71/O
                         net (fo=1, routed)           0.619     5.048    vga0/vgaRed[0]_i_71_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.124     5.172 r  vga0/vgaRed[0]_i_21/O
                         net (fo=1, routed)           0.808     5.980    vga0/vgaRed[0]_i_21_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.104 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.658     6.762    vga0/vgaRed[0]_i_7_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.886 r  vga0/vgaRed[0]_i_4/O
                         net (fo=1, routed)           0.343     7.229    vga0/vgaRed[0]_i_4_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I3_O)        0.124     7.353 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.353    vga0/vgaRed[0]_i_1_n_0
    SLICE_X47Y61         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.435     7.698    vga0/clk_vga
    SLICE_X47Y61         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.562     8.260    
                         clock uncertainty           -0.114     8.146    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.032     8.178    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 3.074ns (40.506%)  route 4.515ns (59.494%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.216 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.435 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.860     4.295    vga0/v_count_reg[8]_0[1]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.828     5.123 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.123    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.342 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.966     6.308    vga0/fbOutAddr0[13]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.323     6.631 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.631    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.114     8.165    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.075     8.240    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.949ns (41.842%)  route 4.099ns (58.158%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.216 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.435 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.860     4.295    vga0/v_count_reg[8]_0[1]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.938     5.233 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.550     5.783    vga0/fbOutAddr0[12]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.307     6.090 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     6.090    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.114     8.165    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.031     8.196    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 2.872ns (42.071%)  route 3.955ns (57.929%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.216 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.435 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.860     4.295    vga0/v_count_reg[8]_0[1]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873     5.168 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.406     5.574    vga0/fbOutAddr0[11]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.295     5.869 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.869    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.114     8.165    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.075     8.240    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 2.643ns (38.965%)  route 4.140ns (61.035%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.261 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.648     3.909    vga0/fbOutAddr1[0]
    SLICE_X50Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.573     4.482 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.482    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.701 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.803     5.504    vga0/fbOutAddr0[9]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.321     5.825 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.825    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.114     8.165    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.075     8.240    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 2.535ns (37.710%)  route 4.187ns (62.290%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.216 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.435 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.860     4.295    vga0/v_count_reg[8]_0[1]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.525     4.820 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.638     5.458    vga0/fbOutAddr0[10]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.306     5.764 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.764    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.114     8.165    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.029     8.194    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.194    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 2.069ns (31.253%)  route 4.551ns (68.747%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.913 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.862     3.775    vga0/fbOutAddr1_0[7]
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.306     4.081 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.081    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.331 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.000     5.331    vga0/fbOutAddr0[7]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.331     5.662 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.662    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.114     8.165    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.075     8.240    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 2.147ns (33.621%)  route 4.239ns (66.379%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.913 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.862     3.775    vga0/fbOutAddr1_0[7]
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.306     4.081 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.081    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.433 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.688     5.121    vga0/fbOutAddr0[8]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.307     5.428 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.428    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.114     8.165    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.032     8.197    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.856ns (33.063%)  route 3.758ns (66.937%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.556    -0.956    vga0/clk_vga
    SLICE_X49Y60         FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.537 r  vga0/h_count_reg[2]/Q
                         net (fo=24, routed)          1.362     0.825    vga0/h_count_reg_n_0_[2]
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.326     1.151 r  vga0/h_count[7]_i_2/O
                         net (fo=6, routed)           0.636     1.787    vga0/h_count[7]_i_2_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I2_O)        0.327     2.114 f  vga0/fbOutAddr[8]_i_8/O
                         net (fo=1, routed)           0.452     2.565    vga0/fbOutAddr[8]_i_8_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.689 r  vga0/fbOutAddr[8]_i_7/O
                         net (fo=2, routed)           0.804     3.494    vga0/fbOutAddr[8]_i_7_n_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.124     3.618 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.618    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.848 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.504     4.352    vga0/fbOutAddr0[6]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.306     4.658 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.658    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.562     8.265    
                         clock uncertainty           -0.114     8.151    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.031     8.182    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.182    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.320ns (24.488%)  route 4.070ns (75.512%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 7.702 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.556    -0.956    vga0/clk_vga
    SLICE_X49Y60         FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.537 f  vga0/h_count_reg[2]/Q
                         net (fo=24, routed)          1.362     0.825    vga0/h_count_reg_n_0_[2]
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.326     1.151 f  vga0/h_count[7]_i_2/O
                         net (fo=6, routed)           0.688     1.839    vga0/h_count[7]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I3_O)        0.327     2.166 r  vga0/fbOutAddr[4]_i_3/O
                         net (fo=1, routed)           0.612     2.778    vga0/fbOutAddr[4]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I3_O)        0.124     2.902 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.394     3.295    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X52Y62         LUT5 (Prop_lut5_I4_O)        0.124     3.419 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          1.015     4.434    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  vga0/fbOutAddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439     7.702    vga0/clk_vga
    SLICE_X49Y59         FDRE                                         r  vga0/fbOutAddr_reg[3]/C
                         clock pessimism              0.576     8.278    
                         clock uncertainty           -0.114     8.164    
    SLICE_X49Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.959    vga0/fbOutAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.959    
                         arrival time                          -4.434    
  -------------------------------------------------------------------
                         slack                                  3.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.163%)  route 0.297ns (67.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    vga0/clk_vga
    SLICE_X51Y59         FDRE                                         r  vga0/fbOutAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga0/fbOutAddr_reg[5]/Q
                         net (fo=3, routed)           0.297    -0.180    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[5]
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.874    -0.815    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.541    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.358    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.092%)  route 0.298ns (67.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    vga0/clk_vga
    SLICE_X51Y59         FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.298    -0.179    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.874    -0.815    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.541    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.358    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.038%)  route 0.313ns (68.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/fbOutAddr_reg[8]/Q
                         net (fo=3, routed)           0.313    -0.165    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[8]
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.874    -0.815    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.541    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.358    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.234%)  route 0.124ns (46.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.124    -0.353    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.066    -0.552    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.267%)  route 0.281ns (68.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  vga0/fbOutAddr_reg[9]/Q
                         net (fo=3, routed)           0.281    -0.210    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[9]
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.874    -0.815    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.541    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130    -0.411    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.737%)  route 0.288ns (69.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  vga0/fbOutAddr_reg[7]/Q
                         net (fo=3, routed)           0.288    -0.203    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.539    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.409    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.486%)  route 0.149ns (44.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X51Y61         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/h_count_reg[3]/Q
                         net (fo=16, routed)          0.149    -0.329    vga0/h_count_reg_n_0_[3]
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.045    -0.284 r  vga0/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    vga0/h_count[5]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  vga0/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.831    -0.858    vga0/clk_vga
    SLICE_X49Y61         FDRE                                         r  vga0/h_count_reg[5]/C
                         clock pessimism              0.275    -0.583    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.091    -0.492    vga0/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.135%)  route 0.164ns (46.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X53Y61         FDRE                                         r  vga0/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/h_count_reg[10]/Q
                         net (fo=5, routed)           0.164    -0.314    vga0/h_count_reg_n_0_[10]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  vga0/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.269    vga0/hSync_i_1_n_0
    SLICE_X52Y59         FDRE                                         r  vga0/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.833    -0.856    vga0/clk_vga
    SLICE_X52Y59         FDRE                                         r  vga0/hSync_reg/C
                         clock pessimism              0.254    -0.602    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.120    -0.482    vga0/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.568%)  route 0.320ns (69.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X48Y60         FDRE                                         r  vga0/fbOutAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/fbOutAddr_reg[1]/Q
                         net (fo=3, routed)           0.320    -0.158    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.559    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.376    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.714%)  route 0.155ns (52.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y58         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.155    -0.323    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.057    -0.545    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_ClockDivider_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y24     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y10     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y57     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y57     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y57     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y58     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y57     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y61     vga0/char_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y61     vga0/char_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y62     vga0/char_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y62     vga0/char_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y60     vga0/fbOutAddr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y60     vga0/fbOutAddr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y61     vga0/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y61     vga0/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y61     vga0/h_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y61     vga0/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y61     vga0/char_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y61     vga0/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y61     vga0/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y61     vga0/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y61     vga0/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y61     vga0/h_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y61     vga0/h_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y61     vga0/v_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y61     vga0/v_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y57     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider_1
  To Clock:  clkfbout_ClockDivider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       44.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.507ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.456ns (10.213%)  route 4.009ns (89.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 48.483 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           4.009     3.523    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.479    48.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.882    
                         clock uncertainty           -0.285    48.596    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    48.030    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.030    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 44.507    

Slack (MET) :             44.687ns  (required time - arrival time)
  Source:                 rom_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.580ns (13.348%)  route 3.765ns (86.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 48.486 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.636    -0.876    clk_cpu
    SLICE_X58Y41         FDRE                                         r  rom_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  rom_addr_reg[14]/Q
                         net (fo=9, routed)           2.682     2.263    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[14]
    SLICE_X48Y30         LUT3 (Prop_lut3_I1_O)        0.124     2.387 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.083     3.470    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.482    48.486    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.885    
                         clock uncertainty           -0.285    48.599    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.156    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.156    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                 44.687    

Slack (MET) :             44.748ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.456ns (10.796%)  route 3.768ns (89.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 48.483 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y42         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           3.768     3.282    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.479    48.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.882    
                         clock uncertainty           -0.285    48.596    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.030    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.030    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 44.748    

Slack (MET) :             44.753ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.456ns (10.808%)  route 3.763ns (89.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 48.483 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           3.763     3.278    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.479    48.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.882    
                         clock uncertainty           -0.285    48.596    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    48.030    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.030    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                 44.753    

Slack (MET) :             44.833ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.580ns (13.568%)  route 3.695ns (86.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 48.495 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.569    -0.943    clk_cpu
    SLICE_X57Y39         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  rom_addr_reg[13]/Q
                         net (fo=10, routed)          2.660     2.173    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[13]
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.124     2.297 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.035     3.332    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.491    48.495    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.894    
                         clock uncertainty           -0.285    48.608    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.165    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.165    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                 44.833    

Slack (MET) :             44.848ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.456ns (11.057%)  route 3.668ns (88.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 48.483 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           3.668     3.182    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.479    48.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.882    
                         clock uncertainty           -0.285    48.596    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    48.030    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.030    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                 44.848    

Slack (MET) :             44.848ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.456ns (11.050%)  route 3.671ns (88.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 48.486 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           3.671     3.185    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y5          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.482    48.486    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.885    
                         clock uncertainty           -0.285    48.599    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    48.033    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.033    
                         arrival time                          -3.185    
  -------------------------------------------------------------------
                         slack                                 44.848    

Slack (MET) :             44.857ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.456ns (11.076%)  route 3.661ns (88.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           3.661     3.176    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.481    48.485    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.884    
                         clock uncertainty           -0.285    48.598    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    48.032    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.032    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                 44.857    

Slack (MET) :             44.936ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.642ns (15.379%)  route 3.532ns (84.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.559    -0.953    clk_cpu
    SLICE_X54Y53         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           2.190     1.755    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    SLICE_X52Y53         LUT3 (Prop_lut3_I0_O)        0.124     1.879 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.342     3.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.483    48.488    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.886    
                         clock uncertainty           -0.285    48.601    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.158    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.158    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                 44.936    

Slack (MET) :             44.939ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.456ns (11.302%)  route 3.579ns (88.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y42         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           3.579     3.093    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.481    48.485    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.884    
                         clock uncertainty           -0.285    48.598    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.032    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.032    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                 44.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.209ns (22.986%)  route 0.700ns (77.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.566    -0.615    clk_cpu
    SLICE_X56Y53         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.700     0.249    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.294 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.855    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.015    
    SLICE_X50Y54         FDRE (Hold_fdre_C_D)         0.120     0.105    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.164ns (14.470%)  route 0.969ns (85.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.564    -0.617    clk_cpu
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           0.969     0.516    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.285     0.027    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.323    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.323    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.164ns (16.048%)  route 0.858ns (83.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.566    -0.615    clk_cpu
    SLICE_X56Y53         FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.858     0.407    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.285     0.026    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.209    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.352%)  route 1.001ns (87.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.565    -0.616    clk_cpu
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.001     0.525    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.285     0.026    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.322    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.164ns (15.903%)  route 0.867ns (84.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.565    -0.616    clk_cpu
    SLICE_X54Y51         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.867     0.415    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.285     0.026    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.209    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.164ns (15.901%)  route 0.867ns (84.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.565    -0.616    clk_cpu
    SLICE_X54Y51         FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.867     0.415    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.285     0.026    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.209    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.141ns (16.397%)  route 0.719ns (83.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.592    -0.589    clk_cpu
    SLICE_X58Y39         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rom_addr_reg[11]/Q
                         net (fo=10, routed)          0.719     0.271    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X57Y33         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.830    -0.860    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X57Y33         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.285    -0.019    
    SLICE_X57Y33         FDRE (Hold_fdre_C_D)         0.070     0.051    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.141ns (13.886%)  route 0.874ns (86.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.592    -0.589    clk_cpu
    SLICE_X59Y39         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rom_addr_reg[0]/Q
                         net (fo=9, routed)           0.874     0.426    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y6          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.871    -0.818    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.285     0.022    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.205    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.499%)  route 0.904ns (86.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.567    -0.614    clk_cpu
    SLICE_X57Y52         FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.904     0.430    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.285     0.026    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.209    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.436%)  route 0.908ns (86.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.567    -0.614    clk_cpu
    SLICE_X57Y42         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  rom_addr_reg[7]/Q
                         net (fo=8, routed)           0.908     0.435    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y14         RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.812    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.211    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       48.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.229ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.642ns (37.794%)  route 1.057ns (62.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.559    -0.953    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           1.057     0.622    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.746 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.746    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.442    48.446    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.601    49.047    
                         clock uncertainty           -0.150    48.897    
    SLICE_X50Y54         FDRE (Setup_fdre_C_D)        0.077    48.974    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.974    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                 48.229    

Slack (MET) :             48.705ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.765ns (60.536%)  route 0.499ns (39.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.559    -0.953    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.478    -0.475 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.499     0.024    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.287     0.311 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.442    48.446    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.601    49.047    
                         clock uncertainty           -0.150    48.897    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.118    49.015    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         49.015    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                 48.705    

Slack (MET) :             48.750ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.642ns (54.524%)  route 0.535ns (45.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.559    -0.953    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.535     0.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124     0.225 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.225    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.442    48.446    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.601    49.047    
                         clock uncertainty           -0.150    48.897    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.077    48.974    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.974    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                 48.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.177    -0.276    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.045    -0.231 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.855    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X52Y53         FDRE (Hold_fdre_C_D)         0.120    -0.348    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.811%)  route 0.182ns (42.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.182    -0.288    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.101    -0.187 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.855    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X52Y53         FDRE (Hold_fdre_C_D)         0.131    -0.337    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.564%)  route 0.414ns (66.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.414    -0.040    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y54         LUT3 (Prop_lut3_I2_O)        0.045     0.005 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.005    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.855    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X50Y54         FDRE (Hold_fdre_C_D)         0.120    -0.348    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.353    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       44.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.517ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.456ns (10.213%)  route 4.009ns (89.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 48.483 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           4.009     3.523    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.479    48.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.882    
                         clock uncertainty           -0.276    48.606    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    48.040    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.040    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 44.517    

Slack (MET) :             44.696ns  (required time - arrival time)
  Source:                 rom_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.580ns (13.348%)  route 3.765ns (86.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 48.486 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.636    -0.876    clk_cpu
    SLICE_X58Y41         FDRE                                         r  rom_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  rom_addr_reg[14]/Q
                         net (fo=9, routed)           2.682     2.263    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[14]
    SLICE_X48Y30         LUT3 (Prop_lut3_I1_O)        0.124     2.387 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.083     3.470    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.482    48.486    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.885    
                         clock uncertainty           -0.276    48.609    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.166    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.166    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                 44.696    

Slack (MET) :             44.758ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.456ns (10.796%)  route 3.768ns (89.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 48.483 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y42         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           3.768     3.282    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.479    48.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.882    
                         clock uncertainty           -0.276    48.606    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.040    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.040    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 44.758    

Slack (MET) :             44.762ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.456ns (10.808%)  route 3.763ns (89.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 48.483 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           3.763     3.278    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.479    48.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.882    
                         clock uncertainty           -0.276    48.606    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    48.040    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.040    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                 44.762    

Slack (MET) :             44.843ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.580ns (13.568%)  route 3.695ns (86.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 48.495 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.569    -0.943    clk_cpu
    SLICE_X57Y39         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  rom_addr_reg[13]/Q
                         net (fo=10, routed)          2.660     2.173    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[13]
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.124     2.297 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.035     3.332    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.491    48.495    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.894    
                         clock uncertainty           -0.276    48.618    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.175    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.175    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                 44.843    

Slack (MET) :             44.858ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.456ns (11.057%)  route 3.668ns (88.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 48.483 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           3.668     3.182    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.479    48.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.882    
                         clock uncertainty           -0.276    48.606    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    48.040    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.040    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                 44.858    

Slack (MET) :             44.858ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.456ns (11.050%)  route 3.671ns (88.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 48.486 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           3.671     3.185    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y5          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.482    48.486    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.885    
                         clock uncertainty           -0.276    48.609    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    48.043    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.043    
                         arrival time                          -3.185    
  -------------------------------------------------------------------
                         slack                                 44.858    

Slack (MET) :             44.866ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.456ns (11.076%)  route 3.661ns (88.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           3.661     3.176    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.481    48.485    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.884    
                         clock uncertainty           -0.276    48.608    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    48.042    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.042    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                 44.866    

Slack (MET) :             44.946ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.642ns (15.379%)  route 3.532ns (84.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.559    -0.953    clk_cpu
    SLICE_X54Y53         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           2.190     1.755    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    SLICE_X52Y53         LUT3 (Prop_lut3_I0_O)        0.124     1.879 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.342     3.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.483    48.488    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.886    
                         clock uncertainty           -0.276    48.610    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.167    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.167    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                 44.946    

Slack (MET) :             44.949ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.456ns (11.302%)  route 3.579ns (88.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y42         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           3.579     3.093    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.481    48.485    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.884    
                         clock uncertainty           -0.276    48.608    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.042    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.042    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                 44.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.209ns (22.986%)  route 0.700ns (77.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.566    -0.615    clk_cpu
    SLICE_X56Y53         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.700     0.249    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.294 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.855    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X50Y54         FDRE (Hold_fdre_C_D)         0.120     0.096    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.164ns (14.470%)  route 0.969ns (85.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.564    -0.617    clk_cpu
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           0.969     0.516    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.276     0.017    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.313    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.164ns (16.048%)  route 0.858ns (83.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.566    -0.615    clk_cpu
    SLICE_X56Y53         FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.858     0.407    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.276     0.016    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.199    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.352%)  route 1.001ns (87.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.565    -0.616    clk_cpu
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.001     0.525    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.276     0.016    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.312    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.312    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.164ns (15.903%)  route 0.867ns (84.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.565    -0.616    clk_cpu
    SLICE_X54Y51         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.867     0.415    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.276     0.016    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.199    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.164ns (15.901%)  route 0.867ns (84.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.565    -0.616    clk_cpu
    SLICE_X54Y51         FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.867     0.415    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.276     0.016    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.199    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.141ns (16.397%)  route 0.719ns (83.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.592    -0.589    clk_cpu
    SLICE_X58Y39         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rom_addr_reg[11]/Q
                         net (fo=10, routed)          0.719     0.271    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X57Y33         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.830    -0.860    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X57Y33         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X57Y33         FDRE (Hold_fdre_C_D)         0.070     0.041    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.141ns (13.886%)  route 0.874ns (86.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.592    -0.589    clk_cpu
    SLICE_X59Y39         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rom_addr_reg[0]/Q
                         net (fo=9, routed)           0.874     0.426    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y6          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.871    -0.818    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.276     0.012    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.195    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.499%)  route 0.904ns (86.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.567    -0.614    clk_cpu
    SLICE_X57Y52         FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.904     0.430    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.276     0.016    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.199    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.436%)  route 0.908ns (86.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.567    -0.614    clk_cpu
    SLICE_X57Y42         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  rom_addr_reg[7]/Q
                         net (fo=8, routed)           0.908     0.435    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y14         RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.812    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.201    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.234    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       42.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.195ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.357ns  (logic 2.950ns (40.097%)  route 4.407ns (59.903%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.074    52.612    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[3]
    SLICE_X50Y28         LUT6 (Prop_lut6_I5_O)        0.124    52.736 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.188    53.924    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.124    54.048 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.662    55.710    keyboard0/douta[3]
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.124    55.834 r  keyboard0/fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.483    56.317    keyboard0/fb_a_dat_in[3]_i_4_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.124    56.441 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    56.441    keyboard0_n_48
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X52Y55         FDRE (Setup_fdre_C_D)        0.077    98.636    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.636    
                         arrival time                         -56.441    
  -------------------------------------------------------------------
                         slack                                 42.195    

Slack (MET) :             42.390ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.162ns  (logic 2.950ns (41.190%)  route 4.212ns (58.810%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.257    52.795    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[1]
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    52.919 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.046    53.965    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I4_O)        0.124    54.089 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.457    55.546    keyboard0/douta[1]
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    55.670 r  keyboard0/fb_a_dat_in[1]_i_3/O
                         net (fo=1, routed)           0.452    56.122    keyboard0/fb_a_dat_in[1]_i_3_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124    56.246 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    56.246    keyboard0_n_50
    SLICE_X50Y53         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X50Y53         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X50Y53         FDRE (Setup_fdre_C_D)        0.077    98.636    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.636    
                         arrival time                         -56.246    
  -------------------------------------------------------------------
                         slack                                 42.390    

Slack (MET) :             42.541ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.048ns  (logic 3.035ns (43.061%)  route 4.013ns (56.939%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.437    52.975    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    53.099 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.044    54.143    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I4_O)        0.124    54.267 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.532    55.799    keyboard0/douta[2]
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.124    55.923 r  keyboard0/fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.000    55.923    keyboard0/fb_a_dat_in[2]_i_2_n_0
    SLICE_X52Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    56.132 r  keyboard0/fb_a_dat_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    56.132    keyboard0_n_49
    SLICE_X52Y50         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.443    98.447    clk_cpu
    SLICE_X52Y50         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X52Y50         FDRE (Setup_fdre_C_D)        0.113    98.673    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.673    
                         arrival time                         -56.132    
  -------------------------------------------------------------------
                         slack                                 42.541    

Slack (MET) :             42.743ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.786ns  (logic 3.038ns (44.766%)  route 3.748ns (55.234%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 49.094 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    49.094    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.548 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.213    52.761    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.124    52.885 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.842    53.727    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124    53.851 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.693    55.544    keyboard0/douta[0]
    SLICE_X51Y55         LUT6 (Prop_lut6_I2_O)        0.124    55.668 r  keyboard0/fb_a_dat_in[0]_i_2/O
                         net (fo=1, routed)           0.000    55.668    keyboard0/fb_a_dat_in[0]_i_2_n_0
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    55.880 r  keyboard0/fb_a_dat_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    55.880    keyboard0_n_51
    SLICE_X51Y55         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X51Y55         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X51Y55         FDRE (Setup_fdre_C_D)        0.064    98.623    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.623    
                         arrival time                         -55.880    
  -------------------------------------------------------------------
                         slack                                 42.743    

Slack (MET) :             42.820ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.768ns  (logic 3.035ns (44.844%)  route 3.733ns (55.156%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.421    52.959    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    53.083 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.155    54.238    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.124    54.362 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.157    55.519    keyboard0/douta[6]
    SLICE_X50Y55         LUT5 (Prop_lut5_I4_O)        0.124    55.643 r  keyboard0/fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.000    55.643    keyboard0/fb_a_dat_in[6]_i_2_n_0
    SLICE_X50Y55         MUXF7 (Prop_muxf7_I0_O)      0.209    55.852 r  keyboard0/fb_a_dat_in_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    55.852    keyboard0_n_45
    SLICE_X50Y55         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X50Y55         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X50Y55         FDRE (Setup_fdre_C_D)        0.113    98.672    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.672    
                         arrival time                         -55.852    
  -------------------------------------------------------------------
                         slack                                 42.820    

Slack (MET) :             42.918ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.588ns  (logic 2.826ns (42.897%)  route 3.762ns (57.103%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 49.083 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.595    49.083    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.537 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.232    52.769    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[7]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.124    52.893 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.960    53.854    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.124    53.978 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.569    55.547    rom_dat[7]
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124    55.671 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    55.671    fb_a_dat_in[7]_i_2_n_0
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.443    98.447    clk_cpu
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)        0.029    98.589    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -55.671    
  -------------------------------------------------------------------
                         slack                                 42.918    

Slack (MET) :             42.946ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.560ns  (logic 2.950ns (44.967%)  route 3.610ns (55.033%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.266    52.804    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[5]
    SLICE_X50Y28         LUT6 (Prop_lut6_I5_O)        0.124    52.928 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.991    53.919    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.124    54.043 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.880    54.923    keyboard0/douta[5]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.124    55.047 r  keyboard0/fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.473    55.520    keyboard0/fb_a_dat_in[5]_i_4_n_0
    SLICE_X51Y54         LUT5 (Prop_lut5_I3_O)        0.124    55.644 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.644    keyboard0_n_46
    SLICE_X51Y54         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X51Y54         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X51Y54         FDRE (Setup_fdre_C_D)        0.031    98.590    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -55.644    
  -------------------------------------------------------------------
                         slack                                 42.946    

Slack (MET) :             43.400ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.143ns  (logic 2.826ns (46.000%)  route 3.317ns (54.000%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 49.094 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    49.094    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.548 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.208    52.756    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.124    52.880 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.157    54.037    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.124    54.161 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.952    55.113    keyboard0/douta[4]
    SLICE_X50Y51         LUT5 (Prop_lut5_I3_O)        0.124    55.237 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    55.237    keyboard0_n_47
    SLICE_X50Y51         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.443    98.447    clk_cpu
    SLICE_X50Y51         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.077    98.637    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.637    
                         arrival time                         -55.237    
  -------------------------------------------------------------------
                         slack                                 43.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.254ns (30.304%)  route 0.584ns (69.696%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.210    -0.246    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.201 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.374     0.174    keyboard0/douta[4]
    SLICE_X50Y51         LUT5 (Prop_lut5_I3_O)        0.045     0.219 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.219    keyboard0_n_47
    SLICE_X50Y51         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.835    -0.854    clk_cpu
    SLICE_X50Y51         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.285    -0.014    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.120     0.106    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.316ns (32.500%)  route 0.656ns (67.500%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.202    -0.254    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X50Y34         LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.455     0.246    keyboard0/douta[6]
    SLICE_X50Y55         LUT5 (Prop_lut5_I4_O)        0.045     0.291 r  keyboard0/fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.000     0.291    keyboard0/fb_a_dat_in[6]_i_2_n_0
    SLICE_X50Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     0.353 r  keyboard0/fb_a_dat_in_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.353    keyboard0_n_45
    SLICE_X50Y55         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X50Y55         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.015    
    SLICE_X50Y55         FDRE (Hold_fdre_C_D)         0.134     0.119    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.336ns (34.927%)  route 0.626ns (65.073%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.140    -0.330    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y54         LUT6 (Prop_lut6_I3_O)        0.098    -0.232 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.191    -0.041    douta[7]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.004 f  fb_a_dat_in[7]_i_3/O
                         net (fo=1, routed)           0.295     0.300    fb_a_dat_in[7]_i_3_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.345 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.345    fb_a_dat_in[7]_i_2_n_0
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.835    -0.854    clk_cpu
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.285    -0.014    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.091     0.077    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.254ns (24.949%)  route 0.764ns (75.051%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.319    -0.134    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.089 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.445     0.356    keyboard0/bbstub_douta[4][1]
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.401 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.401    keyboard0_n_48
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.015    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.120     0.105    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.299ns (29.222%)  route 0.724ns (70.778%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.214    -0.242    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.197 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.355     0.159    keyboard0/douta[5]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.204 r  keyboard0/fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.155     0.359    keyboard0/fb_a_dat_in[5]_i_4_n_0
    SLICE_X51Y54         LUT5 (Prop_lut5_I3_O)        0.045     0.404 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.404    keyboard0_n_46
    SLICE_X51Y54         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X51Y54         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.015    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.092     0.077    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.316ns (29.318%)  route 0.762ns (70.682%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.186    -0.270    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y33         LUT5 (Prop_lut5_I1_O)        0.045    -0.225 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.576     0.351    keyboard0/douta[2]
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.396 r  keyboard0/fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.000     0.396    keyboard0/fb_a_dat_in[2]_i_2_n_0
    SLICE_X52Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     0.458 r  keyboard0/fb_a_dat_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.458    keyboard0_n_49
    SLICE_X52Y50         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.835    -0.854    clk_cpu
    SLICE_X52Y50         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.285    -0.014    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     0.120    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.254ns (23.695%)  route 0.818ns (76.305%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.488     0.035    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y53         LUT6 (Prop_lut6_I1_O)        0.045     0.080 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.329     0.410    keyboard0/bbstub_douta[4][0]
    SLICE_X50Y53         LUT6 (Prop_lut6_I3_O)        0.045     0.455 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.455    keyboard0_n_50
    SLICE_X50Y53         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X50Y53         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.015    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.120     0.105    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.316ns (28.241%)  route 0.803ns (71.759%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.155    -0.301    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X50Y33         LUT5 (Prop_lut5_I3_O)        0.045    -0.256 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.648     0.393    keyboard0/douta[0]
    SLICE_X51Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.438 r  keyboard0/fb_a_dat_in[0]_i_2/O
                         net (fo=1, routed)           0.000     0.438    keyboard0/fb_a_dat_in[0]_i_2_n_0
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     0.500 r  keyboard0/fb_a_dat_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.500    keyboard0_n_51
    SLICE_X51Y55         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X51Y55         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.015    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.105     0.090    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.409    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       42.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.195ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.357ns  (logic 2.950ns (40.097%)  route 4.407ns (59.903%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.074    52.612    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[3]
    SLICE_X50Y28         LUT6 (Prop_lut6_I5_O)        0.124    52.736 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.188    53.924    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.124    54.048 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.662    55.710    keyboard0/douta[3]
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.124    55.834 r  keyboard0/fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.483    56.317    keyboard0/fb_a_dat_in[3]_i_4_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.124    56.441 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    56.441    keyboard0_n_48
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X52Y55         FDRE (Setup_fdre_C_D)        0.077    98.636    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.636    
                         arrival time                         -56.441    
  -------------------------------------------------------------------
                         slack                                 42.195    

Slack (MET) :             42.390ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.162ns  (logic 2.950ns (41.190%)  route 4.212ns (58.810%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.257    52.795    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[1]
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    52.919 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.046    53.965    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I4_O)        0.124    54.089 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.457    55.546    keyboard0/douta[1]
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    55.670 r  keyboard0/fb_a_dat_in[1]_i_3/O
                         net (fo=1, routed)           0.452    56.122    keyboard0/fb_a_dat_in[1]_i_3_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124    56.246 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    56.246    keyboard0_n_50
    SLICE_X50Y53         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X50Y53         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X50Y53         FDRE (Setup_fdre_C_D)        0.077    98.636    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.636    
                         arrival time                         -56.246    
  -------------------------------------------------------------------
                         slack                                 42.390    

Slack (MET) :             42.541ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.048ns  (logic 3.035ns (43.061%)  route 4.013ns (56.939%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.437    52.975    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    53.099 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.044    54.143    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I4_O)        0.124    54.267 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.532    55.799    keyboard0/douta[2]
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.124    55.923 r  keyboard0/fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.000    55.923    keyboard0/fb_a_dat_in[2]_i_2_n_0
    SLICE_X52Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    56.132 r  keyboard0/fb_a_dat_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    56.132    keyboard0_n_49
    SLICE_X52Y50         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.443    98.447    clk_cpu
    SLICE_X52Y50         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X52Y50         FDRE (Setup_fdre_C_D)        0.113    98.673    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.673    
                         arrival time                         -56.132    
  -------------------------------------------------------------------
                         slack                                 42.541    

Slack (MET) :             42.743ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.786ns  (logic 3.038ns (44.766%)  route 3.748ns (55.234%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 49.094 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    49.094    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.548 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.213    52.761    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.124    52.885 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.842    53.727    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124    53.851 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.693    55.544    keyboard0/douta[0]
    SLICE_X51Y55         LUT6 (Prop_lut6_I2_O)        0.124    55.668 r  keyboard0/fb_a_dat_in[0]_i_2/O
                         net (fo=1, routed)           0.000    55.668    keyboard0/fb_a_dat_in[0]_i_2_n_0
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    55.880 r  keyboard0/fb_a_dat_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    55.880    keyboard0_n_51
    SLICE_X51Y55         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X51Y55         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X51Y55         FDRE (Setup_fdre_C_D)        0.064    98.623    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.623    
                         arrival time                         -55.880    
  -------------------------------------------------------------------
                         slack                                 42.743    

Slack (MET) :             42.820ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.768ns  (logic 3.035ns (44.844%)  route 3.733ns (55.156%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.421    52.959    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    53.083 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.155    54.238    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.124    54.362 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.157    55.519    keyboard0/douta[6]
    SLICE_X50Y55         LUT5 (Prop_lut5_I4_O)        0.124    55.643 r  keyboard0/fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.000    55.643    keyboard0/fb_a_dat_in[6]_i_2_n_0
    SLICE_X50Y55         MUXF7 (Prop_muxf7_I0_O)      0.209    55.852 r  keyboard0/fb_a_dat_in_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    55.852    keyboard0_n_45
    SLICE_X50Y55         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X50Y55         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X50Y55         FDRE (Setup_fdre_C_D)        0.113    98.672    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.672    
                         arrival time                         -55.852    
  -------------------------------------------------------------------
                         slack                                 42.820    

Slack (MET) :             42.918ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.588ns  (logic 2.826ns (42.897%)  route 3.762ns (57.103%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 49.083 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.595    49.083    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.537 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.232    52.769    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[7]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.124    52.893 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.960    53.854    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.124    53.978 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.569    55.547    rom_dat[7]
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124    55.671 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    55.671    fb_a_dat_in[7]_i_2_n_0
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.443    98.447    clk_cpu
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)        0.029    98.589    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -55.671    
  -------------------------------------------------------------------
                         slack                                 42.918    

Slack (MET) :             42.946ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.560ns  (logic 2.950ns (44.967%)  route 3.610ns (55.033%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.266    52.804    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[5]
    SLICE_X50Y28         LUT6 (Prop_lut6_I5_O)        0.124    52.928 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.991    53.919    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.124    54.043 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.880    54.923    keyboard0/douta[5]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.124    55.047 r  keyboard0/fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.473    55.520    keyboard0/fb_a_dat_in[5]_i_4_n_0
    SLICE_X51Y54         LUT5 (Prop_lut5_I3_O)        0.124    55.644 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.644    keyboard0_n_46
    SLICE_X51Y54         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X51Y54         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X51Y54         FDRE (Setup_fdre_C_D)        0.031    98.590    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -55.644    
  -------------------------------------------------------------------
                         slack                                 42.946    

Slack (MET) :             43.400ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.143ns  (logic 2.826ns (46.000%)  route 3.317ns (54.000%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 49.094 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    49.094    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.548 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.208    52.756    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.124    52.880 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.157    54.037    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.124    54.161 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.952    55.113    keyboard0/douta[4]
    SLICE_X50Y51         LUT5 (Prop_lut5_I3_O)        0.124    55.237 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    55.237    keyboard0_n_47
    SLICE_X50Y51         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.443    98.447    clk_cpu
    SLICE_X50Y51         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.077    98.637    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.637    
                         arrival time                         -55.237    
  -------------------------------------------------------------------
                         slack                                 43.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.254ns (30.304%)  route 0.584ns (69.696%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.210    -0.246    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.201 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.374     0.174    keyboard0/douta[4]
    SLICE_X50Y51         LUT5 (Prop_lut5_I3_O)        0.045     0.219 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.219    keyboard0_n_47
    SLICE_X50Y51         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.835    -0.854    clk_cpu
    SLICE_X50Y51         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.285    -0.014    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.120     0.106    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.316ns (32.500%)  route 0.656ns (67.500%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.202    -0.254    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X50Y34         LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.455     0.246    keyboard0/douta[6]
    SLICE_X50Y55         LUT5 (Prop_lut5_I4_O)        0.045     0.291 r  keyboard0/fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.000     0.291    keyboard0/fb_a_dat_in[6]_i_2_n_0
    SLICE_X50Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     0.353 r  keyboard0/fb_a_dat_in_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.353    keyboard0_n_45
    SLICE_X50Y55         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X50Y55         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.015    
    SLICE_X50Y55         FDRE (Hold_fdre_C_D)         0.134     0.119    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.336ns (34.927%)  route 0.626ns (65.073%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.140    -0.330    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y54         LUT6 (Prop_lut6_I3_O)        0.098    -0.232 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.191    -0.041    douta[7]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.004 f  fb_a_dat_in[7]_i_3/O
                         net (fo=1, routed)           0.295     0.300    fb_a_dat_in[7]_i_3_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.345 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.345    fb_a_dat_in[7]_i_2_n_0
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.835    -0.854    clk_cpu
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.285    -0.014    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.091     0.077    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.254ns (24.949%)  route 0.764ns (75.051%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.319    -0.134    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.089 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.445     0.356    keyboard0/bbstub_douta[4][1]
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.401 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.401    keyboard0_n_48
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.015    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.120     0.105    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.299ns (29.222%)  route 0.724ns (70.778%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.214    -0.242    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.197 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.355     0.159    keyboard0/douta[5]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.204 r  keyboard0/fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.155     0.359    keyboard0/fb_a_dat_in[5]_i_4_n_0
    SLICE_X51Y54         LUT5 (Prop_lut5_I3_O)        0.045     0.404 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.404    keyboard0_n_46
    SLICE_X51Y54         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X51Y54         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.015    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.092     0.077    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.316ns (29.318%)  route 0.762ns (70.682%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.186    -0.270    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y33         LUT5 (Prop_lut5_I1_O)        0.045    -0.225 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.576     0.351    keyboard0/douta[2]
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.396 r  keyboard0/fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.000     0.396    keyboard0/fb_a_dat_in[2]_i_2_n_0
    SLICE_X52Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     0.458 r  keyboard0/fb_a_dat_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.458    keyboard0_n_49
    SLICE_X52Y50         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.835    -0.854    clk_cpu
    SLICE_X52Y50         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.285    -0.014    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     0.120    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.254ns (23.695%)  route 0.818ns (76.305%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.488     0.035    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y53         LUT6 (Prop_lut6_I1_O)        0.045     0.080 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.329     0.410    keyboard0/bbstub_douta[4][0]
    SLICE_X50Y53         LUT6 (Prop_lut6_I3_O)        0.045     0.455 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.455    keyboard0_n_50
    SLICE_X50Y53         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X50Y53         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.015    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.120     0.105    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.316ns (28.241%)  route 0.803ns (71.759%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.155    -0.301    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X50Y33         LUT5 (Prop_lut5_I3_O)        0.045    -0.256 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.648     0.393    keyboard0/douta[0]
    SLICE_X51Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.438 r  keyboard0/fb_a_dat_in[0]_i_2/O
                         net (fo=1, routed)           0.000     0.438    keyboard0/fb_a_dat_in[0]_i_2_n_0
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     0.500 r  keyboard0/fb_a_dat_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.500    keyboard0_n_51
    SLICE_X51Y55         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X51Y55         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.015    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.105     0.090    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.409    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       47.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.327ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        52.200ns  (logic 20.080ns (38.468%)  route 32.120ns (61.532%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.952    49.157    keyboard0/input_max_reg[10]
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124    49.281 r  keyboard0/input[7]_i_3/O
                         net (fo=2, routed)           1.288    50.569    keyboard0/input_reg[7]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    50.693 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=1, routed)           0.551    51.244    A[7]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -51.244    
  -------------------------------------------------------------------
                         slack                                 47.327    

Slack (MET) :             47.541ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.986ns  (logic 20.080ns (38.626%)  route 31.906ns (61.374%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.684    48.889    keyboard0/input_max_reg[10]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124    49.013 r  keyboard0/input[3]_i_2/O
                         net (fo=2, routed)           1.293    50.307    keyboard0/input_reg[3]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    50.431 r  keyboard0/fb_a_addr0_i_3/O
                         net (fo=1, routed)           0.599    51.030    A[3]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -51.030    
  -------------------------------------------------------------------
                         slack                                 47.541    

Slack (MET) :             47.620ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.907ns  (logic 20.080ns (38.684%)  route 31.827ns (61.316%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          1.165    49.370    keyboard0/input_max_reg[10]
    SLICE_X45Y51         LUT6 (Prop_lut6_I1_O)        0.124    49.494 r  keyboard0/input[4]_i_2/O
                         net (fo=1, routed)           0.639    50.134    keyboard0/input[4]_i_2_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.124    50.258 r  keyboard0/input[4]_i_1/O
                         net (fo=2, routed)           0.693    50.951    A[4]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.951    
  -------------------------------------------------------------------
                         slack                                 47.620    

Slack (MET) :             47.639ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.888ns  (logic 20.080ns (38.698%)  route 31.808ns (61.302%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.500    48.705    keyboard0/input_max_reg[10]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    48.829 r  keyboard0/input[5]_i_2/O
                         net (fo=2, routed)           1.387    50.216    keyboard0/input_reg[5]
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.124    50.340 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=1, routed)           0.593    50.933    A[5]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.933    
  -------------------------------------------------------------------
                         slack                                 47.639    

Slack (MET) :             47.695ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.832ns  (logic 20.873ns (40.270%)  route 30.959ns (59.730%))
  Logic Levels:           80  (CARRY4=58 LUT1=1 LUT2=4 LUT3=2 LUT4=1 LUT5=11 LUT6=3)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 f  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 r  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 r  input[8]_i_5/O
                         net (fo=4, routed)           0.836    46.050    input[8]_i_5_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.154    46.204 r  input[7]_i_4/O
                         net (fo=3, routed)           0.690    46.894    aD2M4dsP[7]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.327    47.221 r  input[6]_i_5/O
                         net (fo=1, routed)           0.000    47.221    input[6]_i_5_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.622 r  input_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.001    47.623    input_reg[6]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.957 r  input_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.835    48.792    keyboard0/input_max_reg[10]_0[8]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.303    49.095 r  keyboard0/input[9]_i_2/O
                         net (fo=1, routed)           0.981    50.075    keyboard0/input[9]_i_2_n_0
    SLICE_X45Y52         LUT3 (Prop_lut3_I1_O)        0.124    50.199 r  keyboard0/input[9]_i_1/O
                         net (fo=2, routed)           0.677    50.877    A[9]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.877    
  -------------------------------------------------------------------
                         slack                                 47.695    

Slack (MET) :             47.800ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.979ns  (logic 20.080ns (38.631%)  route 31.899ns (61.369%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 98.443 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          1.165    49.370    keyboard0/input_max_reg[10]
    SLICE_X45Y51         LUT6 (Prop_lut6_I1_O)        0.124    49.494 r  keyboard0/input[4]_i_2/O
                         net (fo=1, routed)           0.639    50.134    keyboard0/input[4]_i_2_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.124    50.258 r  keyboard0/input[4]_i_1/O
                         net (fo=2, routed)           0.765    51.023    A[4]
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.439    98.443    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
                         clock pessimism              0.601    99.044    
                         clock uncertainty           -0.165    98.879    
    SLICE_X46Y51         FDRE (Setup_fdre_C_D)       -0.056    98.823    input_reg[4]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                         -51.023    
  -------------------------------------------------------------------
                         slack                                 47.800    

Slack (MET) :             47.870ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.658ns  (logic 20.080ns (38.871%)  route 31.578ns (61.129%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.836    49.041    input[14]_i_4_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I1_O)        0.124    49.165 r  input[0]_i_2/O
                         net (fo=1, routed)           0.594    49.759    keyboard0/input_max_reg[0]_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124    49.883 r  keyboard0/input[0]_i_1/O
                         net (fo=2, routed)           0.818    50.702    A[0]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.702    
  -------------------------------------------------------------------
                         slack                                 47.870    

Slack (MET) :             47.887ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.640ns  (logic 20.080ns (38.885%)  route 31.560ns (61.115%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.966    49.171    keyboard0/input_max_reg[10]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124    49.295 r  keyboard0/input[2]_i_2/O
                         net (fo=2, routed)           0.861    50.156    keyboard0/input_reg[2]_0
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    50.280 r  keyboard0/fb_a_addr0_i_4/O
                         net (fo=1, routed)           0.403    50.684    A[2]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.684    
  -------------------------------------------------------------------
                         slack                                 47.887    

Slack (MET) :             47.897ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.630ns  (logic 19.956ns (38.652%)  route 31.674ns (61.348%))
  Logic Levels:           78  (CARRY4=56 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.851    49.056    keyboard0/input_max_reg[10]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124    49.180 r  keyboard0/input[13]_i_1/O
                         net (fo=18, routed)          1.493    50.674    A[13]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.674    
  -------------------------------------------------------------------
                         slack                                 47.897    

Slack (MET) :             47.897ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        51.630ns  (logic 19.956ns (38.652%)  route 31.674ns (61.348%))
  Logic Levels:           78  (CARRY4=56 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.851    49.056    keyboard0/input_max_reg[10]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124    49.180 r  keyboard0/input[13]_i_1/O
                         net (fo=18, routed)          1.493    50.674    A[13]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.674    
  -------------------------------------------------------------------
                         slack                                 47.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.555    -0.626    keyboard0/clk_cpu
    SLICE_X46Y68         FDRE                                         r  keyboard0/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  keyboard0/ascii_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.346    keyboard0/ascii_reg_n_0_[1]
    SLICE_X46Y66         FDRE                                         r  keyboard0/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.825    -0.865    keyboard0/clk_cpu
    SLICE_X46Y66         FDRE                                         r  keyboard0/ascii_code_reg[1]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.165    -0.445    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.059    -0.386    keyboard0/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prng0/rnd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.932%)  route 0.139ns (52.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.588    -0.593    prng0/clk_cpu
    SLICE_X61Y32         FDRE                                         r  prng0/tmp_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  prng0/tmp_a_reg[4]/Q
                         net (fo=2, routed)           0.139    -0.326    prng0/p_0_in[5]
    SLICE_X62Y32         FDRE                                         r  prng0/rnd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.858    -0.832    prng0/clk_cpu
    SLICE_X62Y32         FDRE                                         r  prng0/rnd_reg[5]/C
                         clock pessimism              0.274    -0.557    
                         clock uncertainty            0.165    -0.392    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.018    -0.374    prng0/rnd_reg[5]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rng_seed_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prng0/tmp_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.590    -0.591    clk_cpu
    SLICE_X59Y34         FDRE                                         r  rng_seed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  rng_seed_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.311    prng0/Q[11]
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.266 r  prng0/tmp_a[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    prng0/tmp_a[11]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  prng0/tmp_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.859    -0.831    prng0/clk_cpu
    SLICE_X59Y35         FDRE                                         r  prng0/tmp_a_reg[11]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.165    -0.411    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.092    -0.319    prng0/tmp_a_reg[11]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 keyboard0/e0_code_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.341%)  route 0.169ns (47.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.554    -0.627    keyboard0/clk_cpu
    SLICE_X44Y69         FDRE                                         r  keyboard0/e0_code_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  keyboard0/e0_code_reg/Q
                         net (fo=11, routed)          0.169    -0.317    keyboard0/ps2_keyboard_0/e0_code_reg_0
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.045    -0.272 r  keyboard0/ps2_keyboard_0/ascii[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    keyboard0/ps2_keyboard_0_n_10
    SLICE_X46Y68         FDRE                                         r  keyboard0/ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822    -0.867    keyboard0/clk_cpu
    SLICE_X46Y68         FDRE                                         r  keyboard0/ascii_reg[1]/C
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.165    -0.447    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.120    -0.327    keyboard0/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rng_seed_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prng0/tmp_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.636%)  route 0.142ns (43.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.589    -0.592    clk_cpu
    SLICE_X59Y33         FDRE                                         r  rng_seed_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  rng_seed_reg[10]/Q
                         net (fo=1, routed)           0.142    -0.309    prng0/Q[10]
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.264 r  prng0/tmp_a[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    prng0/tmp_a[10]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  prng0/tmp_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.859    -0.831    prng0/clk_cpu
    SLICE_X59Y35         FDRE                                         r  prng0/tmp_a_reg[10]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.165    -0.411    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.091    -0.320    prng0/tmp_a_reg[10]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rng_seed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prng0/tmp_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.083%)  route 0.155ns (44.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.588    -0.593    clk_cpu
    SLICE_X63Y31         FDRE                                         r  rng_seed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  rng_seed_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.297    prng0/Q[2]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.049    -0.248 r  prng0/tmp_a[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    prng0/tmp_a[2]_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  prng0/tmp_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.857    -0.833    prng0/clk_cpu
    SLICE_X62Y31         FDRE                                         r  prng0/tmp_a_reg[2]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.165    -0.415    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.107    -0.308    prng0/tmp_a_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.977%)  route 0.146ns (44.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.554    -0.627    keyboard0/clk_cpu
    SLICE_X45Y69         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.146    -0.340    keyboard0/ps2_keyboard_0/break
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.045    -0.295 r  keyboard0/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000    -0.295    keyboard0/ps2_keyboard_0_n_14
    SLICE_X45Y68         FDRE                                         r  keyboard0/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822    -0.867    keyboard0/clk_cpu
    SLICE_X45Y68         FDRE                                         r  keyboard0/shift_r_reg/C
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.165    -0.447    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.092    -0.355    keyboard0/shift_r_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/caps_lock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.809%)  route 0.147ns (44.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.554    -0.627    keyboard0/clk_cpu
    SLICE_X45Y69         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.147    -0.339    keyboard0/ps2_keyboard_0/break
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.045    -0.294 r  keyboard0/ps2_keyboard_0/caps_lock_i_1/O
                         net (fo=1, routed)           0.000    -0.294    keyboard0/ps2_keyboard_0_n_18
    SLICE_X45Y68         FDRE                                         r  keyboard0/caps_lock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822    -0.867    keyboard0/clk_cpu
    SLICE_X45Y68         FDRE                                         r  keyboard0/caps_lock_reg/C
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.165    -0.447    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.091    -0.356    keyboard0/caps_lock_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.556    -0.625    keyboard0/clk_cpu
    SLICE_X49Y69         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.312    keyboard0/ascii_reg_n_0_[5]
    SLICE_X49Y66         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.826    -0.863    keyboard0/clk_cpu
    SLICE_X49Y66         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.165    -0.443    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.066    -0.377    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/ps2_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/break_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.021%)  route 0.152ns (44.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.553    -0.628    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X44Y70         FDRE                                         r  keyboard0/ps2_keyboard_0/ps2_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  keyboard0/ps2_keyboard_0/ps2_code_reg[7]/Q
                         net (fo=22, routed)          0.152    -0.335    keyboard0/ps2_keyboard_0/ps2_code[7]
    SLICE_X45Y69         LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  keyboard0/ps2_keyboard_0/break_i_1/O
                         net (fo=1, routed)           0.000    -0.290    keyboard0/ps2_keyboard_0_n_12
    SLICE_X45Y69         FDRE                                         r  keyboard0/break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822    -0.868    keyboard0/clk_cpu
    SLICE_X45Y69         FDRE                                         r  keyboard0/break_reg/C
                         clock pessimism              0.255    -0.613    
                         clock uncertainty            0.165    -0.448    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.092    -0.356    keyboard0/break_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider_1
  To Clock:  clk_vga_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 1.708ns (20.553%)  route 6.602ns (79.447%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 7.698 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.555    -0.957    vga0/clk_vga
    SLICE_X49Y61         FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.538 r  vga0/h_count_reg[1]/Q
                         net (fo=27, routed)          1.081     0.543    vga0/h_count_reg_n_0_[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.297     0.840 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.149     0.989    vga0/h_count[10]_i_3_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.124     1.113 r  vga0/h_count[10]_i_1/O
                         net (fo=66, routed)          0.746     1.859    vga0/h_count[10]_i_1_n_0
    SLICE_X48Y61         LUT4 (Prop_lut4_I2_O)        0.124     1.983 r  vga0/v_count[1]_i_1/O
                         net (fo=126, routed)         1.508     3.491    vga0/v_count[1]_i_1_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124     3.615 r  vga0/g20_b4/O
                         net (fo=1, routed)           0.689     4.305    vga0/g20_b4_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  vga0/vgaRed[0]_i_71/O
                         net (fo=1, routed)           0.619     5.048    vga0/vgaRed[0]_i_71_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.124     5.172 r  vga0/vgaRed[0]_i_21/O
                         net (fo=1, routed)           0.808     5.980    vga0/vgaRed[0]_i_21_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.104 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.658     6.762    vga0/vgaRed[0]_i_7_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.886 r  vga0/vgaRed[0]_i_4/O
                         net (fo=1, routed)           0.343     7.229    vga0/vgaRed[0]_i_4_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I3_O)        0.124     7.353 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.353    vga0/vgaRed[0]_i_1_n_0
    SLICE_X47Y61         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.435     7.698    vga0/clk_vga
    SLICE_X47Y61         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.562     8.260    
                         clock uncertainty           -0.116     8.144    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.032     8.176    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.176    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 3.074ns (40.506%)  route 4.515ns (59.494%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.216 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.435 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.860     4.295    vga0/v_count_reg[8]_0[1]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.828     5.123 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.123    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.342 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.966     6.308    vga0/fbOutAddr0[13]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.323     6.631 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.631    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.075     8.238    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.949ns (41.842%)  route 4.099ns (58.158%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.216 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.435 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.860     4.295    vga0/v_count_reg[8]_0[1]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.938     5.233 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.550     5.783    vga0/fbOutAddr0[12]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.307     6.090 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     6.090    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.031     8.194    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.194    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 2.872ns (42.071%)  route 3.955ns (57.929%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.216 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.435 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.860     4.295    vga0/v_count_reg[8]_0[1]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873     5.168 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.406     5.574    vga0/fbOutAddr0[11]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.295     5.869 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.869    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.075     8.238    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 2.643ns (38.965%)  route 4.140ns (61.035%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.261 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.648     3.909    vga0/fbOutAddr1[0]
    SLICE_X50Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.573     4.482 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.482    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.701 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.803     5.504    vga0/fbOutAddr0[9]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.321     5.825 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.825    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.075     8.238    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 2.535ns (37.710%)  route 4.187ns (62.290%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.216 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.435 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.860     4.295    vga0/v_count_reg[8]_0[1]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.525     4.820 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.638     5.458    vga0/fbOutAddr0[10]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.306     5.764 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.764    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.029     8.192    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 2.069ns (31.253%)  route 4.551ns (68.747%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.913 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.862     3.775    vga0/fbOutAddr1_0[7]
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.306     4.081 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.081    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.331 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.000     5.331    vga0/fbOutAddr0[7]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.331     5.662 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.662    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.075     8.238    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 2.147ns (33.621%)  route 4.239ns (66.379%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.913 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.862     3.775    vga0/fbOutAddr1_0[7]
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.306     4.081 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.081    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.433 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.688     5.121    vga0/fbOutAddr0[8]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.307     5.428 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.428    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.032     8.195    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.856ns (33.063%)  route 3.758ns (66.937%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.556    -0.956    vga0/clk_vga
    SLICE_X49Y60         FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.537 r  vga0/h_count_reg[2]/Q
                         net (fo=24, routed)          1.362     0.825    vga0/h_count_reg_n_0_[2]
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.326     1.151 r  vga0/h_count[7]_i_2/O
                         net (fo=6, routed)           0.636     1.787    vga0/h_count[7]_i_2_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I2_O)        0.327     2.114 f  vga0/fbOutAddr[8]_i_8/O
                         net (fo=1, routed)           0.452     2.565    vga0/fbOutAddr[8]_i_8_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.689 r  vga0/fbOutAddr[8]_i_7/O
                         net (fo=2, routed)           0.804     3.494    vga0/fbOutAddr[8]_i_7_n_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.124     3.618 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.618    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.848 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.504     4.352    vga0/fbOutAddr0[6]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.306     4.658 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.658    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.562     8.265    
                         clock uncertainty           -0.116     8.149    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.031     8.180    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.320ns (24.488%)  route 4.070ns (75.512%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 7.702 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.556    -0.956    vga0/clk_vga
    SLICE_X49Y60         FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.537 f  vga0/h_count_reg[2]/Q
                         net (fo=24, routed)          1.362     0.825    vga0/h_count_reg_n_0_[2]
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.326     1.151 f  vga0/h_count[7]_i_2/O
                         net (fo=6, routed)           0.688     1.839    vga0/h_count[7]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I3_O)        0.327     2.166 r  vga0/fbOutAddr[4]_i_3/O
                         net (fo=1, routed)           0.612     2.778    vga0/fbOutAddr[4]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I3_O)        0.124     2.902 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.394     3.295    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X52Y62         LUT5 (Prop_lut5_I4_O)        0.124     3.419 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          1.015     4.434    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  vga0/fbOutAddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439     7.702    vga0/clk_vga
    SLICE_X49Y59         FDRE                                         r  vga0/fbOutAddr_reg[3]/C
                         clock pessimism              0.576     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X49Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.957    vga0/fbOutAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -4.434    
  -------------------------------------------------------------------
                         slack                                  3.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.163%)  route 0.297ns (67.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    vga0/clk_vga
    SLICE_X51Y59         FDRE                                         r  vga0/fbOutAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga0/fbOutAddr_reg[5]/Q
                         net (fo=3, routed)           0.297    -0.180    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[5]
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.874    -0.815    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.541    
                         clock uncertainty            0.116    -0.425    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.242    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.092%)  route 0.298ns (67.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    vga0/clk_vga
    SLICE_X51Y59         FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.298    -0.179    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.874    -0.815    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.541    
                         clock uncertainty            0.116    -0.425    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.242    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.038%)  route 0.313ns (68.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/fbOutAddr_reg[8]/Q
                         net (fo=3, routed)           0.313    -0.165    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[8]
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.874    -0.815    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.541    
                         clock uncertainty            0.116    -0.425    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.242    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.234%)  route 0.124ns (46.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.124    -0.353    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.116    -0.502    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.066    -0.436    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.267%)  route 0.281ns (68.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  vga0/fbOutAddr_reg[9]/Q
                         net (fo=3, routed)           0.281    -0.210    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[9]
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.874    -0.815    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.541    
                         clock uncertainty            0.116    -0.425    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130    -0.295    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.737%)  route 0.288ns (69.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  vga0/fbOutAddr_reg[7]/Q
                         net (fo=3, routed)           0.288    -0.203    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.293    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.486%)  route 0.149ns (44.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X51Y61         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/h_count_reg[3]/Q
                         net (fo=16, routed)          0.149    -0.329    vga0/h_count_reg_n_0_[3]
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.045    -0.284 r  vga0/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    vga0/h_count[5]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  vga0/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.831    -0.858    vga0/clk_vga
    SLICE_X49Y61         FDRE                                         r  vga0/h_count_reg[5]/C
                         clock pessimism              0.275    -0.583    
                         clock uncertainty            0.116    -0.467    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.091    -0.376    vga0/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.135%)  route 0.164ns (46.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X53Y61         FDRE                                         r  vga0/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/h_count_reg[10]/Q
                         net (fo=5, routed)           0.164    -0.314    vga0/h_count_reg_n_0_[10]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  vga0/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.269    vga0/hSync_i_1_n_0
    SLICE_X52Y59         FDRE                                         r  vga0/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.833    -0.856    vga0/clk_vga
    SLICE_X52Y59         FDRE                                         r  vga0/hSync_reg/C
                         clock pessimism              0.254    -0.602    
                         clock uncertainty            0.116    -0.486    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.120    -0.366    vga0/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.568%)  route 0.320ns (69.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X48Y60         FDRE                                         r  vga0/fbOutAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/fbOutAddr_reg[1]/Q
                         net (fo=3, routed)           0.320    -0.158    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.559    
                         clock uncertainty            0.116    -0.443    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.260    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.714%)  route 0.155ns (52.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y58         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.155    -0.323    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.116    -0.486    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.057    -0.429    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       48.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.229ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.642ns (37.794%)  route 1.057ns (62.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.559    -0.953    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           1.057     0.622    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.746 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.746    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.442    48.446    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.601    49.047    
                         clock uncertainty           -0.150    48.897    
    SLICE_X50Y54         FDRE (Setup_fdre_C_D)        0.077    48.974    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.974    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                 48.229    

Slack (MET) :             48.705ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.765ns (60.536%)  route 0.499ns (39.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.559    -0.953    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.478    -0.475 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.499     0.024    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.287     0.311 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.442    48.446    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.601    49.047    
                         clock uncertainty           -0.150    48.897    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.118    49.015    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         49.015    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                 48.705    

Slack (MET) :             48.750ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.642ns (54.524%)  route 0.535ns (45.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.559    -0.953    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.535     0.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124     0.225 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.225    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.442    48.446    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.601    49.047    
                         clock uncertainty           -0.150    48.897    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.077    48.974    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.974    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                 48.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.177    -0.276    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.045    -0.231 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.855    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X52Y53         FDRE (Hold_fdre_C_D)         0.120    -0.348    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.811%)  route 0.182ns (42.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.182    -0.288    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.101    -0.187 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.855    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X52Y53         FDRE (Hold_fdre_C_D)         0.131    -0.337    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.564%)  route 0.414ns (66.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.414    -0.040    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y54         LUT3 (Prop_lut3_I2_O)        0.045     0.005 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.005    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.855    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X50Y54         FDRE (Hold_fdre_C_D)         0.120    -0.348    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.353    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       44.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.507ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.456ns (10.213%)  route 4.009ns (89.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 48.483 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           4.009     3.523    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.479    48.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.882    
                         clock uncertainty           -0.285    48.596    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    48.030    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.030    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 44.507    

Slack (MET) :             44.687ns  (required time - arrival time)
  Source:                 rom_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.580ns (13.348%)  route 3.765ns (86.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 48.486 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.636    -0.876    clk_cpu
    SLICE_X58Y41         FDRE                                         r  rom_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  rom_addr_reg[14]/Q
                         net (fo=9, routed)           2.682     2.263    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[14]
    SLICE_X48Y30         LUT3 (Prop_lut3_I1_O)        0.124     2.387 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.083     3.470    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.482    48.486    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.885    
                         clock uncertainty           -0.285    48.599    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.156    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.156    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                 44.687    

Slack (MET) :             44.748ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.456ns (10.796%)  route 3.768ns (89.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 48.483 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y42         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           3.768     3.282    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.479    48.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.882    
                         clock uncertainty           -0.285    48.596    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.030    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.030    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 44.748    

Slack (MET) :             44.753ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.456ns (10.808%)  route 3.763ns (89.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 48.483 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           3.763     3.278    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.479    48.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.882    
                         clock uncertainty           -0.285    48.596    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    48.030    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.030    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                 44.753    

Slack (MET) :             44.833ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.580ns (13.568%)  route 3.695ns (86.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 48.495 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.569    -0.943    clk_cpu
    SLICE_X57Y39         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  rom_addr_reg[13]/Q
                         net (fo=10, routed)          2.660     2.173    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[13]
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.124     2.297 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.035     3.332    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.491    48.495    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.894    
                         clock uncertainty           -0.285    48.608    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.165    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.165    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                 44.833    

Slack (MET) :             44.848ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.456ns (11.057%)  route 3.668ns (88.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 48.483 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           3.668     3.182    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.479    48.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.882    
                         clock uncertainty           -0.285    48.596    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    48.030    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.030    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                 44.848    

Slack (MET) :             44.848ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.456ns (11.050%)  route 3.671ns (88.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 48.486 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           3.671     3.185    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y5          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.482    48.486    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.885    
                         clock uncertainty           -0.285    48.599    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    48.033    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.033    
                         arrival time                          -3.185    
  -------------------------------------------------------------------
                         slack                                 44.848    

Slack (MET) :             44.857ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.456ns (11.076%)  route 3.661ns (88.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           3.661     3.176    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.481    48.485    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.884    
                         clock uncertainty           -0.285    48.598    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    48.032    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.032    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                 44.857    

Slack (MET) :             44.936ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.642ns (15.379%)  route 3.532ns (84.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.559    -0.953    clk_cpu
    SLICE_X54Y53         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           2.190     1.755    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    SLICE_X52Y53         LUT3 (Prop_lut3_I0_O)        0.124     1.879 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.342     3.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.483    48.488    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.886    
                         clock uncertainty           -0.285    48.601    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.158    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.158    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                 44.936    

Slack (MET) :             44.939ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.456ns (11.302%)  route 3.579ns (88.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y42         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           3.579     3.093    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.481    48.485    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.884    
                         clock uncertainty           -0.285    48.598    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.032    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.032    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                 44.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.209ns (22.986%)  route 0.700ns (77.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.566    -0.615    clk_cpu
    SLICE_X56Y53         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.700     0.249    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.294 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.855    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.015    
    SLICE_X50Y54         FDRE (Hold_fdre_C_D)         0.120     0.105    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.164ns (14.470%)  route 0.969ns (85.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.564    -0.617    clk_cpu
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           0.969     0.516    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.285     0.027    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.323    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.323    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.164ns (16.048%)  route 0.858ns (83.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.566    -0.615    clk_cpu
    SLICE_X56Y53         FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.858     0.407    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.285     0.026    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.209    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.352%)  route 1.001ns (87.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.565    -0.616    clk_cpu
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.001     0.525    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.285     0.026    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.322    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.164ns (15.903%)  route 0.867ns (84.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.565    -0.616    clk_cpu
    SLICE_X54Y51         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.867     0.415    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.285     0.026    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.209    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.164ns (15.901%)  route 0.867ns (84.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.565    -0.616    clk_cpu
    SLICE_X54Y51         FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.867     0.415    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.285     0.026    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.209    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.141ns (16.397%)  route 0.719ns (83.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.592    -0.589    clk_cpu
    SLICE_X58Y39         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rom_addr_reg[11]/Q
                         net (fo=10, routed)          0.719     0.271    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X57Y33         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.830    -0.860    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X57Y33         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.285    -0.019    
    SLICE_X57Y33         FDRE (Hold_fdre_C_D)         0.070     0.051    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.141ns (13.886%)  route 0.874ns (86.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.592    -0.589    clk_cpu
    SLICE_X59Y39         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rom_addr_reg[0]/Q
                         net (fo=9, routed)           0.874     0.426    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y6          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.871    -0.818    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.285     0.022    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.205    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.499%)  route 0.904ns (86.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.567    -0.614    clk_cpu
    SLICE_X57Y52         FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.904     0.430    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.285     0.026    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.209    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.436%)  route 0.908ns (86.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.567    -0.614    clk_cpu
    SLICE_X57Y42         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  rom_addr_reg[7]/Q
                         net (fo=8, routed)           0.908     0.435    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y14         RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.812    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.211    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       44.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.517ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.456ns (10.213%)  route 4.009ns (89.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 48.483 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           4.009     3.523    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.479    48.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.882    
                         clock uncertainty           -0.276    48.606    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    48.040    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.040    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 44.517    

Slack (MET) :             44.696ns  (required time - arrival time)
  Source:                 rom_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.580ns (13.348%)  route 3.765ns (86.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 48.486 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.636    -0.876    clk_cpu
    SLICE_X58Y41         FDRE                                         r  rom_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  rom_addr_reg[14]/Q
                         net (fo=9, routed)           2.682     2.263    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[14]
    SLICE_X48Y30         LUT3 (Prop_lut3_I1_O)        0.124     2.387 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.083     3.470    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.482    48.486    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.885    
                         clock uncertainty           -0.276    48.609    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.166    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.166    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                 44.696    

Slack (MET) :             44.758ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.456ns (10.796%)  route 3.768ns (89.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 48.483 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y42         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           3.768     3.282    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.479    48.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.882    
                         clock uncertainty           -0.276    48.606    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.040    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.040    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 44.758    

Slack (MET) :             44.762ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.456ns (10.808%)  route 3.763ns (89.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 48.483 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           3.763     3.278    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.479    48.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.882    
                         clock uncertainty           -0.276    48.606    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    48.040    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.040    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                 44.762    

Slack (MET) :             44.843ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.580ns (13.568%)  route 3.695ns (86.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 48.495 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.569    -0.943    clk_cpu
    SLICE_X57Y39         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  rom_addr_reg[13]/Q
                         net (fo=10, routed)          2.660     2.173    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[13]
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.124     2.297 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.035     3.332    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.491    48.495    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.894    
                         clock uncertainty           -0.276    48.618    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.175    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.175    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                 44.843    

Slack (MET) :             44.858ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.456ns (11.057%)  route 3.668ns (88.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 48.483 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           3.668     3.182    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.479    48.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.882    
                         clock uncertainty           -0.276    48.606    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    48.040    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.040    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                 44.858    

Slack (MET) :             44.858ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.456ns (11.050%)  route 3.671ns (88.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 48.486 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           3.671     3.185    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y5          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.482    48.486    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.885    
                         clock uncertainty           -0.276    48.609    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    48.043    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.043    
                         arrival time                          -3.185    
  -------------------------------------------------------------------
                         slack                                 44.858    

Slack (MET) :             44.866ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.456ns (11.076%)  route 3.661ns (88.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           3.661     3.176    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.481    48.485    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.884    
                         clock uncertainty           -0.276    48.608    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    48.042    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.042    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                 44.866    

Slack (MET) :             44.946ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.642ns (15.379%)  route 3.532ns (84.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.559    -0.953    clk_cpu
    SLICE_X54Y53         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           2.190     1.755    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    SLICE_X52Y53         LUT3 (Prop_lut3_I0_O)        0.124     1.879 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.342     3.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.483    48.488    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.886    
                         clock uncertainty           -0.276    48.610    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.167    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.167    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                 44.946    

Slack (MET) :             44.949ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.456ns (11.302%)  route 3.579ns (88.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.570    -0.942    clk_cpu
    SLICE_X57Y42         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           3.579     3.093    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.481    48.485    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.884    
                         clock uncertainty           -0.276    48.608    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.042    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.042    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                 44.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.209ns (22.986%)  route 0.700ns (77.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.566    -0.615    clk_cpu
    SLICE_X56Y53         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.700     0.249    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.294 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.855    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X50Y54         FDRE (Hold_fdre_C_D)         0.120     0.096    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.164ns (14.470%)  route 0.969ns (85.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.564    -0.617    clk_cpu
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           0.969     0.516    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.276     0.017    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.313    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.164ns (16.048%)  route 0.858ns (83.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.566    -0.615    clk_cpu
    SLICE_X56Y53         FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.858     0.407    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.276     0.016    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.199    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.352%)  route 1.001ns (87.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.565    -0.616    clk_cpu
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.001     0.525    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.276     0.016    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.312    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.312    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.164ns (15.903%)  route 0.867ns (84.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.565    -0.616    clk_cpu
    SLICE_X54Y51         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.867     0.415    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.276     0.016    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.199    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.164ns (15.901%)  route 0.867ns (84.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.565    -0.616    clk_cpu
    SLICE_X54Y51         FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.867     0.415    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.276     0.016    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.199    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.141ns (16.397%)  route 0.719ns (83.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.592    -0.589    clk_cpu
    SLICE_X58Y39         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rom_addr_reg[11]/Q
                         net (fo=10, routed)          0.719     0.271    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X57Y33         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.830    -0.860    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X57Y33         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X57Y33         FDRE (Hold_fdre_C_D)         0.070     0.041    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.141ns (13.886%)  route 0.874ns (86.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.592    -0.589    clk_cpu
    SLICE_X59Y39         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rom_addr_reg[0]/Q
                         net (fo=9, routed)           0.874     0.426    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y6          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.871    -0.818    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.276     0.012    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.195    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.499%)  route 0.904ns (86.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.567    -0.614    clk_cpu
    SLICE_X57Y52         FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.904     0.430    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.875    -0.814    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.276     0.016    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.199    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.436%)  route 0.908ns (86.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.567    -0.614    clk_cpu
    SLICE_X57Y42         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  rom_addr_reg[7]/Q
                         net (fo=8, routed)           0.908     0.435    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y14         RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.812    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.201    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.234    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       42.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.205ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.357ns  (logic 2.950ns (40.097%)  route 4.407ns (59.903%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.074    52.612    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[3]
    SLICE_X50Y28         LUT6 (Prop_lut6_I5_O)        0.124    52.736 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.188    53.924    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.124    54.048 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.662    55.710    keyboard0/douta[3]
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.124    55.834 r  keyboard0/fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.483    56.317    keyboard0/fb_a_dat_in[3]_i_4_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.124    56.441 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    56.441    keyboard0_n_48
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.569    
    SLICE_X52Y55         FDRE (Setup_fdre_C_D)        0.077    98.646    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -56.441    
  -------------------------------------------------------------------
                         slack                                 42.205    

Slack (MET) :             42.400ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.162ns  (logic 2.950ns (41.190%)  route 4.212ns (58.810%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.257    52.795    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[1]
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    52.919 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.046    53.965    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I4_O)        0.124    54.089 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.457    55.546    keyboard0/douta[1]
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    55.670 r  keyboard0/fb_a_dat_in[1]_i_3/O
                         net (fo=1, routed)           0.452    56.122    keyboard0/fb_a_dat_in[1]_i_3_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124    56.246 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    56.246    keyboard0_n_50
    SLICE_X50Y53         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X50Y53         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.569    
    SLICE_X50Y53         FDRE (Setup_fdre_C_D)        0.077    98.646    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -56.246    
  -------------------------------------------------------------------
                         slack                                 42.400    

Slack (MET) :             42.551ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.048ns  (logic 3.035ns (43.061%)  route 4.013ns (56.939%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.437    52.975    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    53.099 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.044    54.143    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I4_O)        0.124    54.267 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.532    55.799    keyboard0/douta[2]
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.124    55.923 r  keyboard0/fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.000    55.923    keyboard0/fb_a_dat_in[2]_i_2_n_0
    SLICE_X52Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    56.132 r  keyboard0/fb_a_dat_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    56.132    keyboard0_n_49
    SLICE_X52Y50         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.443    98.447    clk_cpu
    SLICE_X52Y50         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.570    
    SLICE_X52Y50         FDRE (Setup_fdre_C_D)        0.113    98.683    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.683    
                         arrival time                         -56.132    
  -------------------------------------------------------------------
                         slack                                 42.551    

Slack (MET) :             42.752ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.786ns  (logic 3.038ns (44.766%)  route 3.748ns (55.234%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 49.094 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    49.094    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.548 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.213    52.761    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.124    52.885 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.842    53.727    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124    53.851 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.693    55.544    keyboard0/douta[0]
    SLICE_X51Y55         LUT6 (Prop_lut6_I2_O)        0.124    55.668 r  keyboard0/fb_a_dat_in[0]_i_2/O
                         net (fo=1, routed)           0.000    55.668    keyboard0/fb_a_dat_in[0]_i_2_n_0
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    55.880 r  keyboard0/fb_a_dat_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    55.880    keyboard0_n_51
    SLICE_X51Y55         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X51Y55         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.569    
    SLICE_X51Y55         FDRE (Setup_fdre_C_D)        0.064    98.633    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.633    
                         arrival time                         -55.880    
  -------------------------------------------------------------------
                         slack                                 42.752    

Slack (MET) :             42.830ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.768ns  (logic 3.035ns (44.844%)  route 3.733ns (55.156%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.421    52.959    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    53.083 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.155    54.238    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.124    54.362 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.157    55.519    keyboard0/douta[6]
    SLICE_X50Y55         LUT5 (Prop_lut5_I4_O)        0.124    55.643 r  keyboard0/fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.000    55.643    keyboard0/fb_a_dat_in[6]_i_2_n_0
    SLICE_X50Y55         MUXF7 (Prop_muxf7_I0_O)      0.209    55.852 r  keyboard0/fb_a_dat_in_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    55.852    keyboard0_n_45
    SLICE_X50Y55         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X50Y55         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.569    
    SLICE_X50Y55         FDRE (Setup_fdre_C_D)        0.113    98.682    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.682    
                         arrival time                         -55.852    
  -------------------------------------------------------------------
                         slack                                 42.830    

Slack (MET) :             42.928ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.588ns  (logic 2.826ns (42.897%)  route 3.762ns (57.103%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 49.083 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.595    49.083    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.537 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.232    52.769    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[7]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.124    52.893 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.960    53.854    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.124    53.978 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.569    55.547    rom_dat[7]
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124    55.671 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    55.671    fb_a_dat_in[7]_i_2_n_0
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.443    98.447    clk_cpu
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.570    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)        0.029    98.599    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                         -55.671    
  -------------------------------------------------------------------
                         slack                                 42.928    

Slack (MET) :             42.956ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.560ns  (logic 2.950ns (44.967%)  route 3.610ns (55.033%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.266    52.804    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[5]
    SLICE_X50Y28         LUT6 (Prop_lut6_I5_O)        0.124    52.928 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.991    53.919    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.124    54.043 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.880    54.923    keyboard0/douta[5]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.124    55.047 r  keyboard0/fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.473    55.520    keyboard0/fb_a_dat_in[5]_i_4_n_0
    SLICE_X51Y54         LUT5 (Prop_lut5_I3_O)        0.124    55.644 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.644    keyboard0_n_46
    SLICE_X51Y54         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X51Y54         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.569    
    SLICE_X51Y54         FDRE (Setup_fdre_C_D)        0.031    98.600    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.600    
                         arrival time                         -55.644    
  -------------------------------------------------------------------
                         slack                                 42.956    

Slack (MET) :             43.409ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.143ns  (logic 2.826ns (46.000%)  route 3.317ns (54.000%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 49.094 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    49.094    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.548 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.208    52.756    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.124    52.880 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.157    54.037    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.124    54.161 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.952    55.113    keyboard0/douta[4]
    SLICE_X50Y51         LUT5 (Prop_lut5_I3_O)        0.124    55.237 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    55.237    keyboard0_n_47
    SLICE_X50Y51         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.443    98.447    clk_cpu
    SLICE_X50Y51         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.570    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.077    98.647    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.647    
                         arrival time                         -55.237    
  -------------------------------------------------------------------
                         slack                                 43.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.254ns (30.304%)  route 0.584ns (69.696%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.210    -0.246    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.201 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.374     0.174    keyboard0/douta[4]
    SLICE_X50Y51         LUT5 (Prop_lut5_I3_O)        0.045     0.219 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.219    keyboard0_n_47
    SLICE_X50Y51         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.835    -0.854    clk_cpu
    SLICE_X50Y51         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.276    -0.023    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.120     0.097    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.316ns (32.500%)  route 0.656ns (67.500%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.202    -0.254    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X50Y34         LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.455     0.246    keyboard0/douta[6]
    SLICE_X50Y55         LUT5 (Prop_lut5_I4_O)        0.045     0.291 r  keyboard0/fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.000     0.291    keyboard0/fb_a_dat_in[6]_i_2_n_0
    SLICE_X50Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     0.353 r  keyboard0/fb_a_dat_in_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.353    keyboard0_n_45
    SLICE_X50Y55         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X50Y55         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X50Y55         FDRE (Hold_fdre_C_D)         0.134     0.110    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.336ns (34.927%)  route 0.626ns (65.073%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.140    -0.330    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y54         LUT6 (Prop_lut6_I3_O)        0.098    -0.232 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.191    -0.041    douta[7]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.004 f  fb_a_dat_in[7]_i_3/O
                         net (fo=1, routed)           0.295     0.300    fb_a_dat_in[7]_i_3_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.345 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.345    fb_a_dat_in[7]_i_2_n_0
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.835    -0.854    clk_cpu
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.276    -0.023    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.091     0.068    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.254ns (24.949%)  route 0.764ns (75.051%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.319    -0.134    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.089 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.445     0.356    keyboard0/bbstub_douta[4][1]
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.401 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.401    keyboard0_n_48
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.120     0.096    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.299ns (29.222%)  route 0.724ns (70.778%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.214    -0.242    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.197 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.355     0.159    keyboard0/douta[5]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.204 r  keyboard0/fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.155     0.359    keyboard0/fb_a_dat_in[5]_i_4_n_0
    SLICE_X51Y54         LUT5 (Prop_lut5_I3_O)        0.045     0.404 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.404    keyboard0_n_46
    SLICE_X51Y54         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X51Y54         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.092     0.068    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.316ns (29.318%)  route 0.762ns (70.682%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.186    -0.270    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y33         LUT5 (Prop_lut5_I1_O)        0.045    -0.225 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.576     0.351    keyboard0/douta[2]
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.396 r  keyboard0/fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.000     0.396    keyboard0/fb_a_dat_in[2]_i_2_n_0
    SLICE_X52Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     0.458 r  keyboard0/fb_a_dat_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.458    keyboard0_n_49
    SLICE_X52Y50         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.835    -0.854    clk_cpu
    SLICE_X52Y50         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.276    -0.023    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     0.111    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.254ns (23.695%)  route 0.818ns (76.305%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.488     0.035    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y53         LUT6 (Prop_lut6_I1_O)        0.045     0.080 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.329     0.410    keyboard0/bbstub_douta[4][0]
    SLICE_X50Y53         LUT6 (Prop_lut6_I3_O)        0.045     0.455 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.455    keyboard0_n_50
    SLICE_X50Y53         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X50Y53         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.120     0.096    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.316ns (28.241%)  route 0.803ns (71.759%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.155    -0.301    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X50Y33         LUT5 (Prop_lut5_I3_O)        0.045    -0.256 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.648     0.393    keyboard0/douta[0]
    SLICE_X51Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.438 r  keyboard0/fb_a_dat_in[0]_i_2/O
                         net (fo=1, routed)           0.000     0.438    keyboard0/fb_a_dat_in[0]_i_2_n_0
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     0.500 r  keyboard0/fb_a_dat_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.500    keyboard0_n_51
    SLICE_X51Y55         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X51Y55         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.105     0.081    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       47.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.327ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        52.200ns  (logic 20.080ns (38.468%)  route 32.120ns (61.532%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.952    49.157    keyboard0/input_max_reg[10]
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124    49.281 r  keyboard0/input[7]_i_3/O
                         net (fo=2, routed)           1.288    50.569    keyboard0/input_reg[7]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    50.693 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=1, routed)           0.551    51.244    A[7]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -51.244    
  -------------------------------------------------------------------
                         slack                                 47.327    

Slack (MET) :             47.541ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.986ns  (logic 20.080ns (38.626%)  route 31.906ns (61.374%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.684    48.889    keyboard0/input_max_reg[10]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124    49.013 r  keyboard0/input[3]_i_2/O
                         net (fo=2, routed)           1.293    50.307    keyboard0/input_reg[3]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    50.431 r  keyboard0/fb_a_addr0_i_3/O
                         net (fo=1, routed)           0.599    51.030    A[3]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -51.030    
  -------------------------------------------------------------------
                         slack                                 47.541    

Slack (MET) :             47.620ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.907ns  (logic 20.080ns (38.684%)  route 31.827ns (61.316%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          1.165    49.370    keyboard0/input_max_reg[10]
    SLICE_X45Y51         LUT6 (Prop_lut6_I1_O)        0.124    49.494 r  keyboard0/input[4]_i_2/O
                         net (fo=1, routed)           0.639    50.134    keyboard0/input[4]_i_2_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.124    50.258 r  keyboard0/input[4]_i_1/O
                         net (fo=2, routed)           0.693    50.951    A[4]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.951    
  -------------------------------------------------------------------
                         slack                                 47.620    

Slack (MET) :             47.639ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.888ns  (logic 20.080ns (38.698%)  route 31.808ns (61.302%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.500    48.705    keyboard0/input_max_reg[10]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    48.829 r  keyboard0/input[5]_i_2/O
                         net (fo=2, routed)           1.387    50.216    keyboard0/input_reg[5]
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.124    50.340 r  keyboard0/fb_a_addr0_i_2/O
                         net (fo=1, routed)           0.593    50.933    A[5]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.933    
  -------------------------------------------------------------------
                         slack                                 47.639    

Slack (MET) :             47.695ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.832ns  (logic 20.873ns (40.270%)  route 30.959ns (59.730%))
  Logic Levels:           80  (CARRY4=58 LUT1=1 LUT2=4 LUT3=2 LUT4=1 LUT5=11 LUT6=3)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 f  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 r  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 r  input[8]_i_5/O
                         net (fo=4, routed)           0.836    46.050    input[8]_i_5_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.154    46.204 r  input[7]_i_4/O
                         net (fo=3, routed)           0.690    46.894    aD2M4dsP[7]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.327    47.221 r  input[6]_i_5/O
                         net (fo=1, routed)           0.000    47.221    input[6]_i_5_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.622 r  input_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.001    47.623    input_reg[6]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.957 r  input_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.835    48.792    keyboard0/input_max_reg[10]_0[8]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.303    49.095 r  keyboard0/input[9]_i_2/O
                         net (fo=1, routed)           0.981    50.075    keyboard0/input[9]_i_2_n_0
    SLICE_X45Y52         LUT3 (Prop_lut3_I1_O)        0.124    50.199 r  keyboard0/input[9]_i_1/O
                         net (fo=2, routed)           0.677    50.877    A[9]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.877    
  -------------------------------------------------------------------
                         slack                                 47.695    

Slack (MET) :             47.800ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.979ns  (logic 20.080ns (38.631%)  route 31.899ns (61.369%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 98.443 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          1.165    49.370    keyboard0/input_max_reg[10]
    SLICE_X45Y51         LUT6 (Prop_lut6_I1_O)        0.124    49.494 r  keyboard0/input[4]_i_2/O
                         net (fo=1, routed)           0.639    50.134    keyboard0/input[4]_i_2_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.124    50.258 r  keyboard0/input[4]_i_1/O
                         net (fo=2, routed)           0.765    51.023    A[4]
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.439    98.443    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
                         clock pessimism              0.601    99.044    
                         clock uncertainty           -0.165    98.879    
    SLICE_X46Y51         FDRE (Setup_fdre_C_D)       -0.056    98.823    input_reg[4]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                         -51.023    
  -------------------------------------------------------------------
                         slack                                 47.800    

Slack (MET) :             47.870ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.658ns  (logic 20.080ns (38.871%)  route 31.578ns (61.129%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.836    49.041    input[14]_i_4_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I1_O)        0.124    49.165 r  input[0]_i_2/O
                         net (fo=1, routed)           0.594    49.759    keyboard0/input_max_reg[0]_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124    49.883 r  keyboard0/input[0]_i_1/O
                         net (fo=2, routed)           0.818    50.702    A[0]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.702    
  -------------------------------------------------------------------
                         slack                                 47.870    

Slack (MET) :             47.887ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.640ns  (logic 20.080ns (38.885%)  route 31.560ns (61.115%))
  Logic Levels:           79  (CARRY4=56 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.966    49.171    keyboard0/input_max_reg[10]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124    49.295 r  keyboard0/input[2]_i_2/O
                         net (fo=2, routed)           0.861    50.156    keyboard0/input_reg[2]_0
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    50.280 r  keyboard0/fb_a_addr0_i_4/O
                         net (fo=1, routed)           0.403    50.684    A[2]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.684    
  -------------------------------------------------------------------
                         slack                                 47.887    

Slack (MET) :             47.897ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.630ns  (logic 19.956ns (38.652%)  route 31.674ns (61.348%))
  Logic Levels:           78  (CARRY4=56 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.851    49.056    keyboard0/input_max_reg[10]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124    49.180 r  keyboard0/input[13]_i_1/O
                         net (fo=18, routed)          1.493    50.674    A[13]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.674    
  -------------------------------------------------------------------
                         slack                                 47.897    

Slack (MET) :             47.897ns  (required time - arrival time)
  Source:                 input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_addr0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        51.630ns  (logic 19.956ns (38.652%)  route 31.674ns (61.348%))
  Logic Levels:           78  (CARRY4=56 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=12 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  input_reg[4]/Q
                         net (fo=4, routed)           1.086     0.648    input_reg_n_0_[4]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.772 r  input[14]_i_45/O
                         net (fo=1, routed)           0.000     0.772    input[14]_i_45_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.173 r  input_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.001     1.173    input_reg[14]_i_35_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  input_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.287    input_reg[14]_i_24_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 f  input_reg[14]_i_16/O[2]
                         net (fo=5, routed)           0.973     2.500    input_reg[14]_i_16_n_5
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.302     2.802 r  input[8]_i_57/O
                         net (fo=1, routed)           0.000     2.802    input[8]_i_57_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.352 r  input_reg[8]_i_35/CO[3]
                         net (fo=26, routed)          1.110     4.461    input_reg[8]_i_35_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.585 r  input[11]_i_213/O
                         net (fo=1, routed)           0.000     4.585    input[11]_i_213_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.098 r  input_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000     5.098    input_reg[11]_i_196_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.352 r  input_reg[11]_i_214/CO[0]
                         net (fo=2, routed)           0.534     5.886    input_reg[11]_i_214_n_3
    SLICE_X38Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851     6.737 r  input_reg[11]_i_205/CO[2]
                         net (fo=2, routed)           0.492     7.229    input_reg[11]_i_205_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.007 r  input_reg[14]_i_93/CO[2]
                         net (fo=2, routed)           0.350     8.357    input_reg[14]_i_93_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     9.126 r  input_reg[14]_i_91/CO[3]
                         net (fo=20, routed)          1.508    10.634    input_reg[14]_i_91_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.758 r  input[11]_i_204/O
                         net (fo=1, routed)           0.000    10.758    input[11]_i_204_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.308 r  input_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.308    input_reg[11]_i_176_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  input_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    11.422    input_reg[11]_i_171_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  input_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.536    input_reg[11]_i_170_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.693 r  input_reg[14]_i_88/CO[1]
                         net (fo=19, routed)          1.362    13.055    input_reg[14]_i_88_n_2
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.329    13.384 r  input[11]_i_184/O
                         net (fo=1, routed)           0.000    13.384    input[11]_i_184_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.934 r  input_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    13.934    input_reg[11]_i_160_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  input_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.048    input_reg[11]_i_155_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  input_reg[11]_i_154/CO[3]
                         net (fo=1, routed)           0.000    14.162    input_reg[11]_i_154_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.390 r  input_reg[14]_i_84/CO[2]
                         net (fo=21, routed)          1.399    15.789    input_reg[14]_i_84_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.313    16.102 r  input[11]_i_168/O
                         net (fo=1, routed)           0.000    16.102    input[11]_i_168_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.652 r  input_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    16.652    input_reg[11]_i_145_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.766 r  input_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.766    input_reg[11]_i_140_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.880 r  input_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    16.880    input_reg[11]_i_139_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.994 r  input_reg[14]_i_79/CO[3]
                         net (fo=23, routed)          1.466    18.460    input_reg[14]_i_79_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124    18.584 r  input[11]_i_153/O
                         net (fo=1, routed)           0.000    18.584    input[11]_i_153_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.134 r  input_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    19.134    input_reg[11]_i_130_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.248 r  input_reg[11]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.248    input_reg[11]_i_125_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.362 r  input_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.362    input_reg[11]_i_124_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.476 r  input_reg[14]_i_74/CO[3]
                         net (fo=23, routed)          1.290    20.766    input_reg[14]_i_74_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.890 r  input[11]_i_138/O
                         net (fo=1, routed)           0.000    20.890    input[11]_i_138_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.423 r  input_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.423    input_reg[11]_i_111_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.540 r  input_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.540    input_reg[11]_i_106_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.657 r  input_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.657    input_reg[11]_i_105_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  input_reg[14]_i_69/CO[3]
                         net (fo=23, routed)          1.337    23.111    input_reg[14]_i_69_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.235 r  input[11]_i_119/O
                         net (fo=1, routed)           0.000    23.235    input[11]_i_119_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.785 r  input_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    23.785    input_reg[11]_i_95_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  input_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    23.899    input_reg[11]_i_90_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  input_reg[11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.013    input_reg[11]_i_89_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  input_reg[14]_i_64/CO[3]
                         net (fo=23, routed)          1.693    25.820    input_reg[14]_i_64_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.944 r  input[11]_i_103/O
                         net (fo=1, routed)           0.000    25.944    input[11]_i_103_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.494 r  input_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    26.494    input_reg[11]_i_80_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.608 r  input_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    26.608    input_reg[11]_i_75_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  input_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.722    input_reg[11]_i_74_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  input_reg[14]_i_59/CO[3]
                         net (fo=23, routed)          1.560    28.396    input_reg[14]_i_59_n_0
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.124    28.520 r  input[11]_i_83/O
                         net (fo=1, routed)           0.000    28.520    input[11]_i_83_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.070 r  input_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.070    input_reg[11]_i_60_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.184 r  input_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.184    input_reg[11]_i_59_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.298 r  input_reg[14]_i_54/CO[3]
                         net (fo=23, routed)          1.928    31.226    input_reg[14]_i_54_n_0
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.350 r  input[11]_i_73/O
                         net (fo=1, routed)           0.000    31.350    input[11]_i_73_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.900 r  input_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.900    input_reg[11]_i_50_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.014 r  input_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.014    input_reg[11]_i_45_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.128 r  input_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    32.128    input_reg[11]_i_44_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.242 r  input_reg[14]_i_49/CO[3]
                         net (fo=23, routed)          2.109    34.351    input_reg[14]_i_49_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    34.475 r  input[11]_i_58/O
                         net (fo=1, routed)           0.000    34.475    input[11]_i_58_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.025 r  input_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.025    input_reg[11]_i_35_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  input_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.139    input_reg[11]_i_30_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  input_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.253    input_reg[11]_i_29_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.367 r  input_reg[14]_i_40/CO[3]
                         net (fo=23, routed)          1.701    37.068    input_reg[14]_i_40_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.124    37.192 r  input[11]_i_43/O
                         net (fo=1, routed)           0.000    37.192    input[11]_i_43_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.725 r  input_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.725    input_reg[11]_i_24_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.842 r  input_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.842    input_reg[11]_i_19_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.959 r  input_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.959    input_reg[11]_i_18_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  input_reg[14]_i_30/CO[3]
                         net (fo=23, routed)          1.515    39.591    input_reg[14]_i_30_n_0
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.715 r  input[11]_i_27/O
                         net (fo=1, routed)           0.000    39.715    input[11]_i_27_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.265 r  input_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.265    input_reg[11]_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  input_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.379    input_reg[11]_i_12_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  input_reg[14]_i_19/CO[3]
                         net (fo=23, routed)          1.811    42.304    input_reg[14]_i_19_n_0
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.124    42.428 r  input[1]_i_15/O
                         net (fo=1, routed)           0.000    42.428    input[1]_i_15_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.068 r  input_reg[1]_i_5/O[3]
                         net (fo=3, routed)           0.680    43.748    input_reg[1]_i_5_n_4
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.306    44.054 f  input[8]_i_13/O
                         net (fo=7, routed)           1.037    45.090    input[8]_i_13_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    45.214 f  input[8]_i_5/O
                         net (fo=4, routed)           0.758    45.972    input[8]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.124    46.096 r  input[11]_i_6/O
                         net (fo=7, routed)           0.617    46.713    input[11]_i_6_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.150    46.863 r  input[10]_i_2/O
                         net (fo=2, routed)           1.014    47.877    input[10]_i_2_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.328    48.205 r  input[14]_i_4/O
                         net (fo=15, routed)          0.851    49.056    keyboard0/input_max_reg[10]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124    49.180 r  keyboard0/input[13]_i_1/O
                         net (fo=18, routed)          1.493    50.674    A[13]
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.532    98.537    clk_cpu
    DSP48_X1Y20          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.562    99.099    
                         clock uncertainty           -0.165    98.933    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    98.571    fb_a_addr0
  -------------------------------------------------------------------
                         required time                         98.571    
                         arrival time                         -50.674    
  -------------------------------------------------------------------
                         slack                                 47.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.555    -0.626    keyboard0/clk_cpu
    SLICE_X46Y68         FDRE                                         r  keyboard0/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  keyboard0/ascii_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.346    keyboard0/ascii_reg_n_0_[1]
    SLICE_X46Y66         FDRE                                         r  keyboard0/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.825    -0.865    keyboard0/clk_cpu
    SLICE_X46Y66         FDRE                                         r  keyboard0/ascii_code_reg[1]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.165    -0.445    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.059    -0.386    keyboard0/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prng0/rnd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.932%)  route 0.139ns (52.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.588    -0.593    prng0/clk_cpu
    SLICE_X61Y32         FDRE                                         r  prng0/tmp_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  prng0/tmp_a_reg[4]/Q
                         net (fo=2, routed)           0.139    -0.326    prng0/p_0_in[5]
    SLICE_X62Y32         FDRE                                         r  prng0/rnd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.858    -0.832    prng0/clk_cpu
    SLICE_X62Y32         FDRE                                         r  prng0/rnd_reg[5]/C
                         clock pessimism              0.274    -0.557    
                         clock uncertainty            0.165    -0.392    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.018    -0.374    prng0/rnd_reg[5]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rng_seed_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prng0/tmp_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.590    -0.591    clk_cpu
    SLICE_X59Y34         FDRE                                         r  rng_seed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  rng_seed_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.311    prng0/Q[11]
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.266 r  prng0/tmp_a[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    prng0/tmp_a[11]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  prng0/tmp_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.859    -0.831    prng0/clk_cpu
    SLICE_X59Y35         FDRE                                         r  prng0/tmp_a_reg[11]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.165    -0.411    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.092    -0.319    prng0/tmp_a_reg[11]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 keyboard0/e0_code_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.341%)  route 0.169ns (47.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.554    -0.627    keyboard0/clk_cpu
    SLICE_X44Y69         FDRE                                         r  keyboard0/e0_code_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  keyboard0/e0_code_reg/Q
                         net (fo=11, routed)          0.169    -0.317    keyboard0/ps2_keyboard_0/e0_code_reg_0
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.045    -0.272 r  keyboard0/ps2_keyboard_0/ascii[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    keyboard0/ps2_keyboard_0_n_10
    SLICE_X46Y68         FDRE                                         r  keyboard0/ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822    -0.867    keyboard0/clk_cpu
    SLICE_X46Y68         FDRE                                         r  keyboard0/ascii_reg[1]/C
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.165    -0.447    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.120    -0.327    keyboard0/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rng_seed_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prng0/tmp_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.636%)  route 0.142ns (43.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.589    -0.592    clk_cpu
    SLICE_X59Y33         FDRE                                         r  rng_seed_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  rng_seed_reg[10]/Q
                         net (fo=1, routed)           0.142    -0.309    prng0/Q[10]
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.264 r  prng0/tmp_a[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    prng0/tmp_a[10]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  prng0/tmp_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.859    -0.831    prng0/clk_cpu
    SLICE_X59Y35         FDRE                                         r  prng0/tmp_a_reg[10]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.165    -0.411    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.091    -0.320    prng0/tmp_a_reg[10]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rng_seed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prng0/tmp_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.083%)  route 0.155ns (44.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.588    -0.593    clk_cpu
    SLICE_X63Y31         FDRE                                         r  rng_seed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  rng_seed_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.297    prng0/Q[2]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.049    -0.248 r  prng0/tmp_a[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    prng0/tmp_a[2]_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  prng0/tmp_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.857    -0.833    prng0/clk_cpu
    SLICE_X62Y31         FDRE                                         r  prng0/tmp_a_reg[2]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.165    -0.415    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.107    -0.308    prng0/tmp_a_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.977%)  route 0.146ns (44.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.554    -0.627    keyboard0/clk_cpu
    SLICE_X45Y69         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.146    -0.340    keyboard0/ps2_keyboard_0/break
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.045    -0.295 r  keyboard0/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000    -0.295    keyboard0/ps2_keyboard_0_n_14
    SLICE_X45Y68         FDRE                                         r  keyboard0/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822    -0.867    keyboard0/clk_cpu
    SLICE_X45Y68         FDRE                                         r  keyboard0/shift_r_reg/C
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.165    -0.447    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.092    -0.355    keyboard0/shift_r_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/caps_lock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.809%)  route 0.147ns (44.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.554    -0.627    keyboard0/clk_cpu
    SLICE_X45Y69         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.147    -0.339    keyboard0/ps2_keyboard_0/break
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.045    -0.294 r  keyboard0/ps2_keyboard_0/caps_lock_i_1/O
                         net (fo=1, routed)           0.000    -0.294    keyboard0/ps2_keyboard_0_n_18
    SLICE_X45Y68         FDRE                                         r  keyboard0/caps_lock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822    -0.867    keyboard0/clk_cpu
    SLICE_X45Y68         FDRE                                         r  keyboard0/caps_lock_reg/C
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.165    -0.447    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.091    -0.356    keyboard0/caps_lock_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.556    -0.625    keyboard0/clk_cpu
    SLICE_X49Y69         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.312    keyboard0/ascii_reg_n_0_[5]
    SLICE_X49Y66         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.826    -0.863    keyboard0/clk_cpu
    SLICE_X49Y66         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.165    -0.443    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.066    -0.377    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/ps2_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/break_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.021%)  route 0.152ns (44.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.553    -0.628    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X44Y70         FDRE                                         r  keyboard0/ps2_keyboard_0/ps2_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  keyboard0/ps2_keyboard_0/ps2_code_reg[7]/Q
                         net (fo=22, routed)          0.152    -0.335    keyboard0/ps2_keyboard_0/ps2_code[7]
    SLICE_X45Y69         LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  keyboard0/ps2_keyboard_0/break_i_1/O
                         net (fo=1, routed)           0.000    -0.290    keyboard0/ps2_keyboard_0_n_12
    SLICE_X45Y69         FDRE                                         r  keyboard0/break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822    -0.868    keyboard0/clk_cpu
    SLICE_X45Y69         FDRE                                         r  keyboard0/break_reg/C
                         clock pessimism              0.255    -0.613    
                         clock uncertainty            0.165    -0.448    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.092    -0.356    keyboard0/break_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       42.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.205ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.357ns  (logic 2.950ns (40.097%)  route 4.407ns (59.903%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.074    52.612    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[3]
    SLICE_X50Y28         LUT6 (Prop_lut6_I5_O)        0.124    52.736 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.188    53.924    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.124    54.048 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.662    55.710    keyboard0/douta[3]
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.124    55.834 r  keyboard0/fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.483    56.317    keyboard0/fb_a_dat_in[3]_i_4_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.124    56.441 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    56.441    keyboard0_n_48
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.569    
    SLICE_X52Y55         FDRE (Setup_fdre_C_D)        0.077    98.646    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -56.441    
  -------------------------------------------------------------------
                         slack                                 42.205    

Slack (MET) :             42.400ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.162ns  (logic 2.950ns (41.190%)  route 4.212ns (58.810%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.257    52.795    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[1]
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    52.919 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.046    53.965    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I4_O)        0.124    54.089 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.457    55.546    keyboard0/douta[1]
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    55.670 r  keyboard0/fb_a_dat_in[1]_i_3/O
                         net (fo=1, routed)           0.452    56.122    keyboard0/fb_a_dat_in[1]_i_3_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124    56.246 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    56.246    keyboard0_n_50
    SLICE_X50Y53         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X50Y53         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.569    
    SLICE_X50Y53         FDRE (Setup_fdre_C_D)        0.077    98.646    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -56.246    
  -------------------------------------------------------------------
                         slack                                 42.400    

Slack (MET) :             42.551ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.048ns  (logic 3.035ns (43.061%)  route 4.013ns (56.939%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.437    52.975    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    53.099 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.044    54.143    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I4_O)        0.124    54.267 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.532    55.799    keyboard0/douta[2]
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.124    55.923 r  keyboard0/fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.000    55.923    keyboard0/fb_a_dat_in[2]_i_2_n_0
    SLICE_X52Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    56.132 r  keyboard0/fb_a_dat_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    56.132    keyboard0_n_49
    SLICE_X52Y50         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.443    98.447    clk_cpu
    SLICE_X52Y50         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.570    
    SLICE_X52Y50         FDRE (Setup_fdre_C_D)        0.113    98.683    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.683    
                         arrival time                         -56.132    
  -------------------------------------------------------------------
                         slack                                 42.551    

Slack (MET) :             42.752ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.786ns  (logic 3.038ns (44.766%)  route 3.748ns (55.234%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 49.094 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    49.094    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.548 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.213    52.761    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.124    52.885 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.842    53.727    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124    53.851 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.693    55.544    keyboard0/douta[0]
    SLICE_X51Y55         LUT6 (Prop_lut6_I2_O)        0.124    55.668 r  keyboard0/fb_a_dat_in[0]_i_2/O
                         net (fo=1, routed)           0.000    55.668    keyboard0/fb_a_dat_in[0]_i_2_n_0
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    55.880 r  keyboard0/fb_a_dat_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    55.880    keyboard0_n_51
    SLICE_X51Y55         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X51Y55         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.569    
    SLICE_X51Y55         FDRE (Setup_fdre_C_D)        0.064    98.633    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.633    
                         arrival time                         -55.880    
  -------------------------------------------------------------------
                         slack                                 42.752    

Slack (MET) :             42.830ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.768ns  (logic 3.035ns (44.844%)  route 3.733ns (55.156%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.421    52.959    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    53.083 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.155    54.238    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.124    54.362 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.157    55.519    keyboard0/douta[6]
    SLICE_X50Y55         LUT5 (Prop_lut5_I4_O)        0.124    55.643 r  keyboard0/fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.000    55.643    keyboard0/fb_a_dat_in[6]_i_2_n_0
    SLICE_X50Y55         MUXF7 (Prop_muxf7_I0_O)      0.209    55.852 r  keyboard0/fb_a_dat_in_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    55.852    keyboard0_n_45
    SLICE_X50Y55         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X50Y55         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.569    
    SLICE_X50Y55         FDRE (Setup_fdre_C_D)        0.113    98.682    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.682    
                         arrival time                         -55.852    
  -------------------------------------------------------------------
                         slack                                 42.830    

Slack (MET) :             42.928ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.588ns  (logic 2.826ns (42.897%)  route 3.762ns (57.103%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 49.083 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.595    49.083    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.537 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.232    52.769    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[7]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.124    52.893 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.960    53.854    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.124    53.978 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.569    55.547    rom_dat[7]
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124    55.671 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    55.671    fb_a_dat_in[7]_i_2_n_0
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.443    98.447    clk_cpu
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.570    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)        0.029    98.599    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                         -55.671    
  -------------------------------------------------------------------
                         slack                                 42.928    

Slack (MET) :             42.956ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.560ns  (logic 2.950ns (44.967%)  route 3.610ns (55.033%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 49.084 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    49.084    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.538 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.266    52.804    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[5]
    SLICE_X50Y28         LUT6 (Prop_lut6_I5_O)        0.124    52.928 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.991    53.919    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.124    54.043 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.880    54.923    keyboard0/douta[5]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.124    55.047 r  keyboard0/fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.473    55.520    keyboard0/fb_a_dat_in[5]_i_4_n_0
    SLICE_X51Y54         LUT5 (Prop_lut5_I3_O)        0.124    55.644 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.644    keyboard0_n_46
    SLICE_X51Y54         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.442    98.446    clk_cpu
    SLICE_X51Y54         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.569    
    SLICE_X51Y54         FDRE (Setup_fdre_C_D)        0.031    98.600    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.600    
                         arrival time                         -55.644    
  -------------------------------------------------------------------
                         slack                                 42.956    

Slack (MET) :             43.409ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.143ns  (logic 2.826ns (46.000%)  route 3.317ns (54.000%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 49.094 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    49.094    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.548 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.208    52.756    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.124    52.880 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.157    54.037    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.124    54.161 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.952    55.113    keyboard0/douta[4]
    SLICE_X50Y51         LUT5 (Prop_lut5_I3_O)        0.124    55.237 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    55.237    keyboard0_n_47
    SLICE_X50Y51         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.443    98.447    clk_cpu
    SLICE_X50Y51         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.570    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.077    98.647    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.647    
                         arrival time                         -55.237    
  -------------------------------------------------------------------
                         slack                                 43.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.254ns (30.304%)  route 0.584ns (69.696%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.210    -0.246    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.201 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.374     0.174    keyboard0/douta[4]
    SLICE_X50Y51         LUT5 (Prop_lut5_I3_O)        0.045     0.219 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.219    keyboard0_n_47
    SLICE_X50Y51         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.835    -0.854    clk_cpu
    SLICE_X50Y51         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.276    -0.023    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.120     0.097    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.316ns (32.500%)  route 0.656ns (67.500%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.202    -0.254    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X50Y34         LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.455     0.246    keyboard0/douta[6]
    SLICE_X50Y55         LUT5 (Prop_lut5_I4_O)        0.045     0.291 r  keyboard0/fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.000     0.291    keyboard0/fb_a_dat_in[6]_i_2_n_0
    SLICE_X50Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     0.353 r  keyboard0/fb_a_dat_in_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.353    keyboard0_n_45
    SLICE_X50Y55         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X50Y55         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X50Y55         FDRE (Hold_fdre_C_D)         0.134     0.110    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.336ns (34.927%)  route 0.626ns (65.073%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y53         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.140    -0.330    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y54         LUT6 (Prop_lut6_I3_O)        0.098    -0.232 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.191    -0.041    douta[7]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.004 f  fb_a_dat_in[7]_i_3/O
                         net (fo=1, routed)           0.295     0.300    fb_a_dat_in[7]_i_3_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.345 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.345    fb_a_dat_in[7]_i_2_n_0
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.835    -0.854    clk_cpu
    SLICE_X51Y52         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.276    -0.023    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.091     0.068    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.254ns (24.949%)  route 0.764ns (75.051%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.319    -0.134    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.089 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.445     0.356    keyboard0/bbstub_douta[4][1]
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.401 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.401    keyboard0_n_48
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X52Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.120     0.096    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.299ns (29.222%)  route 0.724ns (70.778%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.214    -0.242    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.197 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.355     0.159    keyboard0/douta[5]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.204 r  keyboard0/fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.155     0.359    keyboard0/fb_a_dat_in[5]_i_4_n_0
    SLICE_X51Y54         LUT5 (Prop_lut5_I3_O)        0.045     0.404 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.404    keyboard0_n_46
    SLICE_X51Y54         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X51Y54         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.092     0.068    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.316ns (29.318%)  route 0.762ns (70.682%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.186    -0.270    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y33         LUT5 (Prop_lut5_I1_O)        0.045    -0.225 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.576     0.351    keyboard0/douta[2]
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.396 r  keyboard0/fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.000     0.396    keyboard0/fb_a_dat_in[2]_i_2_n_0
    SLICE_X52Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     0.458 r  keyboard0/fb_a_dat_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.458    keyboard0_n_49
    SLICE_X52Y50         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.835    -0.854    clk_cpu
    SLICE_X52Y50         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.276    -0.023    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     0.111    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.254ns (23.695%)  route 0.818ns (76.305%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y54         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.488     0.035    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y53         LUT6 (Prop_lut6_I1_O)        0.045     0.080 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.329     0.410    keyboard0/bbstub_douta[4][0]
    SLICE_X50Y53         LUT6 (Prop_lut6_I3_O)        0.045     0.455 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.455    keyboard0_n_50
    SLICE_X50Y53         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X50Y53         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.120     0.096    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.316ns (28.241%)  route 0.803ns (71.759%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y34         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.155    -0.301    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X50Y33         LUT5 (Prop_lut5_I3_O)        0.045    -0.256 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.648     0.393    keyboard0/douta[0]
    SLICE_X51Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.438 r  keyboard0/fb_a_dat_in[0]_i_2/O
                         net (fo=1, routed)           0.000     0.438    keyboard0/fb_a_dat_in[0]_i_2_n_0
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     0.500 r  keyboard0/fb_a_dat_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.500    keyboard0_n_51
    SLICE_X51Y55         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.834    -0.855    clk_cpu
    SLICE_X51Y55         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.105     0.081    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider
  To Clock:  clk_vga_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 1.708ns (20.553%)  route 6.602ns (79.447%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 7.698 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.555    -0.957    vga0/clk_vga
    SLICE_X49Y61         FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.538 r  vga0/h_count_reg[1]/Q
                         net (fo=27, routed)          1.081     0.543    vga0/h_count_reg_n_0_[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.297     0.840 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.149     0.989    vga0/h_count[10]_i_3_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.124     1.113 r  vga0/h_count[10]_i_1/O
                         net (fo=66, routed)          0.746     1.859    vga0/h_count[10]_i_1_n_0
    SLICE_X48Y61         LUT4 (Prop_lut4_I2_O)        0.124     1.983 r  vga0/v_count[1]_i_1/O
                         net (fo=126, routed)         1.508     3.491    vga0/v_count[1]_i_1_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124     3.615 r  vga0/g20_b4/O
                         net (fo=1, routed)           0.689     4.305    vga0/g20_b4_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  vga0/vgaRed[0]_i_71/O
                         net (fo=1, routed)           0.619     5.048    vga0/vgaRed[0]_i_71_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.124     5.172 r  vga0/vgaRed[0]_i_21/O
                         net (fo=1, routed)           0.808     5.980    vga0/vgaRed[0]_i_21_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.104 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.658     6.762    vga0/vgaRed[0]_i_7_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.886 r  vga0/vgaRed[0]_i_4/O
                         net (fo=1, routed)           0.343     7.229    vga0/vgaRed[0]_i_4_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I3_O)        0.124     7.353 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.353    vga0/vgaRed[0]_i_1_n_0
    SLICE_X47Y61         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.435     7.698    vga0/clk_vga
    SLICE_X47Y61         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.562     8.260    
                         clock uncertainty           -0.116     8.144    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.032     8.176    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.176    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 3.074ns (40.506%)  route 4.515ns (59.494%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.216 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.435 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.860     4.295    vga0/v_count_reg[8]_0[1]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.828     5.123 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.123    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.342 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.966     6.308    vga0/fbOutAddr0[13]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.323     6.631 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.631    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.075     8.238    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.949ns (41.842%)  route 4.099ns (58.158%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.216 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.435 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.860     4.295    vga0/v_count_reg[8]_0[1]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.938     5.233 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.550     5.783    vga0/fbOutAddr0[12]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.307     6.090 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     6.090    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.031     8.194    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.194    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 2.872ns (42.071%)  route 3.955ns (57.929%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.216 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.435 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.860     4.295    vga0/v_count_reg[8]_0[1]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873     5.168 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.406     5.574    vga0/fbOutAddr0[11]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.295     5.869 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.869    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.075     8.238    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 2.643ns (38.965%)  route 4.140ns (61.035%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.261 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.648     3.909    vga0/fbOutAddr1[0]
    SLICE_X50Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.573     4.482 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.482    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.701 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.803     5.504    vga0/fbOutAddr0[9]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.321     5.825 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.825    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.075     8.238    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 2.535ns (37.710%)  route 4.187ns (62.290%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.216 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.435 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.860     4.295    vga0/v_count_reg[8]_0[1]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.525     4.820 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.638     5.458    vga0/fbOutAddr0[10]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.306     5.764 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.764    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.029     8.192    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 2.069ns (31.253%)  route 4.551ns (68.747%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.913 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.862     3.775    vga0/fbOutAddr1_0[7]
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.306     4.081 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.081    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.331 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.000     5.331    vga0/fbOutAddr0[7]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.331     5.662 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.662    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.075     8.238    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 2.147ns (33.621%)  route 4.239ns (66.379%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.554    -0.958    vga0/clk_vga
    SLICE_X51Y64         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  vga0/v_count_reg[8]/Q
                         net (fo=11, routed)          0.667     0.165    vga0/v_count_reg_n_0_[8]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124     0.289 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.728     1.017    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.141 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.978     2.119    vga0/v_count[10]_i_2_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.243 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.316     2.559    vga0/v_count3_out[4]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124     2.683 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.683    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.913 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.862     3.775    vga0/fbOutAddr1_0[7]
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.306     4.081 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.081    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.433 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.688     5.121    vga0/fbOutAddr0[8]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.307     5.428 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.428    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.576     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.032     8.195    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.856ns (33.063%)  route 3.758ns (66.937%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.556    -0.956    vga0/clk_vga
    SLICE_X49Y60         FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.537 r  vga0/h_count_reg[2]/Q
                         net (fo=24, routed)          1.362     0.825    vga0/h_count_reg_n_0_[2]
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.326     1.151 r  vga0/h_count[7]_i_2/O
                         net (fo=6, routed)           0.636     1.787    vga0/h_count[7]_i_2_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I2_O)        0.327     2.114 f  vga0/fbOutAddr[8]_i_8/O
                         net (fo=1, routed)           0.452     2.565    vga0/fbOutAddr[8]_i_8_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.689 r  vga0/fbOutAddr[8]_i_7/O
                         net (fo=2, routed)           0.804     3.494    vga0/fbOutAddr[8]_i_7_n_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.124     3.618 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.618    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     3.848 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.504     4.352    vga0/fbOutAddr0[6]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.306     4.658 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.658    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.703    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.562     8.265    
                         clock uncertainty           -0.116     8.149    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.031     8.180    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.320ns (24.488%)  route 4.070ns (75.512%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 7.702 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.556    -0.956    vga0/clk_vga
    SLICE_X49Y60         FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.537 f  vga0/h_count_reg[2]/Q
                         net (fo=24, routed)          1.362     0.825    vga0/h_count_reg_n_0_[2]
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.326     1.151 f  vga0/h_count[7]_i_2/O
                         net (fo=6, routed)           0.688     1.839    vga0/h_count[7]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I3_O)        0.327     2.166 r  vga0/fbOutAddr[4]_i_3/O
                         net (fo=1, routed)           0.612     2.778    vga0/fbOutAddr[4]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I3_O)        0.124     2.902 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.394     3.295    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X52Y62         LUT5 (Prop_lut5_I4_O)        0.124     3.419 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          1.015     4.434    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  vga0/fbOutAddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439     7.702    vga0/clk_vga
    SLICE_X49Y59         FDRE                                         r  vga0/fbOutAddr_reg[3]/C
                         clock pessimism              0.576     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X49Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.957    vga0/fbOutAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -4.434    
  -------------------------------------------------------------------
                         slack                                  3.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.163%)  route 0.297ns (67.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    vga0/clk_vga
    SLICE_X51Y59         FDRE                                         r  vga0/fbOutAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga0/fbOutAddr_reg[5]/Q
                         net (fo=3, routed)           0.297    -0.180    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[5]
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.874    -0.815    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.541    
                         clock uncertainty            0.116    -0.425    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.242    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.092%)  route 0.298ns (67.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    vga0/clk_vga
    SLICE_X51Y59         FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.298    -0.179    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.874    -0.815    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.541    
                         clock uncertainty            0.116    -0.425    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.242    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.038%)  route 0.313ns (68.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/fbOutAddr_reg[8]/Q
                         net (fo=3, routed)           0.313    -0.165    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[8]
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.874    -0.815    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.541    
                         clock uncertainty            0.116    -0.425    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.242    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.234%)  route 0.124ns (46.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.124    -0.353    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.116    -0.502    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.066    -0.436    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.267%)  route 0.281ns (68.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  vga0/fbOutAddr_reg[9]/Q
                         net (fo=3, routed)           0.281    -0.210    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[9]
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.874    -0.815    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y24         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.541    
                         clock uncertainty            0.116    -0.425    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130    -0.295    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.737%)  route 0.288ns (69.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X51Y60         FDRE                                         r  vga0/fbOutAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  vga0/fbOutAddr_reg[7]/Q
                         net (fo=3, routed)           0.288    -0.203    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.293    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.486%)  route 0.149ns (44.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X51Y61         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/h_count_reg[3]/Q
                         net (fo=16, routed)          0.149    -0.329    vga0/h_count_reg_n_0_[3]
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.045    -0.284 r  vga0/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    vga0/h_count[5]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  vga0/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.831    -0.858    vga0/clk_vga
    SLICE_X49Y61         FDRE                                         r  vga0/h_count_reg[5]/C
                         clock pessimism              0.275    -0.583    
                         clock uncertainty            0.116    -0.467    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.091    -0.376    vga0/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.135%)  route 0.164ns (46.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X53Y61         FDRE                                         r  vga0/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/h_count_reg[10]/Q
                         net (fo=5, routed)           0.164    -0.314    vga0/h_count_reg_n_0_[10]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  vga0/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.269    vga0/hSync_i_1_n_0
    SLICE_X52Y59         FDRE                                         r  vga0/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.833    -0.856    vga0/clk_vga
    SLICE_X52Y59         FDRE                                         r  vga0/hSync_reg/C
                         clock pessimism              0.254    -0.602    
                         clock uncertainty            0.116    -0.486    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.120    -0.366    vga0/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.568%)  route 0.320ns (69.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk_vga
    SLICE_X48Y60         FDRE                                         r  vga0/fbOutAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/fbOutAddr_reg[1]/Q
                         net (fo=3, routed)           0.320    -0.158    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.559    
                         clock uncertainty            0.116    -0.443    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.260    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.714%)  route 0.155ns (52.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y58         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.155    -0.323    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y57         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.116    -0.486    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.057    -0.429    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.106    





