# mypy: ignore-errors
# -*- coding: utf-8 -*-
#
# TARGET arch is: []
# WORD_SIZE is: 8
# POINTER_SIZE is: 8
# LONGDOUBLE_SIZE is: 16
#
import ctypes, os


class FunctionFactoryStub:
    def __getattr__(self, _):
      return ctypes.CFUNCTYPE(lambda y:y)

# libraries['FIXME_STUB'] explanation
# As you did not list (-l libraryname.so) a library that exports this function
# This is a non-working stub instead.
# You can either re-run clan2py with -l /path/to/library.so
# Or manually fix this by comment the ctypes.CDLL loading
_libraries = {}
_libraries['FIXME_STUB'] = FunctionFactoryStub() #  ctypes.CDLL('FIXME_STUB')

import functools
from tinygrad.runtime.support.hcq import FileIOInterface

def _do_ioctl(__idir, __base, __nr, __user_struct, __fd, __payload=None, **kwargs):
  ret = __fd.ioctl((__idir<<30) | (ctypes.sizeof(made := (__payload or __user_struct(**kwargs)))<<16) | (__base<<8) | __nr, made)
  if ret != 0: raise RuntimeError(f"ioctl returned {ret}")
  return made

def _IO(base, nr): return functools.partial(_do_ioctl, 0, ord(base) if isinstance(base, str) else base, nr, None)
def _IOW(base, nr, type): return functools.partial(_do_ioctl, 1, ord(base) if isinstance(base, str) else base, nr, type)
def _IOR(base, nr, type): return functools.partial(_do_ioctl, 2, ord(base) if isinstance(base, str) else base, nr, type)
def _IOWR(base, nr, type): return functools.partial(_do_ioctl, 3, ord(base) if isinstance(base, str) else base, nr, type)

class AsDictMixin:
    @classmethod
    def as_dict(cls, self):
        result = {}
        if not isinstance(self, AsDictMixin):
            # not a structure, assume it's already a python object
            return self
        if not hasattr(cls, "_fields_"):
            return result
        # sys.version_info >= (3, 5)
        # for (field, *_) in cls._fields_:  # noqa
        for field_tuple in cls._fields_:  # noqa
            field = field_tuple[0]
            if field.startswith('PADDING_'):
                continue
            value = getattr(self, field)
            type_ = type(value)
            if hasattr(value, "_length_") and hasattr(value, "_type_"):
                # array
                if not hasattr(type_, "as_dict"):
                    value = [v for v in value]
                else:
                    type_ = type_._type_
                    value = [type_.as_dict(v) for v in value]
            elif hasattr(value, "contents") and hasattr(value, "_type_"):
                # pointer
                try:
                    if not hasattr(type_, "as_dict"):
                        value = value.contents
                    else:
                        type_ = type_._type_
                        value = type_.as_dict(value.contents)
                except ValueError:
                    # nullptr
                    value = None
            elif isinstance(value, AsDictMixin):
                # other structure
                value = type_.as_dict(value)
            result[field] = value
        return result


class Structure(ctypes.Structure, AsDictMixin):

    def __init__(self, *args, **kwds):
        # We don't want to use positional arguments fill PADDING_* fields

        args = dict(zip(self.__class__._field_names_(), args))
        args.update(kwds)
        super(Structure, self).__init__(**args)

    @classmethod
    def _field_names_(cls):
        if hasattr(cls, '_fields_'):
            return (f[0] for f in cls._fields_ if not f[0].startswith('PADDING'))
        else:
            return ()

    @classmethod
    def get_type(cls, field):
        for f in cls._fields_:
            if f[0] == field:
                return f[1]
        return None

    @classmethod
    def bind(cls, bound_fields):
        fields = {}
        for name, type_ in cls._fields_:
            if hasattr(type_, "restype"):
                if name in bound_fields:
                    if bound_fields[name] is None:
                        fields[name] = type_()
                    else:
                        # use a closure to capture the callback from the loop scope
                        fields[name] = (
                            type_((lambda callback: lambda *args: callback(*args))(
                                bound_fields[name]))
                        )
                    del bound_fields[name]
                else:
                    # default callback implementation (does nothing)
                    try:
                        default_ = type_(0).restype().value
                    except TypeError:
                        default_ = None
                    fields[name] = type_((
                        lambda default_: lambda *args: default_)(default_))
            else:
                # not a callback function, use default initialization
                if name in bound_fields:
                    fields[name] = bound_fields[name]
                    del bound_fields[name]
                else:
                    fields[name] = type_()
        if len(bound_fields) != 0:
            raise ValueError(
                "Cannot bind the following unknown callback(s) {}.{}".format(
                    cls.__name__, bound_fields.keys()
            ))
        return cls(**fields)


class Union(ctypes.Union, AsDictMixin):
    pass



def string_cast(char_pointer, encoding='utf-8', errors='strict'):
    value = ctypes.cast(char_pointer, ctypes.c_char_p).value
    if value is not None and encoding is not None:
        value = value.decode(encoding, errors=errors)
    return value


def char_pointer_cast(string, encoding='utf-8'):
    if encoding is not None:
        try:
            string = string.encode(encoding)
        except AttributeError:
            # In Python3, bytes has no encode attribute
            pass
    string = ctypes.c_char_p(string)
    return ctypes.cast(string, ctypes.POINTER(ctypes.c_char))



c_int128 = ctypes.c_ubyte*16
c_uint128 = c_int128
void = None
if ctypes.sizeof(ctypes.c_longdouble) == 16:
    c_long_double_t = ctypes.c_longdouble
else:
    c_long_double_t = ctypes.c_ubyte*16



REGISTER_XML = True # macro
# def __struct_cast(X):  # macro
#    return (struct_X)
REG_PC_VERSION = 0x00000000 # macro
PC_VERSION_VERSION__MASK = 0xffffffff # macro
PC_VERSION_VERSION__SHIFT = 0 # macro
REG_PC_VERSION_NUM = 0x00000004 # macro
PC_VERSION_NUM_VERSION_NUM__MASK = 0xffffffff # macro
PC_VERSION_NUM_VERSION_NUM__SHIFT = 0 # macro
REG_PC_OPERATION_ENABLE = 0x00000008 # macro
PC_OPERATION_ENABLE_RESERVED_0__MASK = 0xfffffffe # macro
PC_OPERATION_ENABLE_RESERVED_0__SHIFT = 1 # macro
PC_OPERATION_ENABLE_OP_EN__MASK = 0x00000001 # macro
PC_OPERATION_ENABLE_OP_EN__SHIFT = 0 # macro
REG_PC_BASE_ADDRESS = 0x00000010 # macro
PC_BASE_ADDRESS_PC_SOURCE_ADDR__MASK = 0xfffffff0 # macro
PC_BASE_ADDRESS_PC_SOURCE_ADDR__SHIFT = 4 # macro
PC_BASE_ADDRESS_RESERVED_0__MASK = 0x0000000e # macro
PC_BASE_ADDRESS_RESERVED_0__SHIFT = 1 # macro
PC_BASE_ADDRESS_PC_SEL__MASK = 0x00000001 # macro
PC_BASE_ADDRESS_PC_SEL__SHIFT = 0 # macro
REG_PC_REGISTER_AMOUNTS = 0x00000014 # macro
PC_REGISTER_AMOUNTS_RESERVED_0__MASK = 0xffff0000 # macro
PC_REGISTER_AMOUNTS_RESERVED_0__SHIFT = 16 # macro
PC_REGISTER_AMOUNTS_PC_DATA_AMOUNT__MASK = 0x0000ffff # macro
PC_REGISTER_AMOUNTS_PC_DATA_AMOUNT__SHIFT = 0 # macro
REG_PC_INTERRUPT_MASK = 0x00000020 # macro
PC_INTERRUPT_MASK_RESERVED_0__MASK = 0xffffc000 # macro
PC_INTERRUPT_MASK_RESERVED_0__SHIFT = 14 # macro
PC_INTERRUPT_MASK_DMA_WRITE_ERROR = 0x00002000 # macro
PC_INTERRUPT_MASK_DMA_READ_ERROR = 0x00001000 # macro
PC_INTERRUPT_MASK_PPU_1 = 0x00000800 # macro
PC_INTERRUPT_MASK_PPU_0 = 0x00000400 # macro
PC_INTERRUPT_MASK_DPU_1 = 0x00000200 # macro
PC_INTERRUPT_MASK_DPU_0 = 0x00000100 # macro
PC_INTERRUPT_MASK_CORE_1 = 0x00000080 # macro
PC_INTERRUPT_MASK_CORE_0 = 0x00000040 # macro
PC_INTERRUPT_MASK_CNA_CSC_1 = 0x00000020 # macro
PC_INTERRUPT_MASK_CNA_CSC_0 = 0x00000010 # macro
PC_INTERRUPT_MASK_CNA_WEIGHT_1 = 0x00000008 # macro
PC_INTERRUPT_MASK_CNA_WEIGHT_0 = 0x00000004 # macro
PC_INTERRUPT_MASK_CNA_FEATURE_1 = 0x00000002 # macro
PC_INTERRUPT_MASK_CNA_FEATURE_0 = 0x00000001 # macro
REG_PC_INTERRUPT_CLEAR = 0x00000024 # macro
PC_INTERRUPT_CLEAR_RESERVED_0__MASK = 0xffffc000 # macro
PC_INTERRUPT_CLEAR_RESERVED_0__SHIFT = 14 # macro
PC_INTERRUPT_CLEAR_DMA_WRITE_ERROR = 0x00002000 # macro
PC_INTERRUPT_CLEAR_DMA_READ_ERROR = 0x00001000 # macro
PC_INTERRUPT_CLEAR_PPU_1 = 0x00000800 # macro
PC_INTERRUPT_CLEAR_PPU_0 = 0x00000400 # macro
PC_INTERRUPT_CLEAR_DPU_1 = 0x00000200 # macro
PC_INTERRUPT_CLEAR_DPU_0 = 0x00000100 # macro
PC_INTERRUPT_CLEAR_CORE_1 = 0x00000080 # macro
PC_INTERRUPT_CLEAR_CORE_0 = 0x00000040 # macro
PC_INTERRUPT_CLEAR_CNA_CSC_1 = 0x00000020 # macro
PC_INTERRUPT_CLEAR_CNA_CSC_0 = 0x00000010 # macro
PC_INTERRUPT_CLEAR_CNA_WEIGHT_1 = 0x00000008 # macro
PC_INTERRUPT_CLEAR_CNA_WEIGHT_0 = 0x00000004 # macro
PC_INTERRUPT_CLEAR_CNA_FEATURE_1 = 0x00000002 # macro
PC_INTERRUPT_CLEAR_CNA_FEATURE_0 = 0x00000001 # macro
REG_PC_INTERRUPT_STATUS = 0x00000028 # macro
PC_INTERRUPT_STATUS_RESERVED_0__MASK = 0xffffc000 # macro
PC_INTERRUPT_STATUS_RESERVED_0__SHIFT = 14 # macro
PC_INTERRUPT_STATUS_DMA_WRITE_ERROR = 0x00002000 # macro
PC_INTERRUPT_STATUS_DMA_READ_ERROR = 0x00001000 # macro
PC_INTERRUPT_STATUS_PPU_1 = 0x00000800 # macro
PC_INTERRUPT_STATUS_PPU_0 = 0x00000400 # macro
PC_INTERRUPT_STATUS_DPU_1 = 0x00000200 # macro
PC_INTERRUPT_STATUS_DPU_0 = 0x00000100 # macro
PC_INTERRUPT_STATUS_CORE_1 = 0x00000080 # macro
PC_INTERRUPT_STATUS_CORE_0 = 0x00000040 # macro
PC_INTERRUPT_STATUS_CNA_CSC_1 = 0x00000020 # macro
PC_INTERRUPT_STATUS_CNA_CSC_0 = 0x00000010 # macro
PC_INTERRUPT_STATUS_CNA_WEIGHT_1 = 0x00000008 # macro
PC_INTERRUPT_STATUS_CNA_WEIGHT_0 = 0x00000004 # macro
PC_INTERRUPT_STATUS_CNA_FEATURE_1 = 0x00000002 # macro
PC_INTERRUPT_STATUS_CNA_FEATURE_0 = 0x00000001 # macro
REG_PC_INTERRUPT_RAW_STATUS = 0x0000002c # macro
PC_INTERRUPT_RAW_STATUS_RESERVED_0__MASK = 0xffffc000 # macro
PC_INTERRUPT_RAW_STATUS_RESERVED_0__SHIFT = 14 # macro
PC_INTERRUPT_RAW_STATUS_DMA_WRITE_ERROR = 0x00002000 # macro
PC_INTERRUPT_RAW_STATUS_DMA_READ_ERROR = 0x00001000 # macro
PC_INTERRUPT_RAW_STATUS_PPU_1 = 0x00000800 # macro
PC_INTERRUPT_RAW_STATUS_PPU_0 = 0x00000400 # macro
PC_INTERRUPT_RAW_STATUS_DPU_1 = 0x00000200 # macro
PC_INTERRUPT_RAW_STATUS_DPU_0 = 0x00000100 # macro
PC_INTERRUPT_RAW_STATUS_CORE_1 = 0x00000080 # macro
PC_INTERRUPT_RAW_STATUS_CORE_0 = 0x00000040 # macro
PC_INTERRUPT_RAW_STATUS_CNA_CSC_1 = 0x00000020 # macro
PC_INTERRUPT_RAW_STATUS_CNA_CSC_0 = 0x00000010 # macro
PC_INTERRUPT_RAW_STATUS_CNA_WEIGHT_1 = 0x00000008 # macro
PC_INTERRUPT_RAW_STATUS_CNA_WEIGHT_0 = 0x00000004 # macro
PC_INTERRUPT_RAW_STATUS_CNA_FEATURE_1 = 0x00000002 # macro
PC_INTERRUPT_RAW_STATUS_CNA_FEATURE_0 = 0x00000001 # macro
REG_PC_TASK_CON = 0x00000030 # macro
PC_TASK_CON_RESERVED_0__MASK = 0xffffc000 # macro
PC_TASK_CON_RESERVED_0__SHIFT = 14 # macro
PC_TASK_CON_TASK_COUNT_CLEAR__MASK = 0x00002000 # macro
PC_TASK_CON_TASK_COUNT_CLEAR__SHIFT = 13 # macro
PC_TASK_CON_TASK_PP_EN__MASK = 0x00001000 # macro
PC_TASK_CON_TASK_PP_EN__SHIFT = 12 # macro
PC_TASK_CON_TASK_NUMBER__MASK = 0x00000fff # macro
PC_TASK_CON_TASK_NUMBER__SHIFT = 0 # macro
REG_PC_TASK_DMA_BASE_ADDR = 0x00000034 # macro
PC_TASK_DMA_BASE_ADDR_DMA_BASE_ADDR__MASK = 0xfffffff0 # macro
PC_TASK_DMA_BASE_ADDR_DMA_BASE_ADDR__SHIFT = 4 # macro
PC_TASK_DMA_BASE_ADDR_RESERVED_0__MASK = 0x0000000f # macro
PC_TASK_DMA_BASE_ADDR_RESERVED_0__SHIFT = 0 # macro
REG_PC_TASK_STATUS = 0x0000003c # macro
PC_TASK_STATUS_RESERVED_0__MASK = 0xf0000000 # macro
PC_TASK_STATUS_RESERVED_0__SHIFT = 28 # macro
PC_TASK_STATUS_TASK_STATUS__MASK = 0x0fffffff # macro
PC_TASK_STATUS_TASK_STATUS__SHIFT = 0 # macro
REG_CNA_S_STATUS = 0x00001000 # macro
CNA_S_STATUS_RESERVED_0__MASK = 0xfffc0000 # macro
CNA_S_STATUS_RESERVED_0__SHIFT = 18 # macro
CNA_S_STATUS_STATUS_1__MASK = 0x00030000 # macro
CNA_S_STATUS_STATUS_1__SHIFT = 16 # macro
CNA_S_STATUS_RESERVED_1__MASK = 0x0000fffc # macro
CNA_S_STATUS_RESERVED_1__SHIFT = 2 # macro
CNA_S_STATUS_STATUS_0__MASK = 0x00000003 # macro
CNA_S_STATUS_STATUS_0__SHIFT = 0 # macro
REG_CNA_S_POINTER = 0x00001004 # macro
CNA_S_POINTER_RESERVED_0__MASK = 0xfffe0000 # macro
CNA_S_POINTER_RESERVED_0__SHIFT = 17 # macro
CNA_S_POINTER_EXECUTER__MASK = 0x00010000 # macro
CNA_S_POINTER_EXECUTER__SHIFT = 16 # macro
CNA_S_POINTER_RESERVED_1__MASK = 0x0000ffc0 # macro
CNA_S_POINTER_RESERVED_1__SHIFT = 6 # macro
CNA_S_POINTER_EXECUTER_PP_CLEAR__MASK = 0x00000020 # macro
CNA_S_POINTER_EXECUTER_PP_CLEAR__SHIFT = 5 # macro
CNA_S_POINTER_POINTER_PP_CLEAR__MASK = 0x00000010 # macro
CNA_S_POINTER_POINTER_PP_CLEAR__SHIFT = 4 # macro
CNA_S_POINTER_POINTER_PP_MODE__MASK = 0x00000008 # macro
CNA_S_POINTER_POINTER_PP_MODE__SHIFT = 3 # macro
CNA_S_POINTER_EXECUTER_PP_EN__MASK = 0x00000004 # macro
CNA_S_POINTER_EXECUTER_PP_EN__SHIFT = 2 # macro
CNA_S_POINTER_POINTER_PP_EN__MASK = 0x00000002 # macro
CNA_S_POINTER_POINTER_PP_EN__SHIFT = 1 # macro
CNA_S_POINTER_POINTER__MASK = 0x00000001 # macro
CNA_S_POINTER_POINTER__SHIFT = 0 # macro
REG_CNA_OPERATION_ENABLE = 0x00001008 # macro
CNA_OPERATION_ENABLE_RESERVED_0__MASK = 0xfffffffe # macro
CNA_OPERATION_ENABLE_RESERVED_0__SHIFT = 1 # macro
CNA_OPERATION_ENABLE_OP_EN__MASK = 0x00000001 # macro
CNA_OPERATION_ENABLE_OP_EN__SHIFT = 0 # macro
REG_CNA_CONV_CON1 = 0x0000100c # macro
CNA_CONV_CON1_RESERVED_0__MASK = 0x80000000 # macro
CNA_CONV_CON1_RESERVED_0__SHIFT = 31 # macro
CNA_CONV_CON1_NONALIGN_DMA__MASK = 0x40000000 # macro
CNA_CONV_CON1_NONALIGN_DMA__SHIFT = 30 # macro
CNA_CONV_CON1_GROUP_LINE_OFF__MASK = 0x20000000 # macro
CNA_CONV_CON1_GROUP_LINE_OFF__SHIFT = 29 # macro
CNA_CONV_CON1_RESERVED_1__MASK = 0x1ffe0000 # macro
CNA_CONV_CON1_RESERVED_1__SHIFT = 17 # macro
CNA_CONV_CON1_DECONV__MASK = 0x00010000 # macro
CNA_CONV_CON1_DECONV__SHIFT = 16 # macro
CNA_CONV_CON1_ARGB_IN__MASK = 0x0000f000 # macro
CNA_CONV_CON1_ARGB_IN__SHIFT = 12 # macro
CNA_CONV_CON1_RESERVED_2__MASK = 0x00000c00 # macro
CNA_CONV_CON1_RESERVED_2__SHIFT = 10 # macro
CNA_CONV_CON1_PROC_PRECISION__MASK = 0x00000380 # macro
CNA_CONV_CON1_PROC_PRECISION__SHIFT = 7 # macro
CNA_CONV_CON1_IN_PRECISION__MASK = 0x00000070 # macro
CNA_CONV_CON1_IN_PRECISION__SHIFT = 4 # macro
CNA_CONV_CON1_CONV_MODE__MASK = 0x0000000f # macro
CNA_CONV_CON1_CONV_MODE__SHIFT = 0 # macro
REG_CNA_CONV_CON2 = 0x00001010 # macro
CNA_CONV_CON2_RESERVED_0__MASK = 0xff000000 # macro
CNA_CONV_CON2_RESERVED_0__SHIFT = 24 # macro
CNA_CONV_CON2_KERNEL_GROUP__MASK = 0x00ff0000 # macro
CNA_CONV_CON2_KERNEL_GROUP__SHIFT = 16 # macro
CNA_CONV_CON2_RESERVED_1__MASK = 0x0000c000 # macro
CNA_CONV_CON2_RESERVED_1__SHIFT = 14 # macro
CNA_CONV_CON2_FEATURE_GRAINS__MASK = 0x00003ff0 # macro
CNA_CONV_CON2_FEATURE_GRAINS__SHIFT = 4 # macro
CNA_CONV_CON2_RESERVED_2__MASK = 0x00000008 # macro
CNA_CONV_CON2_RESERVED_2__SHIFT = 3 # macro
CNA_CONV_CON2_CSC_WO_EN__MASK = 0x00000004 # macro
CNA_CONV_CON2_CSC_WO_EN__SHIFT = 2 # macro
CNA_CONV_CON2_CSC_DO_EN__MASK = 0x00000002 # macro
CNA_CONV_CON2_CSC_DO_EN__SHIFT = 1 # macro
CNA_CONV_CON2_CMD_FIFO_SRST__MASK = 0x00000001 # macro
CNA_CONV_CON2_CMD_FIFO_SRST__SHIFT = 0 # macro
REG_CNA_CONV_CON3 = 0x00001014 # macro
CNA_CONV_CON3_RESERVED_0__MASK = 0x80000000 # macro
CNA_CONV_CON3_RESERVED_0__SHIFT = 31 # macro
CNA_CONV_CON3_NN_MODE__MASK = 0x70000000 # macro
CNA_CONV_CON3_NN_MODE__SHIFT = 28 # macro
CNA_CONV_CON3_RESERVED_1__MASK = 0x0c000000 # macro
CNA_CONV_CON3_RESERVED_1__SHIFT = 26 # macro
CNA_CONV_CON3_ATROUS_Y_DILATION__MASK = 0x03e00000 # macro
CNA_CONV_CON3_ATROUS_Y_DILATION__SHIFT = 21 # macro
CNA_CONV_CON3_ATROUS_X_DILATION__MASK = 0x001f0000 # macro
CNA_CONV_CON3_ATROUS_X_DILATION__SHIFT = 16 # macro
CNA_CONV_CON3_RESERVED_2__MASK = 0x0000c000 # macro
CNA_CONV_CON3_RESERVED_2__SHIFT = 14 # macro
CNA_CONV_CON3_DECONV_Y_STRIDE__MASK = 0x00003800 # macro
CNA_CONV_CON3_DECONV_Y_STRIDE__SHIFT = 11 # macro
CNA_CONV_CON3_DECONV_X_STRIDE__MASK = 0x00000700 # macro
CNA_CONV_CON3_DECONV_X_STRIDE__SHIFT = 8 # macro
CNA_CONV_CON3_RESERVED_3__MASK = 0x000000c0 # macro
CNA_CONV_CON3_RESERVED_3__SHIFT = 6 # macro
CNA_CONV_CON3_CONV_Y_STRIDE__MASK = 0x00000038 # macro
CNA_CONV_CON3_CONV_Y_STRIDE__SHIFT = 3 # macro
CNA_CONV_CON3_CONV_X_STRIDE__MASK = 0x00000007 # macro
CNA_CONV_CON3_CONV_X_STRIDE__SHIFT = 0 # macro
REG_CNA_DATA_SIZE0 = 0x00001020 # macro
CNA_DATA_SIZE0_RESERVED_0__MASK = 0xf8000000 # macro
CNA_DATA_SIZE0_RESERVED_0__SHIFT = 27 # macro
CNA_DATA_SIZE0_DATAIN_WIDTH__MASK = 0x07ff0000 # macro
CNA_DATA_SIZE0_DATAIN_WIDTH__SHIFT = 16 # macro
CNA_DATA_SIZE0_RESERVED_1__MASK = 0x0000f800 # macro
CNA_DATA_SIZE0_RESERVED_1__SHIFT = 11 # macro
CNA_DATA_SIZE0_DATAIN_HEIGHT__MASK = 0x000007ff # macro
CNA_DATA_SIZE0_DATAIN_HEIGHT__SHIFT = 0 # macro
REG_CNA_DATA_SIZE1 = 0x00001024 # macro
CNA_DATA_SIZE1_RESERVED_0__MASK = 0xc0000000 # macro
CNA_DATA_SIZE1_RESERVED_0__SHIFT = 30 # macro
CNA_DATA_SIZE1_DATAIN_CHANNEL_REAL__MASK = 0x3fff0000 # macro
CNA_DATA_SIZE1_DATAIN_CHANNEL_REAL__SHIFT = 16 # macro
CNA_DATA_SIZE1_DATAIN_CHANNEL__MASK = 0x0000ffff # macro
CNA_DATA_SIZE1_DATAIN_CHANNEL__SHIFT = 0 # macro
REG_CNA_DATA_SIZE2 = 0x00001028 # macro
CNA_DATA_SIZE2_RESERVED_0__MASK = 0xfffff800 # macro
CNA_DATA_SIZE2_RESERVED_0__SHIFT = 11 # macro
CNA_DATA_SIZE2_DATAOUT_WIDTH__MASK = 0x000007ff # macro
CNA_DATA_SIZE2_DATAOUT_WIDTH__SHIFT = 0 # macro
REG_CNA_DATA_SIZE3 = 0x0000102c # macro
CNA_DATA_SIZE3_RESERVED_0__MASK = 0xff000000 # macro
CNA_DATA_SIZE3_RESERVED_0__SHIFT = 24 # macro
CNA_DATA_SIZE3_SURF_MODE__MASK = 0x00c00000 # macro
CNA_DATA_SIZE3_SURF_MODE__SHIFT = 22 # macro
CNA_DATA_SIZE3_DATAOUT_ATOMICS__MASK = 0x003fffff # macro
CNA_DATA_SIZE3_DATAOUT_ATOMICS__SHIFT = 0 # macro
REG_CNA_WEIGHT_SIZE0 = 0x00001030 # macro
CNA_WEIGHT_SIZE0_WEIGHT_BYTES__MASK = 0xffffffff # macro
CNA_WEIGHT_SIZE0_WEIGHT_BYTES__SHIFT = 0 # macro
REG_CNA_WEIGHT_SIZE1 = 0x00001034 # macro
CNA_WEIGHT_SIZE1_RESERVED_0__MASK = 0xfff80000 # macro
CNA_WEIGHT_SIZE1_RESERVED_0__SHIFT = 19 # macro
CNA_WEIGHT_SIZE1_WEIGHT_BYTES_PER_KERNEL__MASK = 0x0007ffff # macro
CNA_WEIGHT_SIZE1_WEIGHT_BYTES_PER_KERNEL__SHIFT = 0 # macro
REG_CNA_WEIGHT_SIZE2 = 0x00001038 # macro
CNA_WEIGHT_SIZE2_RESERVED_0__MASK = 0xe0000000 # macro
CNA_WEIGHT_SIZE2_RESERVED_0__SHIFT = 29 # macro
CNA_WEIGHT_SIZE2_WEIGHT_WIDTH__MASK = 0x1f000000 # macro
CNA_WEIGHT_SIZE2_WEIGHT_WIDTH__SHIFT = 24 # macro
CNA_WEIGHT_SIZE2_RESERVED_1__MASK = 0x00e00000 # macro
CNA_WEIGHT_SIZE2_RESERVED_1__SHIFT = 21 # macro
CNA_WEIGHT_SIZE2_WEIGHT_HEIGHT__MASK = 0x001f0000 # macro
CNA_WEIGHT_SIZE2_WEIGHT_HEIGHT__SHIFT = 16 # macro
CNA_WEIGHT_SIZE2_RESERVED_2__MASK = 0x0000c000 # macro
CNA_WEIGHT_SIZE2_RESERVED_2__SHIFT = 14 # macro
CNA_WEIGHT_SIZE2_WEIGHT_KERNELS__MASK = 0x00003fff # macro
CNA_WEIGHT_SIZE2_WEIGHT_KERNELS__SHIFT = 0 # macro
REG_CNA_CBUF_CON0 = 0x00001040 # macro
CNA_CBUF_CON0_RESERVED_0__MASK = 0xffffc000 # macro
CNA_CBUF_CON0_RESERVED_0__SHIFT = 14 # macro
CNA_CBUF_CON0_WEIGHT_REUSE__MASK = 0x00002000 # macro
CNA_CBUF_CON0_WEIGHT_REUSE__SHIFT = 13 # macro
CNA_CBUF_CON0_DATA_REUSE__MASK = 0x00001000 # macro
CNA_CBUF_CON0_DATA_REUSE__SHIFT = 12 # macro
CNA_CBUF_CON0_RESERVED_1__MASK = 0x00000800 # macro
CNA_CBUF_CON0_RESERVED_1__SHIFT = 11 # macro
CNA_CBUF_CON0_FC_DATA_BANK__MASK = 0x00000700 # macro
CNA_CBUF_CON0_FC_DATA_BANK__SHIFT = 8 # macro
CNA_CBUF_CON0_WEIGHT_BANK__MASK = 0x000000f0 # macro
CNA_CBUF_CON0_WEIGHT_BANK__SHIFT = 4 # macro
CNA_CBUF_CON0_DATA_BANK__MASK = 0x0000000f # macro
CNA_CBUF_CON0_DATA_BANK__SHIFT = 0 # macro
REG_CNA_CBUF_CON1 = 0x00001044 # macro
CNA_CBUF_CON1_RESERVED_0__MASK = 0xffffc000 # macro
CNA_CBUF_CON1_RESERVED_0__SHIFT = 14 # macro
CNA_CBUF_CON1_DATA_ENTRIES__MASK = 0x00003fff # macro
CNA_CBUF_CON1_DATA_ENTRIES__SHIFT = 0 # macro
REG_CNA_CVT_CON0 = 0x0000104c # macro
CNA_CVT_CON0_RESERVED_0__MASK = 0xf0000000 # macro
CNA_CVT_CON0_RESERVED_0__SHIFT = 28 # macro
CNA_CVT_CON0_CVT_TRUNCATE_3__MASK = 0x0fc00000 # macro
CNA_CVT_CON0_CVT_TRUNCATE_3__SHIFT = 22 # macro
CNA_CVT_CON0_CVT_TRUNCATE_2__MASK = 0x003f0000 # macro
CNA_CVT_CON0_CVT_TRUNCATE_2__SHIFT = 16 # macro
CNA_CVT_CON0_CVT_TRUNCATE_1__MASK = 0x0000fc00 # macro
CNA_CVT_CON0_CVT_TRUNCATE_1__SHIFT = 10 # macro
CNA_CVT_CON0_CVT_TRUNCATE_0__MASK = 0x000003f0 # macro
CNA_CVT_CON0_CVT_TRUNCATE_0__SHIFT = 4 # macro
CNA_CVT_CON0_DATA_SIGN__MASK = 0x00000008 # macro
CNA_CVT_CON0_DATA_SIGN__SHIFT = 3 # macro
CNA_CVT_CON0_ROUND_TYPE__MASK = 0x00000004 # macro
CNA_CVT_CON0_ROUND_TYPE__SHIFT = 2 # macro
CNA_CVT_CON0_CVT_TYPE__MASK = 0x00000002 # macro
CNA_CVT_CON0_CVT_TYPE__SHIFT = 1 # macro
CNA_CVT_CON0_CVT_BYPASS__MASK = 0x00000001 # macro
CNA_CVT_CON0_CVT_BYPASS__SHIFT = 0 # macro
REG_CNA_CVT_CON1 = 0x00001050 # macro
CNA_CVT_CON1_CVT_SCALE0__MASK = 0xffff0000 # macro
CNA_CVT_CON1_CVT_SCALE0__SHIFT = 16 # macro
CNA_CVT_CON1_CVT_OFFSET0__MASK = 0x0000ffff # macro
CNA_CVT_CON1_CVT_OFFSET0__SHIFT = 0 # macro
REG_CNA_CVT_CON2 = 0x00001054 # macro
CNA_CVT_CON2_CVT_SCALE1__MASK = 0xffff0000 # macro
CNA_CVT_CON2_CVT_SCALE1__SHIFT = 16 # macro
CNA_CVT_CON2_CVT_OFFSET1__MASK = 0x0000ffff # macro
CNA_CVT_CON2_CVT_OFFSET1__SHIFT = 0 # macro
REG_CNA_CVT_CON3 = 0x00001058 # macro
CNA_CVT_CON3_CVT_SCALE2__MASK = 0xffff0000 # macro
CNA_CVT_CON3_CVT_SCALE2__SHIFT = 16 # macro
CNA_CVT_CON3_CVT_OFFSET2__MASK = 0x0000ffff # macro
CNA_CVT_CON3_CVT_OFFSET2__SHIFT = 0 # macro
REG_CNA_CVT_CON4 = 0x0000105c # macro
CNA_CVT_CON4_CVT_SCALE3__MASK = 0xffff0000 # macro
CNA_CVT_CON4_CVT_SCALE3__SHIFT = 16 # macro
CNA_CVT_CON4_CVT_OFFSET3__MASK = 0x0000ffff # macro
CNA_CVT_CON4_CVT_OFFSET3__SHIFT = 0 # macro
REG_CNA_FC_CON0 = 0x00001060 # macro
CNA_FC_CON0_FC_SKIP_DATA__MASK = 0xffff0000 # macro
CNA_FC_CON0_FC_SKIP_DATA__SHIFT = 16 # macro
CNA_FC_CON0_RESERVED_0__MASK = 0x0000fffe # macro
CNA_FC_CON0_RESERVED_0__SHIFT = 1 # macro
CNA_FC_CON0_FC_SKIP_EN__MASK = 0x00000001 # macro
CNA_FC_CON0_FC_SKIP_EN__SHIFT = 0 # macro
REG_CNA_FC_CON1 = 0x00001064 # macro
CNA_FC_CON1_RESERVED_0__MASK = 0xfffe0000 # macro
CNA_FC_CON1_RESERVED_0__SHIFT = 17 # macro
CNA_FC_CON1_DATA_OFFSET__MASK = 0x0001ffff # macro
CNA_FC_CON1_DATA_OFFSET__SHIFT = 0 # macro
REG_CNA_PAD_CON0 = 0x00001068 # macro
CNA_PAD_CON0_RESERVED_0__MASK = 0xffffff00 # macro
CNA_PAD_CON0_RESERVED_0__SHIFT = 8 # macro
CNA_PAD_CON0_PAD_LEFT__MASK = 0x000000f0 # macro
CNA_PAD_CON0_PAD_LEFT__SHIFT = 4 # macro
CNA_PAD_CON0_PAD_TOP__MASK = 0x0000000f # macro
CNA_PAD_CON0_PAD_TOP__SHIFT = 0 # macro
REG_CNA_FEATURE_DATA_ADDR = 0x00001070 # macro
CNA_FEATURE_DATA_ADDR_FEATURE_BASE_ADDR__MASK = 0xffffffff # macro
CNA_FEATURE_DATA_ADDR_FEATURE_BASE_ADDR__SHIFT = 0 # macro
REG_CNA_FC_CON2 = 0x00001074 # macro
CNA_FC_CON2_RESERVED_0__MASK = 0xfffe0000 # macro
CNA_FC_CON2_RESERVED_0__SHIFT = 17 # macro
CNA_FC_CON2_WEIGHT_OFFSET__MASK = 0x0001ffff # macro
CNA_FC_CON2_WEIGHT_OFFSET__SHIFT = 0 # macro
REG_CNA_DMA_CON0 = 0x00001078 # macro
CNA_DMA_CON0_OV4K_BYPASS__MASK = 0x80000000 # macro
CNA_DMA_CON0_OV4K_BYPASS__SHIFT = 31 # macro
CNA_DMA_CON0_RESERVED_0__MASK = 0x7ff00000 # macro
CNA_DMA_CON0_RESERVED_0__SHIFT = 20 # macro
CNA_DMA_CON0_WEIGHT_BURST_LEN__MASK = 0x000f0000 # macro
CNA_DMA_CON0_WEIGHT_BURST_LEN__SHIFT = 16 # macro
CNA_DMA_CON0_RESERVED_1__MASK = 0x0000fff0 # macro
CNA_DMA_CON0_RESERVED_1__SHIFT = 4 # macro
CNA_DMA_CON0_DATA_BURST_LEN__MASK = 0x0000000f # macro
CNA_DMA_CON0_DATA_BURST_LEN__SHIFT = 0 # macro
REG_CNA_DMA_CON1 = 0x0000107c # macro
CNA_DMA_CON1_RESERVED_0__MASK = 0xf0000000 # macro
CNA_DMA_CON1_RESERVED_0__SHIFT = 28 # macro
CNA_DMA_CON1_LINE_STRIDE__MASK = 0x0fffffff # macro
CNA_DMA_CON1_LINE_STRIDE__SHIFT = 0 # macro
REG_CNA_DMA_CON2 = 0x00001080 # macro
CNA_DMA_CON2_RESERVED_0__MASK = 0xf0000000 # macro
CNA_DMA_CON2_RESERVED_0__SHIFT = 28 # macro
CNA_DMA_CON2_SURF_STRIDE__MASK = 0x0fffffff # macro
CNA_DMA_CON2_SURF_STRIDE__SHIFT = 0 # macro
REG_CNA_FC_DATA_SIZE0 = 0x00001084 # macro
CNA_FC_DATA_SIZE0_RESERVED_0__MASK = 0xc0000000 # macro
CNA_FC_DATA_SIZE0_RESERVED_0__SHIFT = 30 # macro
CNA_FC_DATA_SIZE0_DMA_WIDTH__MASK = 0x3fff0000 # macro
CNA_FC_DATA_SIZE0_DMA_WIDTH__SHIFT = 16 # macro
CNA_FC_DATA_SIZE0_RESERVED_1__MASK = 0x0000f800 # macro
CNA_FC_DATA_SIZE0_RESERVED_1__SHIFT = 11 # macro
CNA_FC_DATA_SIZE0_DMA_HEIGHT__MASK = 0x000007ff # macro
CNA_FC_DATA_SIZE0_DMA_HEIGHT__SHIFT = 0 # macro
REG_CNA_FC_DATA_SIZE1 = 0x00001088 # macro
CNA_FC_DATA_SIZE1_RESERVED_0__MASK = 0xffff0000 # macro
CNA_FC_DATA_SIZE1_RESERVED_0__SHIFT = 16 # macro
CNA_FC_DATA_SIZE1_DMA_CHANNEL__MASK = 0x0000ffff # macro
CNA_FC_DATA_SIZE1_DMA_CHANNEL__SHIFT = 0 # macro
REG_CNA_CLK_GATE = 0x00001090 # macro
CNA_CLK_GATE_RESERVED_0__MASK = 0xffffffe0 # macro
CNA_CLK_GATE_RESERVED_0__SHIFT = 5 # macro
CNA_CLK_GATE_CBUF_CS_DISABLE_CLKGATE__MASK = 0x00000010 # macro
CNA_CLK_GATE_CBUF_CS_DISABLE_CLKGATE__SHIFT = 4 # macro
CNA_CLK_GATE_RESERVED_1__MASK = 0x00000008 # macro
CNA_CLK_GATE_RESERVED_1__SHIFT = 3 # macro
CNA_CLK_GATE_CSC_DISABLE_CLKGATE__MASK = 0x00000004 # macro
CNA_CLK_GATE_CSC_DISABLE_CLKGATE__SHIFT = 2 # macro
CNA_CLK_GATE_CNA_WEIGHT_DISABLE_CLKGATE__MASK = 0x00000002 # macro
CNA_CLK_GATE_CNA_WEIGHT_DISABLE_CLKGATE__SHIFT = 1 # macro
CNA_CLK_GATE_CNA_FEATURE_DISABLE_CLKGATE__MASK = 0x00000001 # macro
CNA_CLK_GATE_CNA_FEATURE_DISABLE_CLKGATE__SHIFT = 0 # macro
REG_CNA_DCOMP_CTRL = 0x00001100 # macro
CNA_DCOMP_CTRL_RESERVED_0__MASK = 0xfffffff0 # macro
CNA_DCOMP_CTRL_RESERVED_0__SHIFT = 4 # macro
CNA_DCOMP_CTRL_WT_DEC_BYPASS__MASK = 0x00000008 # macro
CNA_DCOMP_CTRL_WT_DEC_BYPASS__SHIFT = 3 # macro
CNA_DCOMP_CTRL_DECOMP_CONTROL__MASK = 0x00000007 # macro
CNA_DCOMP_CTRL_DECOMP_CONTROL__SHIFT = 0 # macro
REG_CNA_DCOMP_REGNUM = 0x00001104 # macro
CNA_DCOMP_REGNUM_DCOMP_REGNUM__MASK = 0xffffffff # macro
CNA_DCOMP_REGNUM_DCOMP_REGNUM__SHIFT = 0 # macro
REG_CNA_DCOMP_ADDR0 = 0x00001110 # macro
CNA_DCOMP_ADDR0_DECOMPRESS_ADDR0__MASK = 0xffffffff # macro
CNA_DCOMP_ADDR0_DECOMPRESS_ADDR0__SHIFT = 0 # macro
REG_CNA_DCOMP_AMOUNT0 = 0x00001140 # macro
CNA_DCOMP_AMOUNT0_DCOMP_AMOUNT0__MASK = 0xffffffff # macro
CNA_DCOMP_AMOUNT0_DCOMP_AMOUNT0__SHIFT = 0 # macro
REG_CNA_DCOMP_AMOUNT1 = 0x00001144 # macro
CNA_DCOMP_AMOUNT1_DCOMP_AMOUNT1__MASK = 0xffffffff # macro
CNA_DCOMP_AMOUNT1_DCOMP_AMOUNT1__SHIFT = 0 # macro
REG_CNA_DCOMP_AMOUNT2 = 0x00001148 # macro
CNA_DCOMP_AMOUNT2_DCOMP_AMOUNT2__MASK = 0xffffffff # macro
CNA_DCOMP_AMOUNT2_DCOMP_AMOUNT2__SHIFT = 0 # macro
REG_CNA_DCOMP_AMOUNT3 = 0x0000114c # macro
CNA_DCOMP_AMOUNT3_DCOMP_AMOUNT3__MASK = 0xffffffff # macro
CNA_DCOMP_AMOUNT3_DCOMP_AMOUNT3__SHIFT = 0 # macro
REG_CNA_DCOMP_AMOUNT4 = 0x00001150 # macro
CNA_DCOMP_AMOUNT4_DCOMP_AMOUNT4__MASK = 0xffffffff # macro
CNA_DCOMP_AMOUNT4_DCOMP_AMOUNT4__SHIFT = 0 # macro
REG_CNA_DCOMP_AMOUNT5 = 0x00001154 # macro
CNA_DCOMP_AMOUNT5_DCOMP_AMOUNT5__MASK = 0xffffffff # macro
CNA_DCOMP_AMOUNT5_DCOMP_AMOUNT5__SHIFT = 0 # macro
REG_CNA_DCOMP_AMOUNT6 = 0x00001158 # macro
CNA_DCOMP_AMOUNT6_DCOMP_AMOUNT6__MASK = 0xffffffff # macro
CNA_DCOMP_AMOUNT6_DCOMP_AMOUNT6__SHIFT = 0 # macro
REG_CNA_DCOMP_AMOUNT7 = 0x0000115c # macro
CNA_DCOMP_AMOUNT7_DCOMP_AMOUNT7__MASK = 0xffffffff # macro
CNA_DCOMP_AMOUNT7_DCOMP_AMOUNT7__SHIFT = 0 # macro
REG_CNA_DCOMP_AMOUNT8 = 0x00001160 # macro
CNA_DCOMP_AMOUNT8_DCOMP_AMOUNT8__MASK = 0xffffffff # macro
CNA_DCOMP_AMOUNT8_DCOMP_AMOUNT8__SHIFT = 0 # macro
REG_CNA_DCOMP_AMOUNT9 = 0x00001164 # macro
CNA_DCOMP_AMOUNT9_DCOMP_AMOUNT9__MASK = 0xffffffff # macro
CNA_DCOMP_AMOUNT9_DCOMP_AMOUNT9__SHIFT = 0 # macro
REG_CNA_DCOMP_AMOUNT10 = 0x00001168 # macro
CNA_DCOMP_AMOUNT10_DCOMP_AMOUNT10__MASK = 0xffffffff # macro
CNA_DCOMP_AMOUNT10_DCOMP_AMOUNT10__SHIFT = 0 # macro
REG_CNA_DCOMP_AMOUNT11 = 0x0000116c # macro
CNA_DCOMP_AMOUNT11_DCOMP_AMOUNT11__MASK = 0xffffffff # macro
CNA_DCOMP_AMOUNT11_DCOMP_AMOUNT11__SHIFT = 0 # macro
REG_CNA_DCOMP_AMOUNT12 = 0x00001170 # macro
CNA_DCOMP_AMOUNT12_DCOMP_AMOUNT12__MASK = 0xffffffff # macro
CNA_DCOMP_AMOUNT12_DCOMP_AMOUNT12__SHIFT = 0 # macro
REG_CNA_DCOMP_AMOUNT13 = 0x00001174 # macro
CNA_DCOMP_AMOUNT13_DCOMP_AMOUNT13__MASK = 0xffffffff # macro
CNA_DCOMP_AMOUNT13_DCOMP_AMOUNT13__SHIFT = 0 # macro
REG_CNA_DCOMP_AMOUNT14 = 0x00001178 # macro
CNA_DCOMP_AMOUNT14_DCOMP_AMOUNT14__MASK = 0xffffffff # macro
CNA_DCOMP_AMOUNT14_DCOMP_AMOUNT14__SHIFT = 0 # macro
REG_CNA_DCOMP_AMOUNT15 = 0x0000117c # macro
CNA_DCOMP_AMOUNT15_DCOMP_AMOUNT15__MASK = 0xffffffff # macro
CNA_DCOMP_AMOUNT15_DCOMP_AMOUNT15__SHIFT = 0 # macro
REG_CNA_CVT_CON5 = 0x00001180 # macro
CNA_CVT_CON5_PER_CHANNEL_CVT_EN__MASK = 0xffffffff # macro
CNA_CVT_CON5_PER_CHANNEL_CVT_EN__SHIFT = 0 # macro
REG_CNA_PAD_CON1 = 0x00001184 # macro
CNA_PAD_CON1_PAD_VALUE__MASK = 0xffffffff # macro
CNA_PAD_CON1_PAD_VALUE__SHIFT = 0 # macro
REG_CORE_S_STATUS = 0x00003000 # macro
CORE_S_STATUS_RESERVED_0__MASK = 0xfffc0000 # macro
CORE_S_STATUS_RESERVED_0__SHIFT = 18 # macro
CORE_S_STATUS_STATUS_1__MASK = 0x00030000 # macro
CORE_S_STATUS_STATUS_1__SHIFT = 16 # macro
CORE_S_STATUS_RESERVED_1__MASK = 0x0000fffc # macro
CORE_S_STATUS_RESERVED_1__SHIFT = 2 # macro
CORE_S_STATUS_STATUS_0__MASK = 0x00000003 # macro
CORE_S_STATUS_STATUS_0__SHIFT = 0 # macro
REG_CORE_S_POINTER = 0x00003004 # macro
CORE_S_POINTER_RESERVED_0__MASK = 0xfffe0000 # macro
CORE_S_POINTER_RESERVED_0__SHIFT = 17 # macro
CORE_S_POINTER_EXECUTER__MASK = 0x00010000 # macro
CORE_S_POINTER_EXECUTER__SHIFT = 16 # macro
CORE_S_POINTER_RESERVED_1__MASK = 0x0000ffc0 # macro
CORE_S_POINTER_RESERVED_1__SHIFT = 6 # macro
CORE_S_POINTER_EXECUTER_PP_CLEAR__MASK = 0x00000020 # macro
CORE_S_POINTER_EXECUTER_PP_CLEAR__SHIFT = 5 # macro
CORE_S_POINTER_POINTER_PP_CLEAR__MASK = 0x00000010 # macro
CORE_S_POINTER_POINTER_PP_CLEAR__SHIFT = 4 # macro
CORE_S_POINTER_POINTER_PP_MODE__MASK = 0x00000008 # macro
CORE_S_POINTER_POINTER_PP_MODE__SHIFT = 3 # macro
CORE_S_POINTER_EXECUTER_PP_EN__MASK = 0x00000004 # macro
CORE_S_POINTER_EXECUTER_PP_EN__SHIFT = 2 # macro
CORE_S_POINTER_POINTER_PP_EN__MASK = 0x00000002 # macro
CORE_S_POINTER_POINTER_PP_EN__SHIFT = 1 # macro
CORE_S_POINTER_POINTER__MASK = 0x00000001 # macro
CORE_S_POINTER_POINTER__SHIFT = 0 # macro
REG_CORE_OPERATION_ENABLE = 0x00003008 # macro
CORE_OPERATION_ENABLE_RESERVED_0__MASK = 0xfffffffe # macro
CORE_OPERATION_ENABLE_RESERVED_0__SHIFT = 1 # macro
CORE_OPERATION_ENABLE_OP_EN__MASK = 0x00000001 # macro
CORE_OPERATION_ENABLE_OP_EN__SHIFT = 0 # macro
REG_CORE_MAC_GATING = 0x0000300c # macro
CORE_MAC_GATING_RESERVED_0__MASK = 0xf8000000 # macro
CORE_MAC_GATING_RESERVED_0__SHIFT = 27 # macro
CORE_MAC_GATING_SLCG_OP_EN__MASK = 0x07ffffff # macro
CORE_MAC_GATING_SLCG_OP_EN__SHIFT = 0 # macro
REG_CORE_MISC_CFG = 0x00003010 # macro
CORE_MISC_CFG_RESERVED_0__MASK = 0xfff00000 # macro
CORE_MISC_CFG_RESERVED_0__SHIFT = 20 # macro
CORE_MISC_CFG_SOFT_GATING__MASK = 0x000fc000 # macro
CORE_MISC_CFG_SOFT_GATING__SHIFT = 14 # macro
CORE_MISC_CFG_RESERVED_1__MASK = 0x00003800 # macro
CORE_MISC_CFG_RESERVED_1__SHIFT = 11 # macro
CORE_MISC_CFG_PROC_PRECISION__MASK = 0x00000700 # macro
CORE_MISC_CFG_PROC_PRECISION__SHIFT = 8 # macro
CORE_MISC_CFG_RESERVED_2__MASK = 0x000000fc # macro
CORE_MISC_CFG_RESERVED_2__SHIFT = 2 # macro
CORE_MISC_CFG_DW_EN__MASK = 0x00000002 # macro
CORE_MISC_CFG_DW_EN__SHIFT = 1 # macro
CORE_MISC_CFG_QD_EN__MASK = 0x00000001 # macro
CORE_MISC_CFG_QD_EN__SHIFT = 0 # macro
REG_CORE_DATAOUT_SIZE_0 = 0x00003014 # macro
CORE_DATAOUT_SIZE_0_DATAOUT_HEIGHT__MASK = 0xffff0000 # macro
CORE_DATAOUT_SIZE_0_DATAOUT_HEIGHT__SHIFT = 16 # macro
CORE_DATAOUT_SIZE_0_DATAOUT_WIDTH__MASK = 0x0000ffff # macro
CORE_DATAOUT_SIZE_0_DATAOUT_WIDTH__SHIFT = 0 # macro
REG_CORE_DATAOUT_SIZE_1 = 0x00003018 # macro
CORE_DATAOUT_SIZE_1_RESERVED_0__MASK = 0xffff0000 # macro
CORE_DATAOUT_SIZE_1_RESERVED_0__SHIFT = 16 # macro
CORE_DATAOUT_SIZE_1_DATAOUT_CHANNEL__MASK = 0x0000ffff # macro
CORE_DATAOUT_SIZE_1_DATAOUT_CHANNEL__SHIFT = 0 # macro
REG_CORE_CLIP_TRUNCATE = 0x0000301c # macro
CORE_CLIP_TRUNCATE_RESERVED_0__MASK = 0xffffff80 # macro
CORE_CLIP_TRUNCATE_RESERVED_0__SHIFT = 7 # macro
CORE_CLIP_TRUNCATE_ROUND_TYPE__MASK = 0x00000040 # macro
CORE_CLIP_TRUNCATE_ROUND_TYPE__SHIFT = 6 # macro
CORE_CLIP_TRUNCATE_RESERVED_1__MASK = 0x00000020 # macro
CORE_CLIP_TRUNCATE_RESERVED_1__SHIFT = 5 # macro
CORE_CLIP_TRUNCATE_CLIP_TRUNCATE__MASK = 0x0000001f # macro
CORE_CLIP_TRUNCATE_CLIP_TRUNCATE__SHIFT = 0 # macro
REG_DPU_S_STATUS = 0x00004000 # macro
DPU_S_STATUS_RESERVED_0__MASK = 0xfffc0000 # macro
DPU_S_STATUS_RESERVED_0__SHIFT = 18 # macro
DPU_S_STATUS_STATUS_1__MASK = 0x00030000 # macro
DPU_S_STATUS_STATUS_1__SHIFT = 16 # macro
DPU_S_STATUS_RESERVED_1__MASK = 0x0000fffc # macro
DPU_S_STATUS_RESERVED_1__SHIFT = 2 # macro
DPU_S_STATUS_STATUS_0__MASK = 0x00000003 # macro
DPU_S_STATUS_STATUS_0__SHIFT = 0 # macro
REG_DPU_S_POINTER = 0x00004004 # macro
DPU_S_POINTER_RESERVED_0__MASK = 0xfffe0000 # macro
DPU_S_POINTER_RESERVED_0__SHIFT = 17 # macro
DPU_S_POINTER_EXECUTER__MASK = 0x00010000 # macro
DPU_S_POINTER_EXECUTER__SHIFT = 16 # macro
DPU_S_POINTER_RESERVED_1__MASK = 0x0000ffc0 # macro
DPU_S_POINTER_RESERVED_1__SHIFT = 6 # macro
DPU_S_POINTER_EXECUTER_PP_CLEAR__MASK = 0x00000020 # macro
DPU_S_POINTER_EXECUTER_PP_CLEAR__SHIFT = 5 # macro
DPU_S_POINTER_POINTER_PP_CLEAR__MASK = 0x00000010 # macro
DPU_S_POINTER_POINTER_PP_CLEAR__SHIFT = 4 # macro
DPU_S_POINTER_POINTER_PP_MODE__MASK = 0x00000008 # macro
DPU_S_POINTER_POINTER_PP_MODE__SHIFT = 3 # macro
DPU_S_POINTER_EXECUTER_PP_EN__MASK = 0x00000004 # macro
DPU_S_POINTER_EXECUTER_PP_EN__SHIFT = 2 # macro
DPU_S_POINTER_POINTER_PP_EN__MASK = 0x00000002 # macro
DPU_S_POINTER_POINTER_PP_EN__SHIFT = 1 # macro
DPU_S_POINTER_POINTER__MASK = 0x00000001 # macro
DPU_S_POINTER_POINTER__SHIFT = 0 # macro
REG_DPU_OPERATION_ENABLE = 0x00004008 # macro
DPU_OPERATION_ENABLE_RESERVED_0__MASK = 0xfffffffe # macro
DPU_OPERATION_ENABLE_RESERVED_0__SHIFT = 1 # macro
DPU_OPERATION_ENABLE_OP_EN__MASK = 0x00000001 # macro
DPU_OPERATION_ENABLE_OP_EN__SHIFT = 0 # macro
REG_DPU_FEATURE_MODE_CFG = 0x0000400c # macro
DPU_FEATURE_MODE_CFG_COMB_USE__MASK = 0x80000000 # macro
DPU_FEATURE_MODE_CFG_COMB_USE__SHIFT = 31 # macro
DPU_FEATURE_MODE_CFG_TP_EN__MASK = 0x40000000 # macro
DPU_FEATURE_MODE_CFG_TP_EN__SHIFT = 30 # macro
DPU_FEATURE_MODE_CFG_RGP_TYPE__MASK = 0x3c000000 # macro
DPU_FEATURE_MODE_CFG_RGP_TYPE__SHIFT = 26 # macro
DPU_FEATURE_MODE_CFG_NONALIGN__MASK = 0x02000000 # macro
DPU_FEATURE_MODE_CFG_NONALIGN__SHIFT = 25 # macro
DPU_FEATURE_MODE_CFG_SURF_LEN__MASK = 0x01fffe00 # macro
DPU_FEATURE_MODE_CFG_SURF_LEN__SHIFT = 9 # macro
DPU_FEATURE_MODE_CFG_BURST_LEN__MASK = 0x000001e0 # macro
DPU_FEATURE_MODE_CFG_BURST_LEN__SHIFT = 5 # macro
DPU_FEATURE_MODE_CFG_CONV_MODE__MASK = 0x00000018 # macro
DPU_FEATURE_MODE_CFG_CONV_MODE__SHIFT = 3 # macro
DPU_FEATURE_MODE_CFG_OUTPUT_MODE__MASK = 0x00000006 # macro
DPU_FEATURE_MODE_CFG_OUTPUT_MODE__SHIFT = 1 # macro
DPU_FEATURE_MODE_CFG_FLYING_MODE__MASK = 0x00000001 # macro
DPU_FEATURE_MODE_CFG_FLYING_MODE__SHIFT = 0 # macro
REG_DPU_DATA_FORMAT = 0x00004010 # macro
DPU_DATA_FORMAT_OUT_PRECISION__MASK = 0xe0000000 # macro
DPU_DATA_FORMAT_OUT_PRECISION__SHIFT = 29 # macro
DPU_DATA_FORMAT_IN_PRECISION__MASK = 0x1c000000 # macro
DPU_DATA_FORMAT_IN_PRECISION__SHIFT = 26 # macro
DPU_DATA_FORMAT_EW_TRUNCATE_NEG__MASK = 0x03ff0000 # macro
DPU_DATA_FORMAT_EW_TRUNCATE_NEG__SHIFT = 16 # macro
DPU_DATA_FORMAT_BN_MUL_SHIFT_VALUE_NEG__MASK = 0x0000fc00 # macro
DPU_DATA_FORMAT_BN_MUL_SHIFT_VALUE_NEG__SHIFT = 10 # macro
DPU_DATA_FORMAT_BS_MUL_SHIFT_VALUE_NEG__MASK = 0x000003f0 # macro
DPU_DATA_FORMAT_BS_MUL_SHIFT_VALUE_NEG__SHIFT = 4 # macro
DPU_DATA_FORMAT_MC_SURF_OUT__MASK = 0x00000008 # macro
DPU_DATA_FORMAT_MC_SURF_OUT__SHIFT = 3 # macro
DPU_DATA_FORMAT_PROC_PRECISION__MASK = 0x00000007 # macro
DPU_DATA_FORMAT_PROC_PRECISION__SHIFT = 0 # macro
REG_DPU_OFFSET_PEND = 0x00004014 # macro
DPU_OFFSET_PEND_RESERVED_0__MASK = 0xffff0000 # macro
DPU_OFFSET_PEND_RESERVED_0__SHIFT = 16 # macro
DPU_OFFSET_PEND_OFFSET_PEND__MASK = 0x0000ffff # macro
DPU_OFFSET_PEND_OFFSET_PEND__SHIFT = 0 # macro
REG_DPU_DST_BASE_ADDR = 0x00004020 # macro
DPU_DST_BASE_ADDR_DST_BASE_ADDR__MASK = 0xffffffff # macro
DPU_DST_BASE_ADDR_DST_BASE_ADDR__SHIFT = 0 # macro
REG_DPU_DST_SURF_STRIDE = 0x00004024 # macro
DPU_DST_SURF_STRIDE_DST_SURF_STRIDE__MASK = 0xfffffff0 # macro
DPU_DST_SURF_STRIDE_DST_SURF_STRIDE__SHIFT = 4 # macro
DPU_DST_SURF_STRIDE_RESERVED_0__MASK = 0x0000000f # macro
DPU_DST_SURF_STRIDE_RESERVED_0__SHIFT = 0 # macro
REG_DPU_DATA_CUBE_WIDTH = 0x00004030 # macro
DPU_DATA_CUBE_WIDTH_RESERVED_0__MASK = 0xffffe000 # macro
DPU_DATA_CUBE_WIDTH_RESERVED_0__SHIFT = 13 # macro
DPU_DATA_CUBE_WIDTH_WIDTH__MASK = 0x00001fff # macro
DPU_DATA_CUBE_WIDTH_WIDTH__SHIFT = 0 # macro
REG_DPU_DATA_CUBE_HEIGHT = 0x00004034 # macro
DPU_DATA_CUBE_HEIGHT_RESERVED_0__MASK = 0xfe000000 # macro
DPU_DATA_CUBE_HEIGHT_RESERVED_0__SHIFT = 25 # macro
DPU_DATA_CUBE_HEIGHT_MINMAX_CTL__MASK = 0x01c00000 # macro
DPU_DATA_CUBE_HEIGHT_MINMAX_CTL__SHIFT = 22 # macro
DPU_DATA_CUBE_HEIGHT_RESERVED_1__MASK = 0x003fe000 # macro
DPU_DATA_CUBE_HEIGHT_RESERVED_1__SHIFT = 13 # macro
DPU_DATA_CUBE_HEIGHT_HEIGHT__MASK = 0x00001fff # macro
DPU_DATA_CUBE_HEIGHT_HEIGHT__SHIFT = 0 # macro
REG_DPU_DATA_CUBE_NOTCH_ADDR = 0x00004038 # macro
DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_0__MASK = 0xe0000000 # macro
DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_0__SHIFT = 29 # macro
DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_1__MASK = 0x1fff0000 # macro
DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_1__SHIFT = 16 # macro
DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_1__MASK = 0x0000e000 # macro
DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_1__SHIFT = 13 # macro
DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_0__MASK = 0x00001fff # macro
DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_0__SHIFT = 0 # macro
REG_DPU_DATA_CUBE_CHANNEL = 0x0000403c # macro
DPU_DATA_CUBE_CHANNEL_RESERVED_0__MASK = 0xe0000000 # macro
DPU_DATA_CUBE_CHANNEL_RESERVED_0__SHIFT = 29 # macro
DPU_DATA_CUBE_CHANNEL_ORIG_CHANNEL__MASK = 0x1fff0000 # macro
DPU_DATA_CUBE_CHANNEL_ORIG_CHANNEL__SHIFT = 16 # macro
DPU_DATA_CUBE_CHANNEL_RESERVED_1__MASK = 0x0000e000 # macro
DPU_DATA_CUBE_CHANNEL_RESERVED_1__SHIFT = 13 # macro
DPU_DATA_CUBE_CHANNEL_CHANNEL__MASK = 0x00001fff # macro
DPU_DATA_CUBE_CHANNEL_CHANNEL__SHIFT = 0 # macro
REG_DPU_BS_CFG = 0x00004040 # macro
DPU_BS_CFG_RESERVED_0__MASK = 0xfff00000 # macro
DPU_BS_CFG_RESERVED_0__SHIFT = 20 # macro
DPU_BS_CFG_BS_ALU_ALGO__MASK = 0x000f0000 # macro
DPU_BS_CFG_BS_ALU_ALGO__SHIFT = 16 # macro
DPU_BS_CFG_RESERVED_1__MASK = 0x0000fe00 # macro
DPU_BS_CFG_RESERVED_1__SHIFT = 9 # macro
DPU_BS_CFG_BS_ALU_SRC__MASK = 0x00000100 # macro
DPU_BS_CFG_BS_ALU_SRC__SHIFT = 8 # macro
DPU_BS_CFG_BS_RELUX_EN__MASK = 0x00000080 # macro
DPU_BS_CFG_BS_RELUX_EN__SHIFT = 7 # macro
DPU_BS_CFG_BS_RELU_BYPASS__MASK = 0x00000040 # macro
DPU_BS_CFG_BS_RELU_BYPASS__SHIFT = 6 # macro
DPU_BS_CFG_BS_MUL_PRELU__MASK = 0x00000020 # macro
DPU_BS_CFG_BS_MUL_PRELU__SHIFT = 5 # macro
DPU_BS_CFG_BS_MUL_BYPASS__MASK = 0x00000010 # macro
DPU_BS_CFG_BS_MUL_BYPASS__SHIFT = 4 # macro
DPU_BS_CFG_RESERVED_2__MASK = 0x0000000c # macro
DPU_BS_CFG_RESERVED_2__SHIFT = 2 # macro
DPU_BS_CFG_BS_ALU_BYPASS__MASK = 0x00000002 # macro
DPU_BS_CFG_BS_ALU_BYPASS__SHIFT = 1 # macro
DPU_BS_CFG_BS_BYPASS__MASK = 0x00000001 # macro
DPU_BS_CFG_BS_BYPASS__SHIFT = 0 # macro
REG_DPU_BS_ALU_CFG = 0x00004044 # macro
DPU_BS_ALU_CFG_BS_ALU_OPERAND__MASK = 0xffffffff # macro
DPU_BS_ALU_CFG_BS_ALU_OPERAND__SHIFT = 0 # macro
REG_DPU_BS_MUL_CFG = 0x00004048 # macro
DPU_BS_MUL_CFG_BS_MUL_OPERAND__MASK = 0xffff0000 # macro
DPU_BS_MUL_CFG_BS_MUL_OPERAND__SHIFT = 16 # macro
DPU_BS_MUL_CFG_RESERVED_0__MASK = 0x0000c000 # macro
DPU_BS_MUL_CFG_RESERVED_0__SHIFT = 14 # macro
DPU_BS_MUL_CFG_BS_MUL_SHIFT_VALUE__MASK = 0x00003f00 # macro
DPU_BS_MUL_CFG_BS_MUL_SHIFT_VALUE__SHIFT = 8 # macro
DPU_BS_MUL_CFG_RESERVED_1__MASK = 0x000000fc # macro
DPU_BS_MUL_CFG_RESERVED_1__SHIFT = 2 # macro
DPU_BS_MUL_CFG_BS_TRUNCATE_SRC__MASK = 0x00000002 # macro
DPU_BS_MUL_CFG_BS_TRUNCATE_SRC__SHIFT = 1 # macro
DPU_BS_MUL_CFG_BS_MUL_SRC__MASK = 0x00000001 # macro
DPU_BS_MUL_CFG_BS_MUL_SRC__SHIFT = 0 # macro
REG_DPU_BS_RELUX_CMP_VALUE = 0x0000404c # macro
DPU_BS_RELUX_CMP_VALUE_BS_RELUX_CMP_DAT__MASK = 0xffffffff # macro
DPU_BS_RELUX_CMP_VALUE_BS_RELUX_CMP_DAT__SHIFT = 0 # macro
REG_DPU_BS_OW_CFG = 0x00004050 # macro
DPU_BS_OW_CFG_RGP_CNTER__MASK = 0xf0000000 # macro
DPU_BS_OW_CFG_RGP_CNTER__SHIFT = 28 # macro
DPU_BS_OW_CFG_TP_ORG_EN__MASK = 0x08000000 # macro
DPU_BS_OW_CFG_TP_ORG_EN__SHIFT = 27 # macro
DPU_BS_OW_CFG_RESERVED_0__MASK = 0x07fff800 # macro
DPU_BS_OW_CFG_RESERVED_0__SHIFT = 11 # macro
DPU_BS_OW_CFG_SIZE_E_2__MASK = 0x00000700 # macro
DPU_BS_OW_CFG_SIZE_E_2__SHIFT = 8 # macro
DPU_BS_OW_CFG_SIZE_E_1__MASK = 0x000000e0 # macro
DPU_BS_OW_CFG_SIZE_E_1__SHIFT = 5 # macro
DPU_BS_OW_CFG_SIZE_E_0__MASK = 0x0000001c # macro
DPU_BS_OW_CFG_SIZE_E_0__SHIFT = 2 # macro
DPU_BS_OW_CFG_OD_BYPASS__MASK = 0x00000002 # macro
DPU_BS_OW_CFG_OD_BYPASS__SHIFT = 1 # macro
DPU_BS_OW_CFG_OW_SRC__MASK = 0x00000001 # macro
DPU_BS_OW_CFG_OW_SRC__SHIFT = 0 # macro
REG_DPU_BS_OW_OP = 0x00004054 # macro
DPU_BS_OW_OP_RESERVED_0__MASK = 0xffff0000 # macro
DPU_BS_OW_OP_RESERVED_0__SHIFT = 16 # macro
DPU_BS_OW_OP_OW_OP__MASK = 0x0000ffff # macro
DPU_BS_OW_OP_OW_OP__SHIFT = 0 # macro
REG_DPU_WDMA_SIZE_0 = 0x00004058 # macro
DPU_WDMA_SIZE_0_RESERVED_0__MASK = 0xf0000000 # macro
DPU_WDMA_SIZE_0_RESERVED_0__SHIFT = 28 # macro
DPU_WDMA_SIZE_0_TP_PRECISION__MASK = 0x08000000 # macro
DPU_WDMA_SIZE_0_TP_PRECISION__SHIFT = 27 # macro
DPU_WDMA_SIZE_0_SIZE_C_WDMA__MASK = 0x07ff0000 # macro
DPU_WDMA_SIZE_0_SIZE_C_WDMA__SHIFT = 16 # macro
DPU_WDMA_SIZE_0_RESERVED_1__MASK = 0x0000e000 # macro
DPU_WDMA_SIZE_0_RESERVED_1__SHIFT = 13 # macro
DPU_WDMA_SIZE_0_CHANNEL_WDMA__MASK = 0x00001fff # macro
DPU_WDMA_SIZE_0_CHANNEL_WDMA__SHIFT = 0 # macro
REG_DPU_WDMA_SIZE_1 = 0x0000405c # macro
DPU_WDMA_SIZE_1_RESERVED_0__MASK = 0xe0000000 # macro
DPU_WDMA_SIZE_1_RESERVED_0__SHIFT = 29 # macro
DPU_WDMA_SIZE_1_HEIGHT_WDMA__MASK = 0x1fff0000 # macro
DPU_WDMA_SIZE_1_HEIGHT_WDMA__SHIFT = 16 # macro
DPU_WDMA_SIZE_1_RESERVED_1__MASK = 0x0000e000 # macro
DPU_WDMA_SIZE_1_RESERVED_1__SHIFT = 13 # macro
DPU_WDMA_SIZE_1_WIDTH_WDMA__MASK = 0x00001fff # macro
DPU_WDMA_SIZE_1_WIDTH_WDMA__SHIFT = 0 # macro
REG_DPU_BN_CFG = 0x00004060 # macro
DPU_BN_CFG_RESERVED_0__MASK = 0xfff00000 # macro
DPU_BN_CFG_RESERVED_0__SHIFT = 20 # macro
DPU_BN_CFG_BN_ALU_ALGO__MASK = 0x000f0000 # macro
DPU_BN_CFG_BN_ALU_ALGO__SHIFT = 16 # macro
DPU_BN_CFG_RESERVED_1__MASK = 0x0000fe00 # macro
DPU_BN_CFG_RESERVED_1__SHIFT = 9 # macro
DPU_BN_CFG_BN_ALU_SRC__MASK = 0x00000100 # macro
DPU_BN_CFG_BN_ALU_SRC__SHIFT = 8 # macro
DPU_BN_CFG_BN_RELUX_EN__MASK = 0x00000080 # macro
DPU_BN_CFG_BN_RELUX_EN__SHIFT = 7 # macro
DPU_BN_CFG_BN_RELU_BYPASS__MASK = 0x00000040 # macro
DPU_BN_CFG_BN_RELU_BYPASS__SHIFT = 6 # macro
DPU_BN_CFG_BN_MUL_PRELU__MASK = 0x00000020 # macro
DPU_BN_CFG_BN_MUL_PRELU__SHIFT = 5 # macro
DPU_BN_CFG_BN_MUL_BYPASS__MASK = 0x00000010 # macro
DPU_BN_CFG_BN_MUL_BYPASS__SHIFT = 4 # macro
DPU_BN_CFG_RESERVED_2__MASK = 0x0000000c # macro
DPU_BN_CFG_RESERVED_2__SHIFT = 2 # macro
DPU_BN_CFG_BN_ALU_BYPASS__MASK = 0x00000002 # macro
DPU_BN_CFG_BN_ALU_BYPASS__SHIFT = 1 # macro
DPU_BN_CFG_BN_BYPASS__MASK = 0x00000001 # macro
DPU_BN_CFG_BN_BYPASS__SHIFT = 0 # macro
REG_DPU_BN_ALU_CFG = 0x00004064 # macro
DPU_BN_ALU_CFG_BN_ALU_OPERAND__MASK = 0xffffffff # macro
DPU_BN_ALU_CFG_BN_ALU_OPERAND__SHIFT = 0 # macro
REG_DPU_BN_MUL_CFG = 0x00004068 # macro
DPU_BN_MUL_CFG_BN_MUL_OPERAND__MASK = 0xffff0000 # macro
DPU_BN_MUL_CFG_BN_MUL_OPERAND__SHIFT = 16 # macro
DPU_BN_MUL_CFG_RESERVED_0__MASK = 0x0000c000 # macro
DPU_BN_MUL_CFG_RESERVED_0__SHIFT = 14 # macro
DPU_BN_MUL_CFG_BN_MUL_SHIFT_VALUE__MASK = 0x00003f00 # macro
DPU_BN_MUL_CFG_BN_MUL_SHIFT_VALUE__SHIFT = 8 # macro
DPU_BN_MUL_CFG_RESERVED_1__MASK = 0x000000fc # macro
DPU_BN_MUL_CFG_RESERVED_1__SHIFT = 2 # macro
DPU_BN_MUL_CFG_BN_TRUNCATE_SRC__MASK = 0x00000002 # macro
DPU_BN_MUL_CFG_BN_TRUNCATE_SRC__SHIFT = 1 # macro
DPU_BN_MUL_CFG_BN_MUL_SRC__MASK = 0x00000001 # macro
DPU_BN_MUL_CFG_BN_MUL_SRC__SHIFT = 0 # macro
REG_DPU_BN_RELUX_CMP_VALUE = 0x0000406c # macro
DPU_BN_RELUX_CMP_VALUE_BN_RELUX_CMP_DAT__MASK = 0xffffffff # macro
DPU_BN_RELUX_CMP_VALUE_BN_RELUX_CMP_DAT__SHIFT = 0 # macro
REG_DPU_EW_CFG = 0x00004070 # macro
DPU_EW_CFG_EW_CVT_TYPE__MASK = 0x80000000 # macro
DPU_EW_CFG_EW_CVT_TYPE__SHIFT = 31 # macro
DPU_EW_CFG_EW_CVT_ROUND__MASK = 0x40000000 # macro
DPU_EW_CFG_EW_CVT_ROUND__SHIFT = 30 # macro
DPU_EW_CFG_EW_DATA_MODE__MASK = 0x30000000 # macro
DPU_EW_CFG_EW_DATA_MODE__SHIFT = 28 # macro
DPU_EW_CFG_RESERVED_0__MASK = 0x0f000000 # macro
DPU_EW_CFG_RESERVED_0__SHIFT = 24 # macro
DPU_EW_CFG_EDATA_SIZE__MASK = 0x00c00000 # macro
DPU_EW_CFG_EDATA_SIZE__SHIFT = 22 # macro
DPU_EW_CFG_EW_EQUAL_EN__MASK = 0x00200000 # macro
DPU_EW_CFG_EW_EQUAL_EN__SHIFT = 21 # macro
DPU_EW_CFG_EW_BINARY_EN__MASK = 0x00100000 # macro
DPU_EW_CFG_EW_BINARY_EN__SHIFT = 20 # macro
DPU_EW_CFG_EW_ALU_ALGO__MASK = 0x000f0000 # macro
DPU_EW_CFG_EW_ALU_ALGO__SHIFT = 16 # macro
DPU_EW_CFG_RESERVED_1__MASK = 0x0000f800 # macro
DPU_EW_CFG_RESERVED_1__SHIFT = 11 # macro
DPU_EW_CFG_EW_RELUX_EN__MASK = 0x00000400 # macro
DPU_EW_CFG_EW_RELUX_EN__SHIFT = 10 # macro
DPU_EW_CFG_EW_RELU_BYPASS__MASK = 0x00000200 # macro
DPU_EW_CFG_EW_RELU_BYPASS__SHIFT = 9 # macro
DPU_EW_CFG_EW_OP_CVT_BYPASS__MASK = 0x00000100 # macro
DPU_EW_CFG_EW_OP_CVT_BYPASS__SHIFT = 8 # macro
DPU_EW_CFG_EW_LUT_BYPASS__MASK = 0x00000080 # macro
DPU_EW_CFG_EW_LUT_BYPASS__SHIFT = 7 # macro
DPU_EW_CFG_EW_OP_SRC__MASK = 0x00000040 # macro
DPU_EW_CFG_EW_OP_SRC__SHIFT = 6 # macro
DPU_EW_CFG_EW_MUL_PRELU__MASK = 0x00000020 # macro
DPU_EW_CFG_EW_MUL_PRELU__SHIFT = 5 # macro
DPU_EW_CFG_RESERVED_2__MASK = 0x00000018 # macro
DPU_EW_CFG_RESERVED_2__SHIFT = 3 # macro
DPU_EW_CFG_EW_OP_TYPE__MASK = 0x00000004 # macro
DPU_EW_CFG_EW_OP_TYPE__SHIFT = 2 # macro
DPU_EW_CFG_EW_OP_BYPASS__MASK = 0x00000002 # macro
DPU_EW_CFG_EW_OP_BYPASS__SHIFT = 1 # macro
DPU_EW_CFG_EW_BYPASS__MASK = 0x00000001 # macro
DPU_EW_CFG_EW_BYPASS__SHIFT = 0 # macro
REG_DPU_EW_CVT_OFFSET_VALUE = 0x00004074 # macro
DPU_EW_CVT_OFFSET_VALUE_EW_OP_CVT_OFFSET__MASK = 0xffffffff # macro
DPU_EW_CVT_OFFSET_VALUE_EW_OP_CVT_OFFSET__SHIFT = 0 # macro
REG_DPU_EW_CVT_SCALE_VALUE = 0x00004078 # macro
DPU_EW_CVT_SCALE_VALUE_EW_TRUNCATE__MASK = 0xffc00000 # macro
DPU_EW_CVT_SCALE_VALUE_EW_TRUNCATE__SHIFT = 22 # macro
DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SHIFT__MASK = 0x003f0000 # macro
DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SHIFT__SHIFT = 16 # macro
DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SCALE__MASK = 0x0000ffff # macro
DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SCALE__SHIFT = 0 # macro
REG_DPU_EW_RELUX_CMP_VALUE = 0x0000407c # macro
DPU_EW_RELUX_CMP_VALUE_EW_RELUX_CMP_DAT__MASK = 0xffffffff # macro
DPU_EW_RELUX_CMP_VALUE_EW_RELUX_CMP_DAT__SHIFT = 0 # macro
REG_DPU_OUT_CVT_OFFSET = 0x00004080 # macro
DPU_OUT_CVT_OFFSET_OUT_CVT_OFFSET__MASK = 0xffffffff # macro
DPU_OUT_CVT_OFFSET_OUT_CVT_OFFSET__SHIFT = 0 # macro
REG_DPU_OUT_CVT_SCALE = 0x00004084 # macro
DPU_OUT_CVT_SCALE_RESERVED_0__MASK = 0xfffe0000 # macro
DPU_OUT_CVT_SCALE_RESERVED_0__SHIFT = 17 # macro
DPU_OUT_CVT_SCALE_FP32TOFP16_EN__MASK = 0x00010000 # macro
DPU_OUT_CVT_SCALE_FP32TOFP16_EN__SHIFT = 16 # macro
DPU_OUT_CVT_SCALE_OUT_CVT_SCALE__MASK = 0x0000ffff # macro
DPU_OUT_CVT_SCALE_OUT_CVT_SCALE__SHIFT = 0 # macro
REG_DPU_OUT_CVT_SHIFT = 0x00004088 # macro
DPU_OUT_CVT_SHIFT_CVT_TYPE__MASK = 0x80000000 # macro
DPU_OUT_CVT_SHIFT_CVT_TYPE__SHIFT = 31 # macro
DPU_OUT_CVT_SHIFT_CVT_ROUND__MASK = 0x40000000 # macro
DPU_OUT_CVT_SHIFT_CVT_ROUND__SHIFT = 30 # macro
DPU_OUT_CVT_SHIFT_RESERVED_0__MASK = 0x3ff00000 # macro
DPU_OUT_CVT_SHIFT_RESERVED_0__SHIFT = 20 # macro
DPU_OUT_CVT_SHIFT_MINUS_EXP__MASK = 0x000ff000 # macro
DPU_OUT_CVT_SHIFT_MINUS_EXP__SHIFT = 12 # macro
DPU_OUT_CVT_SHIFT_OUT_CVT_SHIFT__MASK = 0x00000fff # macro
DPU_OUT_CVT_SHIFT_OUT_CVT_SHIFT__SHIFT = 0 # macro
REG_DPU_EW_OP_VALUE_0 = 0x00004090 # macro
DPU_EW_OP_VALUE_0_EW_OPERAND_0__MASK = 0xffffffff # macro
DPU_EW_OP_VALUE_0_EW_OPERAND_0__SHIFT = 0 # macro
REG_DPU_EW_OP_VALUE_1 = 0x00004094 # macro
DPU_EW_OP_VALUE_1_EW_OPERAND_1__MASK = 0xffffffff # macro
DPU_EW_OP_VALUE_1_EW_OPERAND_1__SHIFT = 0 # macro
REG_DPU_EW_OP_VALUE_2 = 0x00004098 # macro
DPU_EW_OP_VALUE_2_EW_OPERAND_2__MASK = 0xffffffff # macro
DPU_EW_OP_VALUE_2_EW_OPERAND_2__SHIFT = 0 # macro
REG_DPU_EW_OP_VALUE_3 = 0x0000409c # macro
DPU_EW_OP_VALUE_3_EW_OPERAND_3__MASK = 0xffffffff # macro
DPU_EW_OP_VALUE_3_EW_OPERAND_3__SHIFT = 0 # macro
REG_DPU_EW_OP_VALUE_4 = 0x000040a0 # macro
DPU_EW_OP_VALUE_4_EW_OPERAND_4__MASK = 0xffffffff # macro
DPU_EW_OP_VALUE_4_EW_OPERAND_4__SHIFT = 0 # macro
REG_DPU_EW_OP_VALUE_5 = 0x000040a4 # macro
DPU_EW_OP_VALUE_5_EW_OPERAND_5__MASK = 0xffffffff # macro
DPU_EW_OP_VALUE_5_EW_OPERAND_5__SHIFT = 0 # macro
REG_DPU_EW_OP_VALUE_6 = 0x000040a8 # macro
DPU_EW_OP_VALUE_6_EW_OPERAND_6__MASK = 0xffffffff # macro
DPU_EW_OP_VALUE_6_EW_OPERAND_6__SHIFT = 0 # macro
REG_DPU_EW_OP_VALUE_7 = 0x000040ac # macro
DPU_EW_OP_VALUE_7_EW_OPERAND_7__MASK = 0xffffffff # macro
DPU_EW_OP_VALUE_7_EW_OPERAND_7__SHIFT = 0 # macro
REG_DPU_SURFACE_ADD = 0x000040c0 # macro
DPU_SURFACE_ADD_SURF_ADD__MASK = 0xfffffff0 # macro
DPU_SURFACE_ADD_SURF_ADD__SHIFT = 4 # macro
DPU_SURFACE_ADD_RESERVED_0__MASK = 0x0000000f # macro
DPU_SURFACE_ADD_RESERVED_0__SHIFT = 0 # macro
REG_DPU_LUT_ACCESS_CFG = 0x00004100 # macro
DPU_LUT_ACCESS_CFG_RESERVED_0__MASK = 0xfffc0000 # macro
DPU_LUT_ACCESS_CFG_RESERVED_0__SHIFT = 18 # macro
DPU_LUT_ACCESS_CFG_LUT_ACCESS_TYPE__MASK = 0x00020000 # macro
DPU_LUT_ACCESS_CFG_LUT_ACCESS_TYPE__SHIFT = 17 # macro
DPU_LUT_ACCESS_CFG_LUT_TABLE_ID__MASK = 0x00010000 # macro
DPU_LUT_ACCESS_CFG_LUT_TABLE_ID__SHIFT = 16 # macro
DPU_LUT_ACCESS_CFG_RESERVED_1__MASK = 0x0000fc00 # macro
DPU_LUT_ACCESS_CFG_RESERVED_1__SHIFT = 10 # macro
DPU_LUT_ACCESS_CFG_LUT_ADDR__MASK = 0x000003ff # macro
DPU_LUT_ACCESS_CFG_LUT_ADDR__SHIFT = 0 # macro
REG_DPU_LUT_ACCESS_DATA = 0x00004104 # macro
DPU_LUT_ACCESS_DATA_RESERVED_0__MASK = 0xffff0000 # macro
DPU_LUT_ACCESS_DATA_RESERVED_0__SHIFT = 16 # macro
DPU_LUT_ACCESS_DATA_LUT_ACCESS_DATA__MASK = 0x0000ffff # macro
DPU_LUT_ACCESS_DATA_LUT_ACCESS_DATA__SHIFT = 0 # macro
REG_DPU_LUT_CFG = 0x00004108 # macro
DPU_LUT_CFG_RESERVED_0__MASK = 0xffffff00 # macro
DPU_LUT_CFG_RESERVED_0__SHIFT = 8 # macro
DPU_LUT_CFG_LUT_CAL_SEL__MASK = 0x00000080 # macro
DPU_LUT_CFG_LUT_CAL_SEL__SHIFT = 7 # macro
DPU_LUT_CFG_LUT_HYBRID_PRIORITY__MASK = 0x00000040 # macro
DPU_LUT_CFG_LUT_HYBRID_PRIORITY__SHIFT = 6 # macro
DPU_LUT_CFG_LUT_OFLOW_PRIORITY__MASK = 0x00000020 # macro
DPU_LUT_CFG_LUT_OFLOW_PRIORITY__SHIFT = 5 # macro
DPU_LUT_CFG_LUT_UFLOW_PRIORITY__MASK = 0x00000010 # macro
DPU_LUT_CFG_LUT_UFLOW_PRIORITY__SHIFT = 4 # macro
DPU_LUT_CFG_LUT_LO_LE_MUX__MASK = 0x0000000c # macro
DPU_LUT_CFG_LUT_LO_LE_MUX__SHIFT = 2 # macro
DPU_LUT_CFG_LUT_EXPAND_EN__MASK = 0x00000002 # macro
DPU_LUT_CFG_LUT_EXPAND_EN__SHIFT = 1 # macro
DPU_LUT_CFG_LUT_ROAD_SEL__MASK = 0x00000001 # macro
DPU_LUT_CFG_LUT_ROAD_SEL__SHIFT = 0 # macro
REG_DPU_LUT_INFO = 0x0000410c # macro
DPU_LUT_INFO_RESERVED_0__MASK = 0xff000000 # macro
DPU_LUT_INFO_RESERVED_0__SHIFT = 24 # macro
DPU_LUT_INFO_LUT_LO_INDEX_SELECT__MASK = 0x00ff0000 # macro
DPU_LUT_INFO_LUT_LO_INDEX_SELECT__SHIFT = 16 # macro
DPU_LUT_INFO_LUT_LE_INDEX_SELECT__MASK = 0x0000ff00 # macro
DPU_LUT_INFO_LUT_LE_INDEX_SELECT__SHIFT = 8 # macro
DPU_LUT_INFO_RESERVED_1__MASK = 0x000000ff # macro
DPU_LUT_INFO_RESERVED_1__SHIFT = 0 # macro
REG_DPU_LUT_LE_START = 0x00004110 # macro
DPU_LUT_LE_START_LUT_LE_START__MASK = 0xffffffff # macro
DPU_LUT_LE_START_LUT_LE_START__SHIFT = 0 # macro
REG_DPU_LUT_LE_END = 0x00004114 # macro
DPU_LUT_LE_END_LUT_LE_END__MASK = 0xffffffff # macro
DPU_LUT_LE_END_LUT_LE_END__SHIFT = 0 # macro
REG_DPU_LUT_LO_START = 0x00004118 # macro
DPU_LUT_LO_START_LUT_LO_START__MASK = 0xffffffff # macro
DPU_LUT_LO_START_LUT_LO_START__SHIFT = 0 # macro
REG_DPU_LUT_LO_END = 0x0000411c # macro
DPU_LUT_LO_END_LUT_LO_END__MASK = 0xffffffff # macro
DPU_LUT_LO_END_LUT_LO_END__SHIFT = 0 # macro
REG_DPU_LUT_LE_SLOPE_SCALE = 0x00004120 # macro
DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE__MASK = 0xffff0000 # macro
DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE__SHIFT = 16 # macro
DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE__MASK = 0x0000ffff # macro
DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE__SHIFT = 0 # macro
REG_DPU_LUT_LE_SLOPE_SHIFT = 0x00004124 # macro
DPU_LUT_LE_SLOPE_SHIFT_RESERVED_0__MASK = 0xfffffc00 # macro
DPU_LUT_LE_SLOPE_SHIFT_RESERVED_0__SHIFT = 10 # macro
DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT__MASK = 0x000003e0 # macro
DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT__SHIFT = 5 # macro
DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT__MASK = 0x0000001f # macro
DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT__SHIFT = 0 # macro
REG_DPU_LUT_LO_SLOPE_SCALE = 0x00004128 # macro
DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE__MASK = 0xffff0000 # macro
DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE__SHIFT = 16 # macro
DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE__MASK = 0x0000ffff # macro
DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE__SHIFT = 0 # macro
REG_DPU_LUT_LO_SLOPE_SHIFT = 0x0000412c # macro
DPU_LUT_LO_SLOPE_SHIFT_RESERVED_0__MASK = 0xfffffc00 # macro
DPU_LUT_LO_SLOPE_SHIFT_RESERVED_0__SHIFT = 10 # macro
DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT__MASK = 0x000003e0 # macro
DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT__SHIFT = 5 # macro
DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT__MASK = 0x0000001f # macro
DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_S_STATUS = 0x00005000 # macro
DPU_RDMA_RDMA_S_STATUS_RESERVED_0__MASK = 0xfffc0000 # macro
DPU_RDMA_RDMA_S_STATUS_RESERVED_0__SHIFT = 18 # macro
DPU_RDMA_RDMA_S_STATUS_STATUS_1__MASK = 0x00030000 # macro
DPU_RDMA_RDMA_S_STATUS_STATUS_1__SHIFT = 16 # macro
DPU_RDMA_RDMA_S_STATUS_RESERVED_1__MASK = 0x0000fffc # macro
DPU_RDMA_RDMA_S_STATUS_RESERVED_1__SHIFT = 2 # macro
DPU_RDMA_RDMA_S_STATUS_STATUS_0__MASK = 0x00000003 # macro
DPU_RDMA_RDMA_S_STATUS_STATUS_0__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_S_POINTER = 0x00005004 # macro
DPU_RDMA_RDMA_S_POINTER_RESERVED_0__MASK = 0xfffe0000 # macro
DPU_RDMA_RDMA_S_POINTER_RESERVED_0__SHIFT = 17 # macro
DPU_RDMA_RDMA_S_POINTER_EXECUTER__MASK = 0x00010000 # macro
DPU_RDMA_RDMA_S_POINTER_EXECUTER__SHIFT = 16 # macro
DPU_RDMA_RDMA_S_POINTER_RESERVED_1__MASK = 0x0000ffc0 # macro
DPU_RDMA_RDMA_S_POINTER_RESERVED_1__SHIFT = 6 # macro
DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR__MASK = 0x00000020 # macro
DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR__SHIFT = 5 # macro
DPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR__MASK = 0x00000010 # macro
DPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR__SHIFT = 4 # macro
DPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE__MASK = 0x00000008 # macro
DPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE__SHIFT = 3 # macro
DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN__MASK = 0x00000004 # macro
DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN__SHIFT = 2 # macro
DPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN__MASK = 0x00000002 # macro
DPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN__SHIFT = 1 # macro
DPU_RDMA_RDMA_S_POINTER_POINTER__MASK = 0x00000001 # macro
DPU_RDMA_RDMA_S_POINTER_POINTER__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_OPERATION_ENABLE = 0x00005008 # macro
DPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0__MASK = 0xfffffffe # macro
DPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0__SHIFT = 1 # macro
DPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN__MASK = 0x00000001 # macro
DPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_DATA_CUBE_WIDTH = 0x0000500c # macro
DPU_RDMA_RDMA_DATA_CUBE_WIDTH_RESERVED_0__MASK = 0xffffe000 # macro
DPU_RDMA_RDMA_DATA_CUBE_WIDTH_RESERVED_0__SHIFT = 13 # macro
DPU_RDMA_RDMA_DATA_CUBE_WIDTH_WIDTH__MASK = 0x00001fff # macro
DPU_RDMA_RDMA_DATA_CUBE_WIDTH_WIDTH__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_DATA_CUBE_HEIGHT = 0x00005010 # macro
DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_0__MASK = 0xe0000000 # macro
DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_0__SHIFT = 29 # macro
DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_EW_LINE_NOTCH_ADDR__MASK = 0x1fff0000 # macro
DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_EW_LINE_NOTCH_ADDR__SHIFT = 16 # macro
DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_1__MASK = 0x0000e000 # macro
DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_1__SHIFT = 13 # macro
DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_HEIGHT__MASK = 0x00001fff # macro
DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_HEIGHT__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_DATA_CUBE_CHANNEL = 0x00005014 # macro
DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_RESERVED_0__MASK = 0xffffe000 # macro
DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_RESERVED_0__SHIFT = 13 # macro
DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_CHANNEL__MASK = 0x00001fff # macro
DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_CHANNEL__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_SRC_BASE_ADDR = 0x00005018 # macro
DPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR__MASK = 0xffffffff # macro
DPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_BRDMA_CFG = 0x0000501c # macro
DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_0__MASK = 0xffffffe0 # macro
DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_0__SHIFT = 5 # macro
DPU_RDMA_RDMA_BRDMA_CFG_BRDMA_DATA_USE__MASK = 0x0000001e # macro
DPU_RDMA_RDMA_BRDMA_CFG_BRDMA_DATA_USE__SHIFT = 1 # macro
DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_1__MASK = 0x00000001 # macro
DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_1__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_BS_BASE_ADDR = 0x00005020 # macro
DPU_RDMA_RDMA_BS_BASE_ADDR_BS_BASE_ADDR__MASK = 0xffffffff # macro
DPU_RDMA_RDMA_BS_BASE_ADDR_BS_BASE_ADDR__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_NRDMA_CFG = 0x00005028 # macro
DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_0__MASK = 0xffffffe0 # macro
DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_0__SHIFT = 5 # macro
DPU_RDMA_RDMA_NRDMA_CFG_NRDMA_DATA_USE__MASK = 0x0000001e # macro
DPU_RDMA_RDMA_NRDMA_CFG_NRDMA_DATA_USE__SHIFT = 1 # macro
DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_1__MASK = 0x00000001 # macro
DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_1__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_BN_BASE_ADDR = 0x0000502c # macro
DPU_RDMA_RDMA_BN_BASE_ADDR_BN_BASE_ADDR__MASK = 0xffffffff # macro
DPU_RDMA_RDMA_BN_BASE_ADDR_BN_BASE_ADDR__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_ERDMA_CFG = 0x00005034 # macro
DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_MODE__MASK = 0xc0000000 # macro
DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_MODE__SHIFT = 30 # macro
DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_SURF_MODE__MASK = 0x20000000 # macro
DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_SURF_MODE__SHIFT = 29 # macro
DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_NONALIGN__MASK = 0x10000000 # macro
DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_NONALIGN__SHIFT = 28 # macro
DPU_RDMA_RDMA_ERDMA_CFG_RESERVED_0__MASK = 0x0ffffff0 # macro
DPU_RDMA_RDMA_ERDMA_CFG_RESERVED_0__SHIFT = 4 # macro
DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_SIZE__MASK = 0x0000000c # macro
DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_SIZE__SHIFT = 2 # macro
DPU_RDMA_RDMA_ERDMA_CFG_OV4K_BYPASS__MASK = 0x00000002 # macro
DPU_RDMA_RDMA_ERDMA_CFG_OV4K_BYPASS__SHIFT = 1 # macro
DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DISABLE__MASK = 0x00000001 # macro
DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DISABLE__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_EW_BASE_ADDR = 0x00005038 # macro
DPU_RDMA_RDMA_EW_BASE_ADDR_EW_BASE_ADDR__MASK = 0xffffffff # macro
DPU_RDMA_RDMA_EW_BASE_ADDR_EW_BASE_ADDR__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_EW_SURF_STRIDE = 0x00005040 # macro
DPU_RDMA_RDMA_EW_SURF_STRIDE_EW_SURF_STRIDE__MASK = 0xfffffff0 # macro
DPU_RDMA_RDMA_EW_SURF_STRIDE_EW_SURF_STRIDE__SHIFT = 4 # macro
DPU_RDMA_RDMA_EW_SURF_STRIDE_RESERVED_0__MASK = 0x0000000f # macro
DPU_RDMA_RDMA_EW_SURF_STRIDE_RESERVED_0__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_FEATURE_MODE_CFG = 0x00005044 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_RESERVED_0__MASK = 0xfffc0000 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_RESERVED_0__SHIFT = 18 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_IN_PRECISION__MASK = 0x00038000 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_IN_PRECISION__SHIFT = 15 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_BURST_LEN__MASK = 0x00007800 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_BURST_LEN__SHIFT = 11 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_COMB_USE__MASK = 0x00000700 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_COMB_USE__SHIFT = 8 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_PROC_PRECISION__MASK = 0x000000e0 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_PROC_PRECISION__SHIFT = 5 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_DISABLE__MASK = 0x00000010 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_DISABLE__SHIFT = 4 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_FP16TOFP32_EN__MASK = 0x00000008 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_FP16TOFP32_EN__SHIFT = 3 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_CONV_MODE__MASK = 0x00000006 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_CONV_MODE__SHIFT = 1 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_FLYING_MODE__MASK = 0x00000001 # macro
DPU_RDMA_RDMA_FEATURE_MODE_CFG_FLYING_MODE__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_SRC_DMA_CFG = 0x00005048 # macro
DPU_RDMA_RDMA_SRC_DMA_CFG_LINE_NOTCH_ADDR__MASK = 0xfff80000 # macro
DPU_RDMA_RDMA_SRC_DMA_CFG_LINE_NOTCH_ADDR__SHIFT = 19 # macro
DPU_RDMA_RDMA_SRC_DMA_CFG_RESERVED_0__MASK = 0x0007c000 # macro
DPU_RDMA_RDMA_SRC_DMA_CFG_RESERVED_0__SHIFT = 14 # macro
DPU_RDMA_RDMA_SRC_DMA_CFG_POOLING_METHOD__MASK = 0x00002000 # macro
DPU_RDMA_RDMA_SRC_DMA_CFG_POOLING_METHOD__SHIFT = 13 # macro
DPU_RDMA_RDMA_SRC_DMA_CFG_UNPOOLING_EN__MASK = 0x00001000 # macro
DPU_RDMA_RDMA_SRC_DMA_CFG_UNPOOLING_EN__SHIFT = 12 # macro
DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_HEIGHT__MASK = 0x00000e00 # macro
DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_HEIGHT__SHIFT = 9 # macro
DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_WIDTH__MASK = 0x000001c0 # macro
DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_WIDTH__SHIFT = 6 # macro
DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_HEIGHT__MASK = 0x00000038 # macro
DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_HEIGHT__SHIFT = 3 # macro
DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_WIDTH__MASK = 0x00000007 # macro
DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_WIDTH__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_SURF_NOTCH = 0x0000504c # macro
DPU_RDMA_RDMA_SURF_NOTCH_SURF_NOTCH_ADDR__MASK = 0xfffffff0 # macro
DPU_RDMA_RDMA_SURF_NOTCH_SURF_NOTCH_ADDR__SHIFT = 4 # macro
DPU_RDMA_RDMA_SURF_NOTCH_RESERVED_0__MASK = 0x0000000f # macro
DPU_RDMA_RDMA_SURF_NOTCH_RESERVED_0__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_PAD_CFG = 0x00005064 # macro
DPU_RDMA_RDMA_PAD_CFG_PAD_VALUE__MASK = 0xffff0000 # macro
DPU_RDMA_RDMA_PAD_CFG_PAD_VALUE__SHIFT = 16 # macro
DPU_RDMA_RDMA_PAD_CFG_RESERVED_0__MASK = 0x0000ff80 # macro
DPU_RDMA_RDMA_PAD_CFG_RESERVED_0__SHIFT = 7 # macro
DPU_RDMA_RDMA_PAD_CFG_PAD_TOP__MASK = 0x00000070 # macro
DPU_RDMA_RDMA_PAD_CFG_PAD_TOP__SHIFT = 4 # macro
DPU_RDMA_RDMA_PAD_CFG_RESERVED_1__MASK = 0x00000008 # macro
DPU_RDMA_RDMA_PAD_CFG_RESERVED_1__SHIFT = 3 # macro
DPU_RDMA_RDMA_PAD_CFG_PAD_LEFT__MASK = 0x00000007 # macro
DPU_RDMA_RDMA_PAD_CFG_PAD_LEFT__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_WEIGHT = 0x00005068 # macro
DPU_RDMA_RDMA_WEIGHT_E_WEIGHT__MASK = 0xff000000 # macro
DPU_RDMA_RDMA_WEIGHT_E_WEIGHT__SHIFT = 24 # macro
DPU_RDMA_RDMA_WEIGHT_N_WEIGHT__MASK = 0x00ff0000 # macro
DPU_RDMA_RDMA_WEIGHT_N_WEIGHT__SHIFT = 16 # macro
DPU_RDMA_RDMA_WEIGHT_B_WEIGHT__MASK = 0x0000ff00 # macro
DPU_RDMA_RDMA_WEIGHT_B_WEIGHT__SHIFT = 8 # macro
DPU_RDMA_RDMA_WEIGHT_M_WEIGHT__MASK = 0x000000ff # macro
DPU_RDMA_RDMA_WEIGHT_M_WEIGHT__SHIFT = 0 # macro
REG_DPU_RDMA_RDMA_EW_SURF_NOTCH = 0x0000506c # macro
DPU_RDMA_RDMA_EW_SURF_NOTCH_EW_SURF_NOTCH__MASK = 0xfffffff0 # macro
DPU_RDMA_RDMA_EW_SURF_NOTCH_EW_SURF_NOTCH__SHIFT = 4 # macro
DPU_RDMA_RDMA_EW_SURF_NOTCH_RESERVED_0__MASK = 0x0000000f # macro
DPU_RDMA_RDMA_EW_SURF_NOTCH_RESERVED_0__SHIFT = 0 # macro
REG_PPU_S_STATUS = 0x00006000 # macro
PPU_S_STATUS_RESERVED_0__MASK = 0xfffc0000 # macro
PPU_S_STATUS_RESERVED_0__SHIFT = 18 # macro
PPU_S_STATUS_STATUS_1__MASK = 0x00030000 # macro
PPU_S_STATUS_STATUS_1__SHIFT = 16 # macro
PPU_S_STATUS_RESERVED_1__MASK = 0x0000fffc # macro
PPU_S_STATUS_RESERVED_1__SHIFT = 2 # macro
PPU_S_STATUS_STATUS_0__MASK = 0x00000003 # macro
PPU_S_STATUS_STATUS_0__SHIFT = 0 # macro
REG_PPU_S_POINTER = 0x00006004 # macro
PPU_S_POINTER_RESERVED_0__MASK = 0xfffe0000 # macro
PPU_S_POINTER_RESERVED_0__SHIFT = 17 # macro
PPU_S_POINTER_EXECUTER__MASK = 0x00010000 # macro
PPU_S_POINTER_EXECUTER__SHIFT = 16 # macro
PPU_S_POINTER_RESERVED_1__MASK = 0x0000ffc0 # macro
PPU_S_POINTER_RESERVED_1__SHIFT = 6 # macro
PPU_S_POINTER_EXECUTER_PP_CLEAR__MASK = 0x00000020 # macro
PPU_S_POINTER_EXECUTER_PP_CLEAR__SHIFT = 5 # macro
PPU_S_POINTER_POINTER_PP_CLEAR__MASK = 0x00000010 # macro
PPU_S_POINTER_POINTER_PP_CLEAR__SHIFT = 4 # macro
PPU_S_POINTER_POINTER_PP_MODE__MASK = 0x00000008 # macro
PPU_S_POINTER_POINTER_PP_MODE__SHIFT = 3 # macro
PPU_S_POINTER_EXECUTER_PP_EN__MASK = 0x00000004 # macro
PPU_S_POINTER_EXECUTER_PP_EN__SHIFT = 2 # macro
PPU_S_POINTER_POINTER_PP_EN__MASK = 0x00000002 # macro
PPU_S_POINTER_POINTER_PP_EN__SHIFT = 1 # macro
PPU_S_POINTER_POINTER__MASK = 0x00000001 # macro
PPU_S_POINTER_POINTER__SHIFT = 0 # macro
REG_PPU_OPERATION_ENABLE = 0x00006008 # macro
PPU_OPERATION_ENABLE_RESERVED_0__MASK = 0xfffffffe # macro
PPU_OPERATION_ENABLE_RESERVED_0__SHIFT = 1 # macro
PPU_OPERATION_ENABLE_OP_EN__MASK = 0x00000001 # macro
PPU_OPERATION_ENABLE_OP_EN__SHIFT = 0 # macro
REG_PPU_DATA_CUBE_IN_WIDTH = 0x0000600c # macro
PPU_DATA_CUBE_IN_WIDTH_RESERVED_0__MASK = 0xffffe000 # macro
PPU_DATA_CUBE_IN_WIDTH_RESERVED_0__SHIFT = 13 # macro
PPU_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH__MASK = 0x00001fff # macro
PPU_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH__SHIFT = 0 # macro
REG_PPU_DATA_CUBE_IN_HEIGHT = 0x00006010 # macro
PPU_DATA_CUBE_IN_HEIGHT_RESERVED_0__MASK = 0xffffe000 # macro
PPU_DATA_CUBE_IN_HEIGHT_RESERVED_0__SHIFT = 13 # macro
PPU_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT__MASK = 0x00001fff # macro
PPU_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT__SHIFT = 0 # macro
REG_PPU_DATA_CUBE_IN_CHANNEL = 0x00006014 # macro
PPU_DATA_CUBE_IN_CHANNEL_RESERVED_0__MASK = 0xffffe000 # macro
PPU_DATA_CUBE_IN_CHANNEL_RESERVED_0__SHIFT = 13 # macro
PPU_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL__MASK = 0x00001fff # macro
PPU_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL__SHIFT = 0 # macro
REG_PPU_DATA_CUBE_OUT_WIDTH = 0x00006018 # macro
PPU_DATA_CUBE_OUT_WIDTH_RESERVED_0__MASK = 0xffffe000 # macro
PPU_DATA_CUBE_OUT_WIDTH_RESERVED_0__SHIFT = 13 # macro
PPU_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH__MASK = 0x00001fff # macro
PPU_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH__SHIFT = 0 # macro
REG_PPU_DATA_CUBE_OUT_HEIGHT = 0x0000601c # macro
PPU_DATA_CUBE_OUT_HEIGHT_RESERVED_0__MASK = 0xffffe000 # macro
PPU_DATA_CUBE_OUT_HEIGHT_RESERVED_0__SHIFT = 13 # macro
PPU_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT__MASK = 0x00001fff # macro
PPU_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT__SHIFT = 0 # macro
REG_PPU_DATA_CUBE_OUT_CHANNEL = 0x00006020 # macro
PPU_DATA_CUBE_OUT_CHANNEL_RESERVED_0__MASK = 0xffffe000 # macro
PPU_DATA_CUBE_OUT_CHANNEL_RESERVED_0__SHIFT = 13 # macro
PPU_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL__MASK = 0x00001fff # macro
PPU_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL__SHIFT = 0 # macro
REG_PPU_OPERATION_MODE_CFG = 0x00006024 # macro
PPU_OPERATION_MODE_CFG_RESERVED_0__MASK = 0x80000000 # macro
PPU_OPERATION_MODE_CFG_RESERVED_0__SHIFT = 31 # macro
PPU_OPERATION_MODE_CFG_INDEX_EN__MASK = 0x40000000 # macro
PPU_OPERATION_MODE_CFG_INDEX_EN__SHIFT = 30 # macro
PPU_OPERATION_MODE_CFG_RESERVED_1__MASK = 0x20000000 # macro
PPU_OPERATION_MODE_CFG_RESERVED_1__SHIFT = 29 # macro
PPU_OPERATION_MODE_CFG_NOTCH_ADDR__MASK = 0x1fff0000 # macro
PPU_OPERATION_MODE_CFG_NOTCH_ADDR__SHIFT = 16 # macro
PPU_OPERATION_MODE_CFG_RESERVED_2__MASK = 0x0000ff00 # macro
PPU_OPERATION_MODE_CFG_RESERVED_2__SHIFT = 8 # macro
PPU_OPERATION_MODE_CFG_USE_CNT__MASK = 0x000000e0 # macro
PPU_OPERATION_MODE_CFG_USE_CNT__SHIFT = 5 # macro
PPU_OPERATION_MODE_CFG_FLYING_MODE__MASK = 0x00000010 # macro
PPU_OPERATION_MODE_CFG_FLYING_MODE__SHIFT = 4 # macro
PPU_OPERATION_MODE_CFG_RESERVED_3__MASK = 0x0000000c # macro
PPU_OPERATION_MODE_CFG_RESERVED_3__SHIFT = 2 # macro
PPU_OPERATION_MODE_CFG_POOLING_METHOD__MASK = 0x00000003 # macro
PPU_OPERATION_MODE_CFG_POOLING_METHOD__SHIFT = 0 # macro
REG_PPU_POOLING_KERNEL_CFG = 0x00006034 # macro
PPU_POOLING_KERNEL_CFG_RESERVED_0__MASK = 0xff000000 # macro
PPU_POOLING_KERNEL_CFG_RESERVED_0__SHIFT = 24 # macro
PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT__MASK = 0x00f00000 # macro
PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT__SHIFT = 20 # macro
PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH__MASK = 0x000f0000 # macro
PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH__SHIFT = 16 # macro
PPU_POOLING_KERNEL_CFG_RESERVED_1__MASK = 0x0000f000 # macro
PPU_POOLING_KERNEL_CFG_RESERVED_1__SHIFT = 12 # macro
PPU_POOLING_KERNEL_CFG_KERNEL_HEIGHT__MASK = 0x00000f00 # macro
PPU_POOLING_KERNEL_CFG_KERNEL_HEIGHT__SHIFT = 8 # macro
PPU_POOLING_KERNEL_CFG_RESERVED_2__MASK = 0x000000f0 # macro
PPU_POOLING_KERNEL_CFG_RESERVED_2__SHIFT = 4 # macro
PPU_POOLING_KERNEL_CFG_KERNEL_WIDTH__MASK = 0x0000000f # macro
PPU_POOLING_KERNEL_CFG_KERNEL_WIDTH__SHIFT = 0 # macro
REG_PPU_RECIP_KERNEL_WIDTH = 0x00006038 # macro
PPU_RECIP_KERNEL_WIDTH_RESERVED_0__MASK = 0xfffe0000 # macro
PPU_RECIP_KERNEL_WIDTH_RESERVED_0__SHIFT = 17 # macro
PPU_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH__MASK = 0x0001ffff # macro
PPU_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH__SHIFT = 0 # macro
REG_PPU_RECIP_KERNEL_HEIGHT = 0x0000603c # macro
PPU_RECIP_KERNEL_HEIGHT_RESERVED_0__MASK = 0xfffe0000 # macro
PPU_RECIP_KERNEL_HEIGHT_RESERVED_0__SHIFT = 17 # macro
PPU_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT__MASK = 0x0001ffff # macro
PPU_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT__SHIFT = 0 # macro
REG_PPU_POOLING_PADDING_CFG = 0x00006040 # macro
PPU_POOLING_PADDING_CFG_RESERVED_0__MASK = 0xffff8000 # macro
PPU_POOLING_PADDING_CFG_RESERVED_0__SHIFT = 15 # macro
PPU_POOLING_PADDING_CFG_PAD_BOTTOM__MASK = 0x00007000 # macro
PPU_POOLING_PADDING_CFG_PAD_BOTTOM__SHIFT = 12 # macro
PPU_POOLING_PADDING_CFG_RESERVED_1__MASK = 0x00000800 # macro
PPU_POOLING_PADDING_CFG_RESERVED_1__SHIFT = 11 # macro
PPU_POOLING_PADDING_CFG_PAD_RIGHT__MASK = 0x00000700 # macro
PPU_POOLING_PADDING_CFG_PAD_RIGHT__SHIFT = 8 # macro
PPU_POOLING_PADDING_CFG_RESERVED_2__MASK = 0x00000080 # macro
PPU_POOLING_PADDING_CFG_RESERVED_2__SHIFT = 7 # macro
PPU_POOLING_PADDING_CFG_PAD_TOP__MASK = 0x00000070 # macro
PPU_POOLING_PADDING_CFG_PAD_TOP__SHIFT = 4 # macro
PPU_POOLING_PADDING_CFG_RESERVED_3__MASK = 0x00000008 # macro
PPU_POOLING_PADDING_CFG_RESERVED_3__SHIFT = 3 # macro
PPU_POOLING_PADDING_CFG_PAD_LEFT__MASK = 0x00000007 # macro
PPU_POOLING_PADDING_CFG_PAD_LEFT__SHIFT = 0 # macro
REG_PPU_PADDING_VALUE_1_CFG = 0x00006044 # macro
PPU_PADDING_VALUE_1_CFG_PAD_VALUE_0__MASK = 0xffffffff # macro
PPU_PADDING_VALUE_1_CFG_PAD_VALUE_0__SHIFT = 0 # macro
REG_PPU_PADDING_VALUE_2_CFG = 0x00006048 # macro
PPU_PADDING_VALUE_2_CFG_RESERVED_0__MASK = 0xfffffff8 # macro
PPU_PADDING_VALUE_2_CFG_RESERVED_0__SHIFT = 3 # macro
PPU_PADDING_VALUE_2_CFG_PAD_VALUE_1__MASK = 0x00000007 # macro
PPU_PADDING_VALUE_2_CFG_PAD_VALUE_1__SHIFT = 0 # macro
REG_PPU_DST_BASE_ADDR = 0x00006070 # macro
PPU_DST_BASE_ADDR_DST_BASE_ADDR__MASK = 0xfffffff0 # macro
PPU_DST_BASE_ADDR_DST_BASE_ADDR__SHIFT = 4 # macro
PPU_DST_BASE_ADDR_RESERVED_0__MASK = 0x0000000f # macro
PPU_DST_BASE_ADDR_RESERVED_0__SHIFT = 0 # macro
REG_PPU_DST_SURF_STRIDE = 0x0000607c # macro
PPU_DST_SURF_STRIDE_DST_SURF_STRIDE__MASK = 0xfffffff0 # macro
PPU_DST_SURF_STRIDE_DST_SURF_STRIDE__SHIFT = 4 # macro
PPU_DST_SURF_STRIDE_RESERVED_0__MASK = 0x0000000f # macro
PPU_DST_SURF_STRIDE_RESERVED_0__SHIFT = 0 # macro
REG_PPU_DATA_FORMAT = 0x00006084 # macro
PPU_DATA_FORMAT_INDEX_ADD__MASK = 0xfffffff0 # macro
PPU_DATA_FORMAT_INDEX_ADD__SHIFT = 4 # macro
PPU_DATA_FORMAT_DPU_FLYIN__MASK = 0x00000008 # macro
PPU_DATA_FORMAT_DPU_FLYIN__SHIFT = 3 # macro
PPU_DATA_FORMAT_PROC_PRECISION__MASK = 0x00000007 # macro
PPU_DATA_FORMAT_PROC_PRECISION__SHIFT = 0 # macro
REG_PPU_MISC_CTRL = 0x000060dc # macro
PPU_MISC_CTRL_SURF_LEN__MASK = 0xffff0000 # macro
PPU_MISC_CTRL_SURF_LEN__SHIFT = 16 # macro
PPU_MISC_CTRL_RESERVED_0__MASK = 0x0000fe00 # macro
PPU_MISC_CTRL_RESERVED_0__SHIFT = 9 # macro
PPU_MISC_CTRL_MC_SURF_OUT__MASK = 0x00000100 # macro
PPU_MISC_CTRL_MC_SURF_OUT__SHIFT = 8 # macro
PPU_MISC_CTRL_NONALIGN__MASK = 0x00000080 # macro
PPU_MISC_CTRL_NONALIGN__SHIFT = 7 # macro
PPU_MISC_CTRL_RESERVED_1__MASK = 0x00000070 # macro
PPU_MISC_CTRL_RESERVED_1__SHIFT = 4 # macro
PPU_MISC_CTRL_BURST_LEN__MASK = 0x0000000f # macro
PPU_MISC_CTRL_BURST_LEN__SHIFT = 0 # macro
REG_PPU_RDMA_RDMA_S_STATUS = 0x00007000 # macro
PPU_RDMA_RDMA_S_STATUS_RESERVED_0__MASK = 0xfffc0000 # macro
PPU_RDMA_RDMA_S_STATUS_RESERVED_0__SHIFT = 18 # macro
PPU_RDMA_RDMA_S_STATUS_STATUS_1__MASK = 0x00030000 # macro
PPU_RDMA_RDMA_S_STATUS_STATUS_1__SHIFT = 16 # macro
PPU_RDMA_RDMA_S_STATUS_RESERVED_1__MASK = 0x0000fffc # macro
PPU_RDMA_RDMA_S_STATUS_RESERVED_1__SHIFT = 2 # macro
PPU_RDMA_RDMA_S_STATUS_STATUS_0__MASK = 0x00000003 # macro
PPU_RDMA_RDMA_S_STATUS_STATUS_0__SHIFT = 0 # macro
REG_PPU_RDMA_RDMA_S_POINTER = 0x00007004 # macro
PPU_RDMA_RDMA_S_POINTER_RESERVED_0__MASK = 0xfffe0000 # macro
PPU_RDMA_RDMA_S_POINTER_RESERVED_0__SHIFT = 17 # macro
PPU_RDMA_RDMA_S_POINTER_EXECUTER__MASK = 0x00010000 # macro
PPU_RDMA_RDMA_S_POINTER_EXECUTER__SHIFT = 16 # macro
PPU_RDMA_RDMA_S_POINTER_RESERVED_1__MASK = 0x0000ffc0 # macro
PPU_RDMA_RDMA_S_POINTER_RESERVED_1__SHIFT = 6 # macro
PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR__MASK = 0x00000020 # macro
PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR__SHIFT = 5 # macro
PPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR__MASK = 0x00000010 # macro
PPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR__SHIFT = 4 # macro
PPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE__MASK = 0x00000008 # macro
PPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE__SHIFT = 3 # macro
PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN__MASK = 0x00000004 # macro
PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN__SHIFT = 2 # macro
PPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN__MASK = 0x00000002 # macro
PPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN__SHIFT = 1 # macro
PPU_RDMA_RDMA_S_POINTER_POINTER__MASK = 0x00000001 # macro
PPU_RDMA_RDMA_S_POINTER_POINTER__SHIFT = 0 # macro
REG_PPU_RDMA_RDMA_OPERATION_ENABLE = 0x00007008 # macro
PPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0__MASK = 0xfffffffe # macro
PPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0__SHIFT = 1 # macro
PPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN__MASK = 0x00000001 # macro
PPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN__SHIFT = 0 # macro
REG_PPU_RDMA_RDMA_CUBE_IN_WIDTH = 0x0000700c # macro
PPU_RDMA_RDMA_CUBE_IN_WIDTH_RESERVED_0__MASK = 0xffffe000 # macro
PPU_RDMA_RDMA_CUBE_IN_WIDTH_RESERVED_0__SHIFT = 13 # macro
PPU_RDMA_RDMA_CUBE_IN_WIDTH_CUBE_IN_WIDTH__MASK = 0x00001fff # macro
PPU_RDMA_RDMA_CUBE_IN_WIDTH_CUBE_IN_WIDTH__SHIFT = 0 # macro
REG_PPU_RDMA_RDMA_CUBE_IN_HEIGHT = 0x00007010 # macro
PPU_RDMA_RDMA_CUBE_IN_HEIGHT_RESERVED_0__MASK = 0xffffe000 # macro
PPU_RDMA_RDMA_CUBE_IN_HEIGHT_RESERVED_0__SHIFT = 13 # macro
PPU_RDMA_RDMA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT__MASK = 0x00001fff # macro
PPU_RDMA_RDMA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT__SHIFT = 0 # macro
REG_PPU_RDMA_RDMA_CUBE_IN_CHANNEL = 0x00007014 # macro
PPU_RDMA_RDMA_CUBE_IN_CHANNEL_RESERVED_0__MASK = 0xffffe000 # macro
PPU_RDMA_RDMA_CUBE_IN_CHANNEL_RESERVED_0__SHIFT = 13 # macro
PPU_RDMA_RDMA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL__MASK = 0x00001fff # macro
PPU_RDMA_RDMA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL__SHIFT = 0 # macro
REG_PPU_RDMA_RDMA_SRC_BASE_ADDR = 0x0000701c # macro
PPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR__MASK = 0xffffffff # macro
PPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR__SHIFT = 0 # macro
REG_PPU_RDMA_RDMA_SRC_LINE_STRIDE = 0x00007024 # macro
PPU_RDMA_RDMA_SRC_LINE_STRIDE_SRC_LINE_STRIDE__MASK = 0xfffffff0 # macro
PPU_RDMA_RDMA_SRC_LINE_STRIDE_SRC_LINE_STRIDE__SHIFT = 4 # macro
PPU_RDMA_RDMA_SRC_LINE_STRIDE_RESERVED_0__MASK = 0x0000000f # macro
PPU_RDMA_RDMA_SRC_LINE_STRIDE_RESERVED_0__SHIFT = 0 # macro
REG_PPU_RDMA_RDMA_SRC_SURF_STRIDE = 0x00007028 # macro
PPU_RDMA_RDMA_SRC_SURF_STRIDE_SRC_SURF_STRIDE__MASK = 0xfffffff0 # macro
PPU_RDMA_RDMA_SRC_SURF_STRIDE_SRC_SURF_STRIDE__SHIFT = 4 # macro
PPU_RDMA_RDMA_SRC_SURF_STRIDE_RESERVED_0__MASK = 0x0000000f # macro
PPU_RDMA_RDMA_SRC_SURF_STRIDE_RESERVED_0__SHIFT = 0 # macro
REG_PPU_RDMA_RDMA_DATA_FORMAT = 0x00007030 # macro
PPU_RDMA_RDMA_DATA_FORMAT_RESERVED_0__MASK = 0xfffffffc # macro
PPU_RDMA_RDMA_DATA_FORMAT_RESERVED_0__SHIFT = 2 # macro
PPU_RDMA_RDMA_DATA_FORMAT_IN_PRECISION__MASK = 0x00000003 # macro
PPU_RDMA_RDMA_DATA_FORMAT_IN_PRECISION__SHIFT = 0 # macro
REG_DDMA_CFG_OUTSTANDING = 0x00008000 # macro
DDMA_CFG_OUTSTANDING_RESERVED_0__MASK = 0xffff0000 # macro
DDMA_CFG_OUTSTANDING_RESERVED_0__SHIFT = 16 # macro
DDMA_CFG_OUTSTANDING_WR_OS_CNT__MASK = 0x0000ff00 # macro
DDMA_CFG_OUTSTANDING_WR_OS_CNT__SHIFT = 8 # macro
DDMA_CFG_OUTSTANDING_RD_OS_CNT__MASK = 0x000000ff # macro
DDMA_CFG_OUTSTANDING_RD_OS_CNT__SHIFT = 0 # macro
REG_DDMA_RD_WEIGHT_0 = 0x00008004 # macro
DDMA_RD_WEIGHT_0_RD_WEIGHT_PDP__MASK = 0xff000000 # macro
DDMA_RD_WEIGHT_0_RD_WEIGHT_PDP__SHIFT = 24 # macro
DDMA_RD_WEIGHT_0_RD_WEIGHT_DPU__MASK = 0x00ff0000 # macro
DDMA_RD_WEIGHT_0_RD_WEIGHT_DPU__SHIFT = 16 # macro
DDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL__MASK = 0x0000ff00 # macro
DDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL__SHIFT = 8 # macro
DDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE__MASK = 0x000000ff # macro
DDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE__SHIFT = 0 # macro
REG_DDMA_WR_WEIGHT_0 = 0x00008008 # macro
DDMA_WR_WEIGHT_0_RESERVED_0__MASK = 0xffff0000 # macro
DDMA_WR_WEIGHT_0_RESERVED_0__SHIFT = 16 # macro
DDMA_WR_WEIGHT_0_WR_WEIGHT_PDP__MASK = 0x0000ff00 # macro
DDMA_WR_WEIGHT_0_WR_WEIGHT_PDP__SHIFT = 8 # macro
DDMA_WR_WEIGHT_0_WR_WEIGHT_DPU__MASK = 0x000000ff # macro
DDMA_WR_WEIGHT_0_WR_WEIGHT_DPU__SHIFT = 0 # macro
REG_DDMA_CFG_ID_ERROR = 0x0000800c # macro
DDMA_CFG_ID_ERROR_RESERVED_0__MASK = 0xfffffc00 # macro
DDMA_CFG_ID_ERROR_RESERVED_0__SHIFT = 10 # macro
DDMA_CFG_ID_ERROR_WR_RESP_ID__MASK = 0x000003c0 # macro
DDMA_CFG_ID_ERROR_WR_RESP_ID__SHIFT = 6 # macro
DDMA_CFG_ID_ERROR_RESERVED_1__MASK = 0x00000020 # macro
DDMA_CFG_ID_ERROR_RESERVED_1__SHIFT = 5 # macro
DDMA_CFG_ID_ERROR_RD_RESP_ID__MASK = 0x0000001f # macro
DDMA_CFG_ID_ERROR_RD_RESP_ID__SHIFT = 0 # macro
REG_DDMA_RD_WEIGHT_1 = 0x00008010 # macro
DDMA_RD_WEIGHT_1_RESERVED_0__MASK = 0xffffff00 # macro
DDMA_RD_WEIGHT_1_RESERVED_0__SHIFT = 8 # macro
DDMA_RD_WEIGHT_1_RD_WEIGHT_PC__MASK = 0x000000ff # macro
DDMA_RD_WEIGHT_1_RD_WEIGHT_PC__SHIFT = 0 # macro
REG_DDMA_CFG_DMA_FIFO_CLR = 0x00008014 # macro
DDMA_CFG_DMA_FIFO_CLR_RESERVED_0__MASK = 0xfffffffe # macro
DDMA_CFG_DMA_FIFO_CLR_RESERVED_0__SHIFT = 1 # macro
DDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR__MASK = 0x00000001 # macro
DDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR__SHIFT = 0 # macro
REG_DDMA_CFG_DMA_ARB = 0x00008018 # macro
DDMA_CFG_DMA_ARB_RESERVED_0__MASK = 0xfffffc00 # macro
DDMA_CFG_DMA_ARB_RESERVED_0__SHIFT = 10 # macro
DDMA_CFG_DMA_ARB_WR_ARBIT_MODEL__MASK = 0x00000200 # macro
DDMA_CFG_DMA_ARB_WR_ARBIT_MODEL__SHIFT = 9 # macro
DDMA_CFG_DMA_ARB_RD_ARBIT_MODEL__MASK = 0x00000100 # macro
DDMA_CFG_DMA_ARB_RD_ARBIT_MODEL__SHIFT = 8 # macro
DDMA_CFG_DMA_ARB_RESERVED_1__MASK = 0x00000080 # macro
DDMA_CFG_DMA_ARB_RESERVED_1__SHIFT = 7 # macro
DDMA_CFG_DMA_ARB_WR_FIX_ARB__MASK = 0x00000070 # macro
DDMA_CFG_DMA_ARB_WR_FIX_ARB__SHIFT = 4 # macro
DDMA_CFG_DMA_ARB_RESERVED_2__MASK = 0x00000008 # macro
DDMA_CFG_DMA_ARB_RESERVED_2__SHIFT = 3 # macro
DDMA_CFG_DMA_ARB_RD_FIX_ARB__MASK = 0x00000007 # macro
DDMA_CFG_DMA_ARB_RD_FIX_ARB__SHIFT = 0 # macro
REG_DDMA_CFG_DMA_RD_QOS = 0x00008020 # macro
DDMA_CFG_DMA_RD_QOS_RESERVED_0__MASK = 0xfffffc00 # macro
DDMA_CFG_DMA_RD_QOS_RESERVED_0__SHIFT = 10 # macro
DDMA_CFG_DMA_RD_QOS_RD_PC_QOS__MASK = 0x00000300 # macro
DDMA_CFG_DMA_RD_QOS_RD_PC_QOS__SHIFT = 8 # macro
DDMA_CFG_DMA_RD_QOS_RD_PPU_QOS__MASK = 0x000000c0 # macro
DDMA_CFG_DMA_RD_QOS_RD_PPU_QOS__SHIFT = 6 # macro
DDMA_CFG_DMA_RD_QOS_RD_DPU_QOS__MASK = 0x00000030 # macro
DDMA_CFG_DMA_RD_QOS_RD_DPU_QOS__SHIFT = 4 # macro
DDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS__MASK = 0x0000000c # macro
DDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS__SHIFT = 2 # macro
DDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS__MASK = 0x00000003 # macro
DDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS__SHIFT = 0 # macro
REG_DDMA_CFG_DMA_RD_CFG = 0x00008024 # macro
DDMA_CFG_DMA_RD_CFG_RESERVED_0__MASK = 0xffffe000 # macro
DDMA_CFG_DMA_RD_CFG_RESERVED_0__SHIFT = 13 # macro
DDMA_CFG_DMA_RD_CFG_RD_ARLOCK__MASK = 0x00001000 # macro
DDMA_CFG_DMA_RD_CFG_RD_ARLOCK__SHIFT = 12 # macro
DDMA_CFG_DMA_RD_CFG_RD_ARCACHE__MASK = 0x00000f00 # macro
DDMA_CFG_DMA_RD_CFG_RD_ARCACHE__SHIFT = 8 # macro
DDMA_CFG_DMA_RD_CFG_RD_ARPROT__MASK = 0x000000e0 # macro
DDMA_CFG_DMA_RD_CFG_RD_ARPROT__SHIFT = 5 # macro
DDMA_CFG_DMA_RD_CFG_RD_ARBURST__MASK = 0x00000018 # macro
DDMA_CFG_DMA_RD_CFG_RD_ARBURST__SHIFT = 3 # macro
DDMA_CFG_DMA_RD_CFG_RD_ARSIZE__MASK = 0x00000007 # macro
DDMA_CFG_DMA_RD_CFG_RD_ARSIZE__SHIFT = 0 # macro
REG_DDMA_CFG_DMA_WR_CFG = 0x00008028 # macro
DDMA_CFG_DMA_WR_CFG_RESERVED_0__MASK = 0xffffe000 # macro
DDMA_CFG_DMA_WR_CFG_RESERVED_0__SHIFT = 13 # macro
DDMA_CFG_DMA_WR_CFG_WR_AWLOCK__MASK = 0x00001000 # macro
DDMA_CFG_DMA_WR_CFG_WR_AWLOCK__SHIFT = 12 # macro
DDMA_CFG_DMA_WR_CFG_WR_AWCACHE__MASK = 0x00000f00 # macro
DDMA_CFG_DMA_WR_CFG_WR_AWCACHE__SHIFT = 8 # macro
DDMA_CFG_DMA_WR_CFG_WR_AWPROT__MASK = 0x000000e0 # macro
DDMA_CFG_DMA_WR_CFG_WR_AWPROT__SHIFT = 5 # macro
DDMA_CFG_DMA_WR_CFG_WR_AWBURST__MASK = 0x00000018 # macro
DDMA_CFG_DMA_WR_CFG_WR_AWBURST__SHIFT = 3 # macro
DDMA_CFG_DMA_WR_CFG_WR_AWSIZE__MASK = 0x00000007 # macro
DDMA_CFG_DMA_WR_CFG_WR_AWSIZE__SHIFT = 0 # macro
REG_DDMA_CFG_DMA_WSTRB = 0x0000802c # macro
DDMA_CFG_DMA_WSTRB_WR_WSTRB__MASK = 0xffffffff # macro
DDMA_CFG_DMA_WSTRB_WR_WSTRB__SHIFT = 0 # macro
REG_DDMA_CFG_STATUS = 0x00008030 # macro
DDMA_CFG_STATUS_RESERVED_0__MASK = 0xfffffe00 # macro
DDMA_CFG_STATUS_RESERVED_0__SHIFT = 9 # macro
DDMA_CFG_STATUS_IDEL__MASK = 0x00000100 # macro
DDMA_CFG_STATUS_IDEL__SHIFT = 8 # macro
DDMA_CFG_STATUS_RESERVED_1__MASK = 0x000000ff # macro
DDMA_CFG_STATUS_RESERVED_1__SHIFT = 0 # macro
REG_SDMA_CFG_OUTSTANDING = 0x00009000 # macro
SDMA_CFG_OUTSTANDING_RESERVED_0__MASK = 0xffff0000 # macro
SDMA_CFG_OUTSTANDING_RESERVED_0__SHIFT = 16 # macro
SDMA_CFG_OUTSTANDING_WR_OS_CNT__MASK = 0x0000ff00 # macro
SDMA_CFG_OUTSTANDING_WR_OS_CNT__SHIFT = 8 # macro
SDMA_CFG_OUTSTANDING_RD_OS_CNT__MASK = 0x000000ff # macro
SDMA_CFG_OUTSTANDING_RD_OS_CNT__SHIFT = 0 # macro
REG_SDMA_RD_WEIGHT_0 = 0x00009004 # macro
SDMA_RD_WEIGHT_0_RD_WEIGHT_PDP__MASK = 0xff000000 # macro
SDMA_RD_WEIGHT_0_RD_WEIGHT_PDP__SHIFT = 24 # macro
SDMA_RD_WEIGHT_0_RD_WEIGHT_DPU__MASK = 0x00ff0000 # macro
SDMA_RD_WEIGHT_0_RD_WEIGHT_DPU__SHIFT = 16 # macro
SDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL__MASK = 0x0000ff00 # macro
SDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL__SHIFT = 8 # macro
SDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE__MASK = 0x000000ff # macro
SDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE__SHIFT = 0 # macro
REG_SDMA_WR_WEIGHT_0 = 0x00009008 # macro
SDMA_WR_WEIGHT_0_RESERVED_0__MASK = 0xffff0000 # macro
SDMA_WR_WEIGHT_0_RESERVED_0__SHIFT = 16 # macro
SDMA_WR_WEIGHT_0_WR_WEIGHT_PDP__MASK = 0x0000ff00 # macro
SDMA_WR_WEIGHT_0_WR_WEIGHT_PDP__SHIFT = 8 # macro
SDMA_WR_WEIGHT_0_WR_WEIGHT_DPU__MASK = 0x000000ff # macro
SDMA_WR_WEIGHT_0_WR_WEIGHT_DPU__SHIFT = 0 # macro
REG_SDMA_CFG_ID_ERROR = 0x0000900c # macro
SDMA_CFG_ID_ERROR_RESERVED_0__MASK = 0xfffffc00 # macro
SDMA_CFG_ID_ERROR_RESERVED_0__SHIFT = 10 # macro
SDMA_CFG_ID_ERROR_WR_RESP_ID__MASK = 0x000003c0 # macro
SDMA_CFG_ID_ERROR_WR_RESP_ID__SHIFT = 6 # macro
SDMA_CFG_ID_ERROR_RESERVED_1__MASK = 0x00000020 # macro
SDMA_CFG_ID_ERROR_RESERVED_1__SHIFT = 5 # macro
SDMA_CFG_ID_ERROR_RD_RESP_ID__MASK = 0x0000001f # macro
SDMA_CFG_ID_ERROR_RD_RESP_ID__SHIFT = 0 # macro
REG_SDMA_RD_WEIGHT_1 = 0x00009010 # macro
SDMA_RD_WEIGHT_1_RESERVED_0__MASK = 0xffffff00 # macro
SDMA_RD_WEIGHT_1_RESERVED_0__SHIFT = 8 # macro
SDMA_RD_WEIGHT_1_RD_WEIGHT_PC__MASK = 0x000000ff # macro
SDMA_RD_WEIGHT_1_RD_WEIGHT_PC__SHIFT = 0 # macro
REG_SDMA_CFG_DMA_FIFO_CLR = 0x00009014 # macro
SDMA_CFG_DMA_FIFO_CLR_RESERVED_0__MASK = 0xfffffffe # macro
SDMA_CFG_DMA_FIFO_CLR_RESERVED_0__SHIFT = 1 # macro
SDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR__MASK = 0x00000001 # macro
SDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR__SHIFT = 0 # macro
REG_SDMA_CFG_DMA_ARB = 0x00009018 # macro
SDMA_CFG_DMA_ARB_RESERVED_0__MASK = 0xfffffc00 # macro
SDMA_CFG_DMA_ARB_RESERVED_0__SHIFT = 10 # macro
SDMA_CFG_DMA_ARB_WR_ARBIT_MODEL__MASK = 0x00000200 # macro
SDMA_CFG_DMA_ARB_WR_ARBIT_MODEL__SHIFT = 9 # macro
SDMA_CFG_DMA_ARB_RD_ARBIT_MODEL__MASK = 0x00000100 # macro
SDMA_CFG_DMA_ARB_RD_ARBIT_MODEL__SHIFT = 8 # macro
SDMA_CFG_DMA_ARB_RESERVED_1__MASK = 0x00000080 # macro
SDMA_CFG_DMA_ARB_RESERVED_1__SHIFT = 7 # macro
SDMA_CFG_DMA_ARB_WR_FIX_ARB__MASK = 0x00000070 # macro
SDMA_CFG_DMA_ARB_WR_FIX_ARB__SHIFT = 4 # macro
SDMA_CFG_DMA_ARB_RESERVED_2__MASK = 0x00000008 # macro
SDMA_CFG_DMA_ARB_RESERVED_2__SHIFT = 3 # macro
SDMA_CFG_DMA_ARB_RD_FIX_ARB__MASK = 0x00000007 # macro
SDMA_CFG_DMA_ARB_RD_FIX_ARB__SHIFT = 0 # macro
REG_SDMA_CFG_DMA_RD_QOS = 0x00009020 # macro
SDMA_CFG_DMA_RD_QOS_RESERVED_0__MASK = 0xfffffc00 # macro
SDMA_CFG_DMA_RD_QOS_RESERVED_0__SHIFT = 10 # macro
SDMA_CFG_DMA_RD_QOS_RD_PC_QOS__MASK = 0x00000300 # macro
SDMA_CFG_DMA_RD_QOS_RD_PC_QOS__SHIFT = 8 # macro
SDMA_CFG_DMA_RD_QOS_RD_PPU_QOS__MASK = 0x000000c0 # macro
SDMA_CFG_DMA_RD_QOS_RD_PPU_QOS__SHIFT = 6 # macro
SDMA_CFG_DMA_RD_QOS_RD_DPU_QOS__MASK = 0x00000030 # macro
SDMA_CFG_DMA_RD_QOS_RD_DPU_QOS__SHIFT = 4 # macro
SDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS__MASK = 0x0000000c # macro
SDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS__SHIFT = 2 # macro
SDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS__MASK = 0x00000003 # macro
SDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS__SHIFT = 0 # macro
REG_SDMA_CFG_DMA_RD_CFG = 0x00009024 # macro
SDMA_CFG_DMA_RD_CFG_RESERVED_0__MASK = 0xffffe000 # macro
SDMA_CFG_DMA_RD_CFG_RESERVED_0__SHIFT = 13 # macro
SDMA_CFG_DMA_RD_CFG_RD_ARLOCK__MASK = 0x00001000 # macro
SDMA_CFG_DMA_RD_CFG_RD_ARLOCK__SHIFT = 12 # macro
SDMA_CFG_DMA_RD_CFG_RD_ARCACHE__MASK = 0x00000f00 # macro
SDMA_CFG_DMA_RD_CFG_RD_ARCACHE__SHIFT = 8 # macro
SDMA_CFG_DMA_RD_CFG_RD_ARPROT__MASK = 0x000000e0 # macro
SDMA_CFG_DMA_RD_CFG_RD_ARPROT__SHIFT = 5 # macro
SDMA_CFG_DMA_RD_CFG_RD_ARBURST__MASK = 0x00000018 # macro
SDMA_CFG_DMA_RD_CFG_RD_ARBURST__SHIFT = 3 # macro
SDMA_CFG_DMA_RD_CFG_RD_ARSIZE__MASK = 0x00000007 # macro
SDMA_CFG_DMA_RD_CFG_RD_ARSIZE__SHIFT = 0 # macro
REG_SDMA_CFG_DMA_WR_CFG = 0x00009028 # macro
SDMA_CFG_DMA_WR_CFG_RESERVED_0__MASK = 0xffffe000 # macro
SDMA_CFG_DMA_WR_CFG_RESERVED_0__SHIFT = 13 # macro
SDMA_CFG_DMA_WR_CFG_WR_AWLOCK__MASK = 0x00001000 # macro
SDMA_CFG_DMA_WR_CFG_WR_AWLOCK__SHIFT = 12 # macro
SDMA_CFG_DMA_WR_CFG_WR_AWCACHE__MASK = 0x00000f00 # macro
SDMA_CFG_DMA_WR_CFG_WR_AWCACHE__SHIFT = 8 # macro
SDMA_CFG_DMA_WR_CFG_WR_AWPROT__MASK = 0x000000e0 # macro
SDMA_CFG_DMA_WR_CFG_WR_AWPROT__SHIFT = 5 # macro
SDMA_CFG_DMA_WR_CFG_WR_AWBURST__MASK = 0x00000018 # macro
SDMA_CFG_DMA_WR_CFG_WR_AWBURST__SHIFT = 3 # macro
SDMA_CFG_DMA_WR_CFG_WR_AWSIZE__MASK = 0x00000007 # macro
SDMA_CFG_DMA_WR_CFG_WR_AWSIZE__SHIFT = 0 # macro
REG_SDMA_CFG_DMA_WSTRB = 0x0000902c # macro
SDMA_CFG_DMA_WSTRB_WR_WSTRB__MASK = 0xffffffff # macro
SDMA_CFG_DMA_WSTRB_WR_WSTRB__SHIFT = 0 # macro
REG_SDMA_CFG_STATUS = 0x00009030 # macro
SDMA_CFG_STATUS_RESERVED_0__MASK = 0xfffffe00 # macro
SDMA_CFG_STATUS_RESERVED_0__SHIFT = 9 # macro
SDMA_CFG_STATUS_IDEL__MASK = 0x00000100 # macro
SDMA_CFG_STATUS_IDEL__SHIFT = 8 # macro
SDMA_CFG_STATUS_RESERVED_1__MASK = 0x000000ff # macro
SDMA_CFG_STATUS_RESERVED_1__SHIFT = 0 # macro
REG_GLOBAL_OPERATION_ENABLE = 0x0000f008 # macro
GLOBAL_OPERATION_ENABLE_RESERVED_0__MASK = 0xffffff80 # macro
GLOBAL_OPERATION_ENABLE_RESERVED_0__SHIFT = 7 # macro
GLOBAL_OPERATION_ENABLE_PPU_RDMA_OP_EN__MASK = 0x00000040 # macro
GLOBAL_OPERATION_ENABLE_PPU_RDMA_OP_EN__SHIFT = 6 # macro
GLOBAL_OPERATION_ENABLE_PPU_OP_EN__MASK = 0x00000020 # macro
GLOBAL_OPERATION_ENABLE_PPU_OP_EN__SHIFT = 5 # macro
GLOBAL_OPERATION_ENABLE_DPU_RDMA_OP_EN__MASK = 0x00000010 # macro
GLOBAL_OPERATION_ENABLE_DPU_RDMA_OP_EN__SHIFT = 4 # macro
GLOBAL_OPERATION_ENABLE_DPU_OP_EN__MASK = 0x00000008 # macro
GLOBAL_OPERATION_ENABLE_DPU_OP_EN__SHIFT = 3 # macro
GLOBAL_OPERATION_ENABLE_CORE_OP_EN__MASK = 0x00000004 # macro
GLOBAL_OPERATION_ENABLE_CORE_OP_EN__SHIFT = 2 # macro
GLOBAL_OPERATION_ENABLE_RESERVED_1__MASK = 0x00000002 # macro
GLOBAL_OPERATION_ENABLE_RESERVED_1__SHIFT = 1 # macro
GLOBAL_OPERATION_ENABLE_CNA_OP_EN__MASK = 0x00000001 # macro
GLOBAL_OPERATION_ENABLE_CNA_OP_EN__SHIFT = 0 # macro

# values for enumeration 'target'
target__enumvalues = {
    256: 'PC',
    512: 'CNA',
    2048: 'CORE',
    4096: 'DPU',
    8192: 'DPU_RDMA',
    16384: 'PPU',
    32768: 'PPU_RDMA',
    65536: 'DDMA',
    131072: 'SDMA',
    262144: 'GLOBAL',
}
PC = 256
CNA = 512
CORE = 2048
DPU = 4096
DPU_RDMA = 8192
PPU = 16384
PPU_RDMA = 32768
DDMA = 65536
SDMA = 131072
GLOBAL = 262144
target = ctypes.c_uint32 # enum
uint32_t = ctypes.c_uint32
try:
    PC_VERSION_VERSION = _libraries['FIXME_STUB'].PC_VERSION_VERSION
    PC_VERSION_VERSION.restype = uint32_t
    PC_VERSION_VERSION.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_VERSION_NUM_VERSION_NUM = _libraries['FIXME_STUB'].PC_VERSION_NUM_VERSION_NUM
    PC_VERSION_NUM_VERSION_NUM.restype = uint32_t
    PC_VERSION_NUM_VERSION_NUM.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_OPERATION_ENABLE_RESERVED_0 = _libraries['FIXME_STUB'].PC_OPERATION_ENABLE_RESERVED_0
    PC_OPERATION_ENABLE_RESERVED_0.restype = uint32_t
    PC_OPERATION_ENABLE_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_OPERATION_ENABLE_OP_EN = _libraries['FIXME_STUB'].PC_OPERATION_ENABLE_OP_EN
    PC_OPERATION_ENABLE_OP_EN.restype = uint32_t
    PC_OPERATION_ENABLE_OP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_BASE_ADDRESS_PC_SOURCE_ADDR = _libraries['FIXME_STUB'].PC_BASE_ADDRESS_PC_SOURCE_ADDR
    PC_BASE_ADDRESS_PC_SOURCE_ADDR.restype = uint32_t
    PC_BASE_ADDRESS_PC_SOURCE_ADDR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_BASE_ADDRESS_RESERVED_0 = _libraries['FIXME_STUB'].PC_BASE_ADDRESS_RESERVED_0
    PC_BASE_ADDRESS_RESERVED_0.restype = uint32_t
    PC_BASE_ADDRESS_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_BASE_ADDRESS_PC_SEL = _libraries['FIXME_STUB'].PC_BASE_ADDRESS_PC_SEL
    PC_BASE_ADDRESS_PC_SEL.restype = uint32_t
    PC_BASE_ADDRESS_PC_SEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_REGISTER_AMOUNTS_RESERVED_0 = _libraries['FIXME_STUB'].PC_REGISTER_AMOUNTS_RESERVED_0
    PC_REGISTER_AMOUNTS_RESERVED_0.restype = uint32_t
    PC_REGISTER_AMOUNTS_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_REGISTER_AMOUNTS_PC_DATA_AMOUNT = _libraries['FIXME_STUB'].PC_REGISTER_AMOUNTS_PC_DATA_AMOUNT
    PC_REGISTER_AMOUNTS_PC_DATA_AMOUNT.restype = uint32_t
    PC_REGISTER_AMOUNTS_PC_DATA_AMOUNT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_INTERRUPT_MASK_RESERVED_0 = _libraries['FIXME_STUB'].PC_INTERRUPT_MASK_RESERVED_0
    PC_INTERRUPT_MASK_RESERVED_0.restype = uint32_t
    PC_INTERRUPT_MASK_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_INTERRUPT_CLEAR_RESERVED_0 = _libraries['FIXME_STUB'].PC_INTERRUPT_CLEAR_RESERVED_0
    PC_INTERRUPT_CLEAR_RESERVED_0.restype = uint32_t
    PC_INTERRUPT_CLEAR_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_INTERRUPT_STATUS_RESERVED_0 = _libraries['FIXME_STUB'].PC_INTERRUPT_STATUS_RESERVED_0
    PC_INTERRUPT_STATUS_RESERVED_0.restype = uint32_t
    PC_INTERRUPT_STATUS_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_INTERRUPT_RAW_STATUS_RESERVED_0 = _libraries['FIXME_STUB'].PC_INTERRUPT_RAW_STATUS_RESERVED_0
    PC_INTERRUPT_RAW_STATUS_RESERVED_0.restype = uint32_t
    PC_INTERRUPT_RAW_STATUS_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_TASK_CON_RESERVED_0 = _libraries['FIXME_STUB'].PC_TASK_CON_RESERVED_0
    PC_TASK_CON_RESERVED_0.restype = uint32_t
    PC_TASK_CON_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_TASK_CON_TASK_COUNT_CLEAR = _libraries['FIXME_STUB'].PC_TASK_CON_TASK_COUNT_CLEAR
    PC_TASK_CON_TASK_COUNT_CLEAR.restype = uint32_t
    PC_TASK_CON_TASK_COUNT_CLEAR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_TASK_CON_TASK_PP_EN = _libraries['FIXME_STUB'].PC_TASK_CON_TASK_PP_EN
    PC_TASK_CON_TASK_PP_EN.restype = uint32_t
    PC_TASK_CON_TASK_PP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_TASK_CON_TASK_NUMBER = _libraries['FIXME_STUB'].PC_TASK_CON_TASK_NUMBER
    PC_TASK_CON_TASK_NUMBER.restype = uint32_t
    PC_TASK_CON_TASK_NUMBER.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_TASK_DMA_BASE_ADDR_DMA_BASE_ADDR = _libraries['FIXME_STUB'].PC_TASK_DMA_BASE_ADDR_DMA_BASE_ADDR
    PC_TASK_DMA_BASE_ADDR_DMA_BASE_ADDR.restype = uint32_t
    PC_TASK_DMA_BASE_ADDR_DMA_BASE_ADDR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_TASK_DMA_BASE_ADDR_RESERVED_0 = _libraries['FIXME_STUB'].PC_TASK_DMA_BASE_ADDR_RESERVED_0
    PC_TASK_DMA_BASE_ADDR_RESERVED_0.restype = uint32_t
    PC_TASK_DMA_BASE_ADDR_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_TASK_STATUS_RESERVED_0 = _libraries['FIXME_STUB'].PC_TASK_STATUS_RESERVED_0
    PC_TASK_STATUS_RESERVED_0.restype = uint32_t
    PC_TASK_STATUS_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PC_TASK_STATUS_TASK_STATUS = _libraries['FIXME_STUB'].PC_TASK_STATUS_TASK_STATUS
    PC_TASK_STATUS_TASK_STATUS.restype = uint32_t
    PC_TASK_STATUS_TASK_STATUS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_S_STATUS_RESERVED_0 = _libraries['FIXME_STUB'].CNA_S_STATUS_RESERVED_0
    CNA_S_STATUS_RESERVED_0.restype = uint32_t
    CNA_S_STATUS_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_S_STATUS_STATUS_1 = _libraries['FIXME_STUB'].CNA_S_STATUS_STATUS_1
    CNA_S_STATUS_STATUS_1.restype = uint32_t
    CNA_S_STATUS_STATUS_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_S_STATUS_RESERVED_1 = _libraries['FIXME_STUB'].CNA_S_STATUS_RESERVED_1
    CNA_S_STATUS_RESERVED_1.restype = uint32_t
    CNA_S_STATUS_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_S_STATUS_STATUS_0 = _libraries['FIXME_STUB'].CNA_S_STATUS_STATUS_0
    CNA_S_STATUS_STATUS_0.restype = uint32_t
    CNA_S_STATUS_STATUS_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_S_POINTER_RESERVED_0 = _libraries['FIXME_STUB'].CNA_S_POINTER_RESERVED_0
    CNA_S_POINTER_RESERVED_0.restype = uint32_t
    CNA_S_POINTER_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_S_POINTER_EXECUTER = _libraries['FIXME_STUB'].CNA_S_POINTER_EXECUTER
    CNA_S_POINTER_EXECUTER.restype = uint32_t
    CNA_S_POINTER_EXECUTER.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_S_POINTER_RESERVED_1 = _libraries['FIXME_STUB'].CNA_S_POINTER_RESERVED_1
    CNA_S_POINTER_RESERVED_1.restype = uint32_t
    CNA_S_POINTER_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_S_POINTER_EXECUTER_PP_CLEAR = _libraries['FIXME_STUB'].CNA_S_POINTER_EXECUTER_PP_CLEAR
    CNA_S_POINTER_EXECUTER_PP_CLEAR.restype = uint32_t
    CNA_S_POINTER_EXECUTER_PP_CLEAR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_S_POINTER_POINTER_PP_CLEAR = _libraries['FIXME_STUB'].CNA_S_POINTER_POINTER_PP_CLEAR
    CNA_S_POINTER_POINTER_PP_CLEAR.restype = uint32_t
    CNA_S_POINTER_POINTER_PP_CLEAR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_S_POINTER_POINTER_PP_MODE = _libraries['FIXME_STUB'].CNA_S_POINTER_POINTER_PP_MODE
    CNA_S_POINTER_POINTER_PP_MODE.restype = uint32_t
    CNA_S_POINTER_POINTER_PP_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_S_POINTER_EXECUTER_PP_EN = _libraries['FIXME_STUB'].CNA_S_POINTER_EXECUTER_PP_EN
    CNA_S_POINTER_EXECUTER_PP_EN.restype = uint32_t
    CNA_S_POINTER_EXECUTER_PP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_S_POINTER_POINTER_PP_EN = _libraries['FIXME_STUB'].CNA_S_POINTER_POINTER_PP_EN
    CNA_S_POINTER_POINTER_PP_EN.restype = uint32_t
    CNA_S_POINTER_POINTER_PP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_S_POINTER_POINTER = _libraries['FIXME_STUB'].CNA_S_POINTER_POINTER
    CNA_S_POINTER_POINTER.restype = uint32_t
    CNA_S_POINTER_POINTER.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_OPERATION_ENABLE_RESERVED_0 = _libraries['FIXME_STUB'].CNA_OPERATION_ENABLE_RESERVED_0
    CNA_OPERATION_ENABLE_RESERVED_0.restype = uint32_t
    CNA_OPERATION_ENABLE_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_OPERATION_ENABLE_OP_EN = _libraries['FIXME_STUB'].CNA_OPERATION_ENABLE_OP_EN
    CNA_OPERATION_ENABLE_OP_EN.restype = uint32_t
    CNA_OPERATION_ENABLE_OP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON1_RESERVED_0 = _libraries['FIXME_STUB'].CNA_CONV_CON1_RESERVED_0
    CNA_CONV_CON1_RESERVED_0.restype = uint32_t
    CNA_CONV_CON1_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON1_NONALIGN_DMA = _libraries['FIXME_STUB'].CNA_CONV_CON1_NONALIGN_DMA
    CNA_CONV_CON1_NONALIGN_DMA.restype = uint32_t
    CNA_CONV_CON1_NONALIGN_DMA.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON1_GROUP_LINE_OFF = _libraries['FIXME_STUB'].CNA_CONV_CON1_GROUP_LINE_OFF
    CNA_CONV_CON1_GROUP_LINE_OFF.restype = uint32_t
    CNA_CONV_CON1_GROUP_LINE_OFF.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON1_RESERVED_1 = _libraries['FIXME_STUB'].CNA_CONV_CON1_RESERVED_1
    CNA_CONV_CON1_RESERVED_1.restype = uint32_t
    CNA_CONV_CON1_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON1_DECONV = _libraries['FIXME_STUB'].CNA_CONV_CON1_DECONV
    CNA_CONV_CON1_DECONV.restype = uint32_t
    CNA_CONV_CON1_DECONV.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON1_ARGB_IN = _libraries['FIXME_STUB'].CNA_CONV_CON1_ARGB_IN
    CNA_CONV_CON1_ARGB_IN.restype = uint32_t
    CNA_CONV_CON1_ARGB_IN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON1_RESERVED_2 = _libraries['FIXME_STUB'].CNA_CONV_CON1_RESERVED_2
    CNA_CONV_CON1_RESERVED_2.restype = uint32_t
    CNA_CONV_CON1_RESERVED_2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON1_PROC_PRECISION = _libraries['FIXME_STUB'].CNA_CONV_CON1_PROC_PRECISION
    CNA_CONV_CON1_PROC_PRECISION.restype = uint32_t
    CNA_CONV_CON1_PROC_PRECISION.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON1_IN_PRECISION = _libraries['FIXME_STUB'].CNA_CONV_CON1_IN_PRECISION
    CNA_CONV_CON1_IN_PRECISION.restype = uint32_t
    CNA_CONV_CON1_IN_PRECISION.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON1_CONV_MODE = _libraries['FIXME_STUB'].CNA_CONV_CON1_CONV_MODE
    CNA_CONV_CON1_CONV_MODE.restype = uint32_t
    CNA_CONV_CON1_CONV_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON2_RESERVED_0 = _libraries['FIXME_STUB'].CNA_CONV_CON2_RESERVED_0
    CNA_CONV_CON2_RESERVED_0.restype = uint32_t
    CNA_CONV_CON2_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON2_KERNEL_GROUP = _libraries['FIXME_STUB'].CNA_CONV_CON2_KERNEL_GROUP
    CNA_CONV_CON2_KERNEL_GROUP.restype = uint32_t
    CNA_CONV_CON2_KERNEL_GROUP.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON2_RESERVED_1 = _libraries['FIXME_STUB'].CNA_CONV_CON2_RESERVED_1
    CNA_CONV_CON2_RESERVED_1.restype = uint32_t
    CNA_CONV_CON2_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON2_FEATURE_GRAINS = _libraries['FIXME_STUB'].CNA_CONV_CON2_FEATURE_GRAINS
    CNA_CONV_CON2_FEATURE_GRAINS.restype = uint32_t
    CNA_CONV_CON2_FEATURE_GRAINS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON2_RESERVED_2 = _libraries['FIXME_STUB'].CNA_CONV_CON2_RESERVED_2
    CNA_CONV_CON2_RESERVED_2.restype = uint32_t
    CNA_CONV_CON2_RESERVED_2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON2_CSC_WO_EN = _libraries['FIXME_STUB'].CNA_CONV_CON2_CSC_WO_EN
    CNA_CONV_CON2_CSC_WO_EN.restype = uint32_t
    CNA_CONV_CON2_CSC_WO_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON2_CSC_DO_EN = _libraries['FIXME_STUB'].CNA_CONV_CON2_CSC_DO_EN
    CNA_CONV_CON2_CSC_DO_EN.restype = uint32_t
    CNA_CONV_CON2_CSC_DO_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON2_CMD_FIFO_SRST = _libraries['FIXME_STUB'].CNA_CONV_CON2_CMD_FIFO_SRST
    CNA_CONV_CON2_CMD_FIFO_SRST.restype = uint32_t
    CNA_CONV_CON2_CMD_FIFO_SRST.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON3_RESERVED_0 = _libraries['FIXME_STUB'].CNA_CONV_CON3_RESERVED_0
    CNA_CONV_CON3_RESERVED_0.restype = uint32_t
    CNA_CONV_CON3_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON3_NN_MODE = _libraries['FIXME_STUB'].CNA_CONV_CON3_NN_MODE
    CNA_CONV_CON3_NN_MODE.restype = uint32_t
    CNA_CONV_CON3_NN_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON3_RESERVED_1 = _libraries['FIXME_STUB'].CNA_CONV_CON3_RESERVED_1
    CNA_CONV_CON3_RESERVED_1.restype = uint32_t
    CNA_CONV_CON3_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON3_ATROUS_Y_DILATION = _libraries['FIXME_STUB'].CNA_CONV_CON3_ATROUS_Y_DILATION
    CNA_CONV_CON3_ATROUS_Y_DILATION.restype = uint32_t
    CNA_CONV_CON3_ATROUS_Y_DILATION.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON3_ATROUS_X_DILATION = _libraries['FIXME_STUB'].CNA_CONV_CON3_ATROUS_X_DILATION
    CNA_CONV_CON3_ATROUS_X_DILATION.restype = uint32_t
    CNA_CONV_CON3_ATROUS_X_DILATION.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON3_RESERVED_2 = _libraries['FIXME_STUB'].CNA_CONV_CON3_RESERVED_2
    CNA_CONV_CON3_RESERVED_2.restype = uint32_t
    CNA_CONV_CON3_RESERVED_2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON3_DECONV_Y_STRIDE = _libraries['FIXME_STUB'].CNA_CONV_CON3_DECONV_Y_STRIDE
    CNA_CONV_CON3_DECONV_Y_STRIDE.restype = uint32_t
    CNA_CONV_CON3_DECONV_Y_STRIDE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON3_DECONV_X_STRIDE = _libraries['FIXME_STUB'].CNA_CONV_CON3_DECONV_X_STRIDE
    CNA_CONV_CON3_DECONV_X_STRIDE.restype = uint32_t
    CNA_CONV_CON3_DECONV_X_STRIDE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON3_RESERVED_3 = _libraries['FIXME_STUB'].CNA_CONV_CON3_RESERVED_3
    CNA_CONV_CON3_RESERVED_3.restype = uint32_t
    CNA_CONV_CON3_RESERVED_3.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON3_CONV_Y_STRIDE = _libraries['FIXME_STUB'].CNA_CONV_CON3_CONV_Y_STRIDE
    CNA_CONV_CON3_CONV_Y_STRIDE.restype = uint32_t
    CNA_CONV_CON3_CONV_Y_STRIDE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CONV_CON3_CONV_X_STRIDE = _libraries['FIXME_STUB'].CNA_CONV_CON3_CONV_X_STRIDE
    CNA_CONV_CON3_CONV_X_STRIDE.restype = uint32_t
    CNA_CONV_CON3_CONV_X_STRIDE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DATA_SIZE0_RESERVED_0 = _libraries['FIXME_STUB'].CNA_DATA_SIZE0_RESERVED_0
    CNA_DATA_SIZE0_RESERVED_0.restype = uint32_t
    CNA_DATA_SIZE0_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DATA_SIZE0_DATAIN_WIDTH = _libraries['FIXME_STUB'].CNA_DATA_SIZE0_DATAIN_WIDTH
    CNA_DATA_SIZE0_DATAIN_WIDTH.restype = uint32_t
    CNA_DATA_SIZE0_DATAIN_WIDTH.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DATA_SIZE0_RESERVED_1 = _libraries['FIXME_STUB'].CNA_DATA_SIZE0_RESERVED_1
    CNA_DATA_SIZE0_RESERVED_1.restype = uint32_t
    CNA_DATA_SIZE0_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DATA_SIZE0_DATAIN_HEIGHT = _libraries['FIXME_STUB'].CNA_DATA_SIZE0_DATAIN_HEIGHT
    CNA_DATA_SIZE0_DATAIN_HEIGHT.restype = uint32_t
    CNA_DATA_SIZE0_DATAIN_HEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DATA_SIZE1_RESERVED_0 = _libraries['FIXME_STUB'].CNA_DATA_SIZE1_RESERVED_0
    CNA_DATA_SIZE1_RESERVED_0.restype = uint32_t
    CNA_DATA_SIZE1_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DATA_SIZE1_DATAIN_CHANNEL_REAL = _libraries['FIXME_STUB'].CNA_DATA_SIZE1_DATAIN_CHANNEL_REAL
    CNA_DATA_SIZE1_DATAIN_CHANNEL_REAL.restype = uint32_t
    CNA_DATA_SIZE1_DATAIN_CHANNEL_REAL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DATA_SIZE1_DATAIN_CHANNEL = _libraries['FIXME_STUB'].CNA_DATA_SIZE1_DATAIN_CHANNEL
    CNA_DATA_SIZE1_DATAIN_CHANNEL.restype = uint32_t
    CNA_DATA_SIZE1_DATAIN_CHANNEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DATA_SIZE2_RESERVED_0 = _libraries['FIXME_STUB'].CNA_DATA_SIZE2_RESERVED_0
    CNA_DATA_SIZE2_RESERVED_0.restype = uint32_t
    CNA_DATA_SIZE2_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DATA_SIZE2_DATAOUT_WIDTH = _libraries['FIXME_STUB'].CNA_DATA_SIZE2_DATAOUT_WIDTH
    CNA_DATA_SIZE2_DATAOUT_WIDTH.restype = uint32_t
    CNA_DATA_SIZE2_DATAOUT_WIDTH.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DATA_SIZE3_RESERVED_0 = _libraries['FIXME_STUB'].CNA_DATA_SIZE3_RESERVED_0
    CNA_DATA_SIZE3_RESERVED_0.restype = uint32_t
    CNA_DATA_SIZE3_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DATA_SIZE3_SURF_MODE = _libraries['FIXME_STUB'].CNA_DATA_SIZE3_SURF_MODE
    CNA_DATA_SIZE3_SURF_MODE.restype = uint32_t
    CNA_DATA_SIZE3_SURF_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DATA_SIZE3_DATAOUT_ATOMICS = _libraries['FIXME_STUB'].CNA_DATA_SIZE3_DATAOUT_ATOMICS
    CNA_DATA_SIZE3_DATAOUT_ATOMICS.restype = uint32_t
    CNA_DATA_SIZE3_DATAOUT_ATOMICS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_WEIGHT_SIZE0_WEIGHT_BYTES = _libraries['FIXME_STUB'].CNA_WEIGHT_SIZE0_WEIGHT_BYTES
    CNA_WEIGHT_SIZE0_WEIGHT_BYTES.restype = uint32_t
    CNA_WEIGHT_SIZE0_WEIGHT_BYTES.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_WEIGHT_SIZE1_RESERVED_0 = _libraries['FIXME_STUB'].CNA_WEIGHT_SIZE1_RESERVED_0
    CNA_WEIGHT_SIZE1_RESERVED_0.restype = uint32_t
    CNA_WEIGHT_SIZE1_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_WEIGHT_SIZE1_WEIGHT_BYTES_PER_KERNEL = _libraries['FIXME_STUB'].CNA_WEIGHT_SIZE1_WEIGHT_BYTES_PER_KERNEL
    CNA_WEIGHT_SIZE1_WEIGHT_BYTES_PER_KERNEL.restype = uint32_t
    CNA_WEIGHT_SIZE1_WEIGHT_BYTES_PER_KERNEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_WEIGHT_SIZE2_RESERVED_0 = _libraries['FIXME_STUB'].CNA_WEIGHT_SIZE2_RESERVED_0
    CNA_WEIGHT_SIZE2_RESERVED_0.restype = uint32_t
    CNA_WEIGHT_SIZE2_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_WEIGHT_SIZE2_WEIGHT_WIDTH = _libraries['FIXME_STUB'].CNA_WEIGHT_SIZE2_WEIGHT_WIDTH
    CNA_WEIGHT_SIZE2_WEIGHT_WIDTH.restype = uint32_t
    CNA_WEIGHT_SIZE2_WEIGHT_WIDTH.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_WEIGHT_SIZE2_RESERVED_1 = _libraries['FIXME_STUB'].CNA_WEIGHT_SIZE2_RESERVED_1
    CNA_WEIGHT_SIZE2_RESERVED_1.restype = uint32_t
    CNA_WEIGHT_SIZE2_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_WEIGHT_SIZE2_WEIGHT_HEIGHT = _libraries['FIXME_STUB'].CNA_WEIGHT_SIZE2_WEIGHT_HEIGHT
    CNA_WEIGHT_SIZE2_WEIGHT_HEIGHT.restype = uint32_t
    CNA_WEIGHT_SIZE2_WEIGHT_HEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_WEIGHT_SIZE2_RESERVED_2 = _libraries['FIXME_STUB'].CNA_WEIGHT_SIZE2_RESERVED_2
    CNA_WEIGHT_SIZE2_RESERVED_2.restype = uint32_t
    CNA_WEIGHT_SIZE2_RESERVED_2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_WEIGHT_SIZE2_WEIGHT_KERNELS = _libraries['FIXME_STUB'].CNA_WEIGHT_SIZE2_WEIGHT_KERNELS
    CNA_WEIGHT_SIZE2_WEIGHT_KERNELS.restype = uint32_t
    CNA_WEIGHT_SIZE2_WEIGHT_KERNELS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CBUF_CON0_RESERVED_0 = _libraries['FIXME_STUB'].CNA_CBUF_CON0_RESERVED_0
    CNA_CBUF_CON0_RESERVED_0.restype = uint32_t
    CNA_CBUF_CON0_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CBUF_CON0_WEIGHT_REUSE = _libraries['FIXME_STUB'].CNA_CBUF_CON0_WEIGHT_REUSE
    CNA_CBUF_CON0_WEIGHT_REUSE.restype = uint32_t
    CNA_CBUF_CON0_WEIGHT_REUSE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CBUF_CON0_DATA_REUSE = _libraries['FIXME_STUB'].CNA_CBUF_CON0_DATA_REUSE
    CNA_CBUF_CON0_DATA_REUSE.restype = uint32_t
    CNA_CBUF_CON0_DATA_REUSE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CBUF_CON0_RESERVED_1 = _libraries['FIXME_STUB'].CNA_CBUF_CON0_RESERVED_1
    CNA_CBUF_CON0_RESERVED_1.restype = uint32_t
    CNA_CBUF_CON0_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CBUF_CON0_FC_DATA_BANK = _libraries['FIXME_STUB'].CNA_CBUF_CON0_FC_DATA_BANK
    CNA_CBUF_CON0_FC_DATA_BANK.restype = uint32_t
    CNA_CBUF_CON0_FC_DATA_BANK.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CBUF_CON0_WEIGHT_BANK = _libraries['FIXME_STUB'].CNA_CBUF_CON0_WEIGHT_BANK
    CNA_CBUF_CON0_WEIGHT_BANK.restype = uint32_t
    CNA_CBUF_CON0_WEIGHT_BANK.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CBUF_CON0_DATA_BANK = _libraries['FIXME_STUB'].CNA_CBUF_CON0_DATA_BANK
    CNA_CBUF_CON0_DATA_BANK.restype = uint32_t
    CNA_CBUF_CON0_DATA_BANK.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CBUF_CON1_RESERVED_0 = _libraries['FIXME_STUB'].CNA_CBUF_CON1_RESERVED_0
    CNA_CBUF_CON1_RESERVED_0.restype = uint32_t
    CNA_CBUF_CON1_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CBUF_CON1_DATA_ENTRIES = _libraries['FIXME_STUB'].CNA_CBUF_CON1_DATA_ENTRIES
    CNA_CBUF_CON1_DATA_ENTRIES.restype = uint32_t
    CNA_CBUF_CON1_DATA_ENTRIES.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON0_RESERVED_0 = _libraries['FIXME_STUB'].CNA_CVT_CON0_RESERVED_0
    CNA_CVT_CON0_RESERVED_0.restype = uint32_t
    CNA_CVT_CON0_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON0_CVT_TRUNCATE_3 = _libraries['FIXME_STUB'].CNA_CVT_CON0_CVT_TRUNCATE_3
    CNA_CVT_CON0_CVT_TRUNCATE_3.restype = uint32_t
    CNA_CVT_CON0_CVT_TRUNCATE_3.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON0_CVT_TRUNCATE_2 = _libraries['FIXME_STUB'].CNA_CVT_CON0_CVT_TRUNCATE_2
    CNA_CVT_CON0_CVT_TRUNCATE_2.restype = uint32_t
    CNA_CVT_CON0_CVT_TRUNCATE_2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON0_CVT_TRUNCATE_1 = _libraries['FIXME_STUB'].CNA_CVT_CON0_CVT_TRUNCATE_1
    CNA_CVT_CON0_CVT_TRUNCATE_1.restype = uint32_t
    CNA_CVT_CON0_CVT_TRUNCATE_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON0_CVT_TRUNCATE_0 = _libraries['FIXME_STUB'].CNA_CVT_CON0_CVT_TRUNCATE_0
    CNA_CVT_CON0_CVT_TRUNCATE_0.restype = uint32_t
    CNA_CVT_CON0_CVT_TRUNCATE_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON0_DATA_SIGN = _libraries['FIXME_STUB'].CNA_CVT_CON0_DATA_SIGN
    CNA_CVT_CON0_DATA_SIGN.restype = uint32_t
    CNA_CVT_CON0_DATA_SIGN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON0_ROUND_TYPE = _libraries['FIXME_STUB'].CNA_CVT_CON0_ROUND_TYPE
    CNA_CVT_CON0_ROUND_TYPE.restype = uint32_t
    CNA_CVT_CON0_ROUND_TYPE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON0_CVT_TYPE = _libraries['FIXME_STUB'].CNA_CVT_CON0_CVT_TYPE
    CNA_CVT_CON0_CVT_TYPE.restype = uint32_t
    CNA_CVT_CON0_CVT_TYPE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON0_CVT_BYPASS = _libraries['FIXME_STUB'].CNA_CVT_CON0_CVT_BYPASS
    CNA_CVT_CON0_CVT_BYPASS.restype = uint32_t
    CNA_CVT_CON0_CVT_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON1_CVT_SCALE0 = _libraries['FIXME_STUB'].CNA_CVT_CON1_CVT_SCALE0
    CNA_CVT_CON1_CVT_SCALE0.restype = uint32_t
    CNA_CVT_CON1_CVT_SCALE0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON1_CVT_OFFSET0 = _libraries['FIXME_STUB'].CNA_CVT_CON1_CVT_OFFSET0
    CNA_CVT_CON1_CVT_OFFSET0.restype = uint32_t
    CNA_CVT_CON1_CVT_OFFSET0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON2_CVT_SCALE1 = _libraries['FIXME_STUB'].CNA_CVT_CON2_CVT_SCALE1
    CNA_CVT_CON2_CVT_SCALE1.restype = uint32_t
    CNA_CVT_CON2_CVT_SCALE1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON2_CVT_OFFSET1 = _libraries['FIXME_STUB'].CNA_CVT_CON2_CVT_OFFSET1
    CNA_CVT_CON2_CVT_OFFSET1.restype = uint32_t
    CNA_CVT_CON2_CVT_OFFSET1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON3_CVT_SCALE2 = _libraries['FIXME_STUB'].CNA_CVT_CON3_CVT_SCALE2
    CNA_CVT_CON3_CVT_SCALE2.restype = uint32_t
    CNA_CVT_CON3_CVT_SCALE2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON3_CVT_OFFSET2 = _libraries['FIXME_STUB'].CNA_CVT_CON3_CVT_OFFSET2
    CNA_CVT_CON3_CVT_OFFSET2.restype = uint32_t
    CNA_CVT_CON3_CVT_OFFSET2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON4_CVT_SCALE3 = _libraries['FIXME_STUB'].CNA_CVT_CON4_CVT_SCALE3
    CNA_CVT_CON4_CVT_SCALE3.restype = uint32_t
    CNA_CVT_CON4_CVT_SCALE3.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON4_CVT_OFFSET3 = _libraries['FIXME_STUB'].CNA_CVT_CON4_CVT_OFFSET3
    CNA_CVT_CON4_CVT_OFFSET3.restype = uint32_t
    CNA_CVT_CON4_CVT_OFFSET3.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_FC_CON0_FC_SKIP_DATA = _libraries['FIXME_STUB'].CNA_FC_CON0_FC_SKIP_DATA
    CNA_FC_CON0_FC_SKIP_DATA.restype = uint32_t
    CNA_FC_CON0_FC_SKIP_DATA.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_FC_CON0_RESERVED_0 = _libraries['FIXME_STUB'].CNA_FC_CON0_RESERVED_0
    CNA_FC_CON0_RESERVED_0.restype = uint32_t
    CNA_FC_CON0_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_FC_CON0_FC_SKIP_EN = _libraries['FIXME_STUB'].CNA_FC_CON0_FC_SKIP_EN
    CNA_FC_CON0_FC_SKIP_EN.restype = uint32_t
    CNA_FC_CON0_FC_SKIP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_FC_CON1_RESERVED_0 = _libraries['FIXME_STUB'].CNA_FC_CON1_RESERVED_0
    CNA_FC_CON1_RESERVED_0.restype = uint32_t
    CNA_FC_CON1_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_FC_CON1_DATA_OFFSET = _libraries['FIXME_STUB'].CNA_FC_CON1_DATA_OFFSET
    CNA_FC_CON1_DATA_OFFSET.restype = uint32_t
    CNA_FC_CON1_DATA_OFFSET.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_PAD_CON0_RESERVED_0 = _libraries['FIXME_STUB'].CNA_PAD_CON0_RESERVED_0
    CNA_PAD_CON0_RESERVED_0.restype = uint32_t
    CNA_PAD_CON0_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_PAD_CON0_PAD_LEFT = _libraries['FIXME_STUB'].CNA_PAD_CON0_PAD_LEFT
    CNA_PAD_CON0_PAD_LEFT.restype = uint32_t
    CNA_PAD_CON0_PAD_LEFT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_PAD_CON0_PAD_TOP = _libraries['FIXME_STUB'].CNA_PAD_CON0_PAD_TOP
    CNA_PAD_CON0_PAD_TOP.restype = uint32_t
    CNA_PAD_CON0_PAD_TOP.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_FEATURE_DATA_ADDR_FEATURE_BASE_ADDR = _libraries['FIXME_STUB'].CNA_FEATURE_DATA_ADDR_FEATURE_BASE_ADDR
    CNA_FEATURE_DATA_ADDR_FEATURE_BASE_ADDR.restype = uint32_t
    CNA_FEATURE_DATA_ADDR_FEATURE_BASE_ADDR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_FC_CON2_RESERVED_0 = _libraries['FIXME_STUB'].CNA_FC_CON2_RESERVED_0
    CNA_FC_CON2_RESERVED_0.restype = uint32_t
    CNA_FC_CON2_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_FC_CON2_WEIGHT_OFFSET = _libraries['FIXME_STUB'].CNA_FC_CON2_WEIGHT_OFFSET
    CNA_FC_CON2_WEIGHT_OFFSET.restype = uint32_t
    CNA_FC_CON2_WEIGHT_OFFSET.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DMA_CON0_OV4K_BYPASS = _libraries['FIXME_STUB'].CNA_DMA_CON0_OV4K_BYPASS
    CNA_DMA_CON0_OV4K_BYPASS.restype = uint32_t
    CNA_DMA_CON0_OV4K_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DMA_CON0_RESERVED_0 = _libraries['FIXME_STUB'].CNA_DMA_CON0_RESERVED_0
    CNA_DMA_CON0_RESERVED_0.restype = uint32_t
    CNA_DMA_CON0_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DMA_CON0_WEIGHT_BURST_LEN = _libraries['FIXME_STUB'].CNA_DMA_CON0_WEIGHT_BURST_LEN
    CNA_DMA_CON0_WEIGHT_BURST_LEN.restype = uint32_t
    CNA_DMA_CON0_WEIGHT_BURST_LEN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DMA_CON0_RESERVED_1 = _libraries['FIXME_STUB'].CNA_DMA_CON0_RESERVED_1
    CNA_DMA_CON0_RESERVED_1.restype = uint32_t
    CNA_DMA_CON0_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DMA_CON0_DATA_BURST_LEN = _libraries['FIXME_STUB'].CNA_DMA_CON0_DATA_BURST_LEN
    CNA_DMA_CON0_DATA_BURST_LEN.restype = uint32_t
    CNA_DMA_CON0_DATA_BURST_LEN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DMA_CON1_RESERVED_0 = _libraries['FIXME_STUB'].CNA_DMA_CON1_RESERVED_0
    CNA_DMA_CON1_RESERVED_0.restype = uint32_t
    CNA_DMA_CON1_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DMA_CON1_LINE_STRIDE = _libraries['FIXME_STUB'].CNA_DMA_CON1_LINE_STRIDE
    CNA_DMA_CON1_LINE_STRIDE.restype = uint32_t
    CNA_DMA_CON1_LINE_STRIDE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DMA_CON2_RESERVED_0 = _libraries['FIXME_STUB'].CNA_DMA_CON2_RESERVED_0
    CNA_DMA_CON2_RESERVED_0.restype = uint32_t
    CNA_DMA_CON2_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DMA_CON2_SURF_STRIDE = _libraries['FIXME_STUB'].CNA_DMA_CON2_SURF_STRIDE
    CNA_DMA_CON2_SURF_STRIDE.restype = uint32_t
    CNA_DMA_CON2_SURF_STRIDE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_FC_DATA_SIZE0_RESERVED_0 = _libraries['FIXME_STUB'].CNA_FC_DATA_SIZE0_RESERVED_0
    CNA_FC_DATA_SIZE0_RESERVED_0.restype = uint32_t
    CNA_FC_DATA_SIZE0_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_FC_DATA_SIZE0_DMA_WIDTH = _libraries['FIXME_STUB'].CNA_FC_DATA_SIZE0_DMA_WIDTH
    CNA_FC_DATA_SIZE0_DMA_WIDTH.restype = uint32_t
    CNA_FC_DATA_SIZE0_DMA_WIDTH.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_FC_DATA_SIZE0_RESERVED_1 = _libraries['FIXME_STUB'].CNA_FC_DATA_SIZE0_RESERVED_1
    CNA_FC_DATA_SIZE0_RESERVED_1.restype = uint32_t
    CNA_FC_DATA_SIZE0_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_FC_DATA_SIZE0_DMA_HEIGHT = _libraries['FIXME_STUB'].CNA_FC_DATA_SIZE0_DMA_HEIGHT
    CNA_FC_DATA_SIZE0_DMA_HEIGHT.restype = uint32_t
    CNA_FC_DATA_SIZE0_DMA_HEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_FC_DATA_SIZE1_RESERVED_0 = _libraries['FIXME_STUB'].CNA_FC_DATA_SIZE1_RESERVED_0
    CNA_FC_DATA_SIZE1_RESERVED_0.restype = uint32_t
    CNA_FC_DATA_SIZE1_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_FC_DATA_SIZE1_DMA_CHANNEL = _libraries['FIXME_STUB'].CNA_FC_DATA_SIZE1_DMA_CHANNEL
    CNA_FC_DATA_SIZE1_DMA_CHANNEL.restype = uint32_t
    CNA_FC_DATA_SIZE1_DMA_CHANNEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CLK_GATE_RESERVED_0 = _libraries['FIXME_STUB'].CNA_CLK_GATE_RESERVED_0
    CNA_CLK_GATE_RESERVED_0.restype = uint32_t
    CNA_CLK_GATE_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CLK_GATE_CBUF_CS_DISABLE_CLKGATE = _libraries['FIXME_STUB'].CNA_CLK_GATE_CBUF_CS_DISABLE_CLKGATE
    CNA_CLK_GATE_CBUF_CS_DISABLE_CLKGATE.restype = uint32_t
    CNA_CLK_GATE_CBUF_CS_DISABLE_CLKGATE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CLK_GATE_RESERVED_1 = _libraries['FIXME_STUB'].CNA_CLK_GATE_RESERVED_1
    CNA_CLK_GATE_RESERVED_1.restype = uint32_t
    CNA_CLK_GATE_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CLK_GATE_CSC_DISABLE_CLKGATE = _libraries['FIXME_STUB'].CNA_CLK_GATE_CSC_DISABLE_CLKGATE
    CNA_CLK_GATE_CSC_DISABLE_CLKGATE.restype = uint32_t
    CNA_CLK_GATE_CSC_DISABLE_CLKGATE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CLK_GATE_CNA_WEIGHT_DISABLE_CLKGATE = _libraries['FIXME_STUB'].CNA_CLK_GATE_CNA_WEIGHT_DISABLE_CLKGATE
    CNA_CLK_GATE_CNA_WEIGHT_DISABLE_CLKGATE.restype = uint32_t
    CNA_CLK_GATE_CNA_WEIGHT_DISABLE_CLKGATE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CLK_GATE_CNA_FEATURE_DISABLE_CLKGATE = _libraries['FIXME_STUB'].CNA_CLK_GATE_CNA_FEATURE_DISABLE_CLKGATE
    CNA_CLK_GATE_CNA_FEATURE_DISABLE_CLKGATE.restype = uint32_t
    CNA_CLK_GATE_CNA_FEATURE_DISABLE_CLKGATE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_CTRL_RESERVED_0 = _libraries['FIXME_STUB'].CNA_DCOMP_CTRL_RESERVED_0
    CNA_DCOMP_CTRL_RESERVED_0.restype = uint32_t
    CNA_DCOMP_CTRL_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_CTRL_WT_DEC_BYPASS = _libraries['FIXME_STUB'].CNA_DCOMP_CTRL_WT_DEC_BYPASS
    CNA_DCOMP_CTRL_WT_DEC_BYPASS.restype = uint32_t
    CNA_DCOMP_CTRL_WT_DEC_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_CTRL_DECOMP_CONTROL = _libraries['FIXME_STUB'].CNA_DCOMP_CTRL_DECOMP_CONTROL
    CNA_DCOMP_CTRL_DECOMP_CONTROL.restype = uint32_t
    CNA_DCOMP_CTRL_DECOMP_CONTROL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_REGNUM_DCOMP_REGNUM = _libraries['FIXME_STUB'].CNA_DCOMP_REGNUM_DCOMP_REGNUM
    CNA_DCOMP_REGNUM_DCOMP_REGNUM.restype = uint32_t
    CNA_DCOMP_REGNUM_DCOMP_REGNUM.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_ADDR0_DECOMPRESS_ADDR0 = _libraries['FIXME_STUB'].CNA_DCOMP_ADDR0_DECOMPRESS_ADDR0
    CNA_DCOMP_ADDR0_DECOMPRESS_ADDR0.restype = uint32_t
    CNA_DCOMP_ADDR0_DECOMPRESS_ADDR0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_AMOUNT0_DCOMP_AMOUNT0 = _libraries['FIXME_STUB'].CNA_DCOMP_AMOUNT0_DCOMP_AMOUNT0
    CNA_DCOMP_AMOUNT0_DCOMP_AMOUNT0.restype = uint32_t
    CNA_DCOMP_AMOUNT0_DCOMP_AMOUNT0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_AMOUNT1_DCOMP_AMOUNT1 = _libraries['FIXME_STUB'].CNA_DCOMP_AMOUNT1_DCOMP_AMOUNT1
    CNA_DCOMP_AMOUNT1_DCOMP_AMOUNT1.restype = uint32_t
    CNA_DCOMP_AMOUNT1_DCOMP_AMOUNT1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_AMOUNT2_DCOMP_AMOUNT2 = _libraries['FIXME_STUB'].CNA_DCOMP_AMOUNT2_DCOMP_AMOUNT2
    CNA_DCOMP_AMOUNT2_DCOMP_AMOUNT2.restype = uint32_t
    CNA_DCOMP_AMOUNT2_DCOMP_AMOUNT2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_AMOUNT3_DCOMP_AMOUNT3 = _libraries['FIXME_STUB'].CNA_DCOMP_AMOUNT3_DCOMP_AMOUNT3
    CNA_DCOMP_AMOUNT3_DCOMP_AMOUNT3.restype = uint32_t
    CNA_DCOMP_AMOUNT3_DCOMP_AMOUNT3.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_AMOUNT4_DCOMP_AMOUNT4 = _libraries['FIXME_STUB'].CNA_DCOMP_AMOUNT4_DCOMP_AMOUNT4
    CNA_DCOMP_AMOUNT4_DCOMP_AMOUNT4.restype = uint32_t
    CNA_DCOMP_AMOUNT4_DCOMP_AMOUNT4.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_AMOUNT5_DCOMP_AMOUNT5 = _libraries['FIXME_STUB'].CNA_DCOMP_AMOUNT5_DCOMP_AMOUNT5
    CNA_DCOMP_AMOUNT5_DCOMP_AMOUNT5.restype = uint32_t
    CNA_DCOMP_AMOUNT5_DCOMP_AMOUNT5.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_AMOUNT6_DCOMP_AMOUNT6 = _libraries['FIXME_STUB'].CNA_DCOMP_AMOUNT6_DCOMP_AMOUNT6
    CNA_DCOMP_AMOUNT6_DCOMP_AMOUNT6.restype = uint32_t
    CNA_DCOMP_AMOUNT6_DCOMP_AMOUNT6.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_AMOUNT7_DCOMP_AMOUNT7 = _libraries['FIXME_STUB'].CNA_DCOMP_AMOUNT7_DCOMP_AMOUNT7
    CNA_DCOMP_AMOUNT7_DCOMP_AMOUNT7.restype = uint32_t
    CNA_DCOMP_AMOUNT7_DCOMP_AMOUNT7.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_AMOUNT8_DCOMP_AMOUNT8 = _libraries['FIXME_STUB'].CNA_DCOMP_AMOUNT8_DCOMP_AMOUNT8
    CNA_DCOMP_AMOUNT8_DCOMP_AMOUNT8.restype = uint32_t
    CNA_DCOMP_AMOUNT8_DCOMP_AMOUNT8.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_AMOUNT9_DCOMP_AMOUNT9 = _libraries['FIXME_STUB'].CNA_DCOMP_AMOUNT9_DCOMP_AMOUNT9
    CNA_DCOMP_AMOUNT9_DCOMP_AMOUNT9.restype = uint32_t
    CNA_DCOMP_AMOUNT9_DCOMP_AMOUNT9.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_AMOUNT10_DCOMP_AMOUNT10 = _libraries['FIXME_STUB'].CNA_DCOMP_AMOUNT10_DCOMP_AMOUNT10
    CNA_DCOMP_AMOUNT10_DCOMP_AMOUNT10.restype = uint32_t
    CNA_DCOMP_AMOUNT10_DCOMP_AMOUNT10.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_AMOUNT11_DCOMP_AMOUNT11 = _libraries['FIXME_STUB'].CNA_DCOMP_AMOUNT11_DCOMP_AMOUNT11
    CNA_DCOMP_AMOUNT11_DCOMP_AMOUNT11.restype = uint32_t
    CNA_DCOMP_AMOUNT11_DCOMP_AMOUNT11.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_AMOUNT12_DCOMP_AMOUNT12 = _libraries['FIXME_STUB'].CNA_DCOMP_AMOUNT12_DCOMP_AMOUNT12
    CNA_DCOMP_AMOUNT12_DCOMP_AMOUNT12.restype = uint32_t
    CNA_DCOMP_AMOUNT12_DCOMP_AMOUNT12.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_AMOUNT13_DCOMP_AMOUNT13 = _libraries['FIXME_STUB'].CNA_DCOMP_AMOUNT13_DCOMP_AMOUNT13
    CNA_DCOMP_AMOUNT13_DCOMP_AMOUNT13.restype = uint32_t
    CNA_DCOMP_AMOUNT13_DCOMP_AMOUNT13.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_AMOUNT14_DCOMP_AMOUNT14 = _libraries['FIXME_STUB'].CNA_DCOMP_AMOUNT14_DCOMP_AMOUNT14
    CNA_DCOMP_AMOUNT14_DCOMP_AMOUNT14.restype = uint32_t
    CNA_DCOMP_AMOUNT14_DCOMP_AMOUNT14.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_DCOMP_AMOUNT15_DCOMP_AMOUNT15 = _libraries['FIXME_STUB'].CNA_DCOMP_AMOUNT15_DCOMP_AMOUNT15
    CNA_DCOMP_AMOUNT15_DCOMP_AMOUNT15.restype = uint32_t
    CNA_DCOMP_AMOUNT15_DCOMP_AMOUNT15.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_CVT_CON5_PER_CHANNEL_CVT_EN = _libraries['FIXME_STUB'].CNA_CVT_CON5_PER_CHANNEL_CVT_EN
    CNA_CVT_CON5_PER_CHANNEL_CVT_EN.restype = uint32_t
    CNA_CVT_CON5_PER_CHANNEL_CVT_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CNA_PAD_CON1_PAD_VALUE = _libraries['FIXME_STUB'].CNA_PAD_CON1_PAD_VALUE
    CNA_PAD_CON1_PAD_VALUE.restype = uint32_t
    CNA_PAD_CON1_PAD_VALUE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_S_STATUS_RESERVED_0 = _libraries['FIXME_STUB'].CORE_S_STATUS_RESERVED_0
    CORE_S_STATUS_RESERVED_0.restype = uint32_t
    CORE_S_STATUS_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_S_STATUS_STATUS_1 = _libraries['FIXME_STUB'].CORE_S_STATUS_STATUS_1
    CORE_S_STATUS_STATUS_1.restype = uint32_t
    CORE_S_STATUS_STATUS_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_S_STATUS_RESERVED_1 = _libraries['FIXME_STUB'].CORE_S_STATUS_RESERVED_1
    CORE_S_STATUS_RESERVED_1.restype = uint32_t
    CORE_S_STATUS_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_S_STATUS_STATUS_0 = _libraries['FIXME_STUB'].CORE_S_STATUS_STATUS_0
    CORE_S_STATUS_STATUS_0.restype = uint32_t
    CORE_S_STATUS_STATUS_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_S_POINTER_RESERVED_0 = _libraries['FIXME_STUB'].CORE_S_POINTER_RESERVED_0
    CORE_S_POINTER_RESERVED_0.restype = uint32_t
    CORE_S_POINTER_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_S_POINTER_EXECUTER = _libraries['FIXME_STUB'].CORE_S_POINTER_EXECUTER
    CORE_S_POINTER_EXECUTER.restype = uint32_t
    CORE_S_POINTER_EXECUTER.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_S_POINTER_RESERVED_1 = _libraries['FIXME_STUB'].CORE_S_POINTER_RESERVED_1
    CORE_S_POINTER_RESERVED_1.restype = uint32_t
    CORE_S_POINTER_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_S_POINTER_EXECUTER_PP_CLEAR = _libraries['FIXME_STUB'].CORE_S_POINTER_EXECUTER_PP_CLEAR
    CORE_S_POINTER_EXECUTER_PP_CLEAR.restype = uint32_t
    CORE_S_POINTER_EXECUTER_PP_CLEAR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_S_POINTER_POINTER_PP_CLEAR = _libraries['FIXME_STUB'].CORE_S_POINTER_POINTER_PP_CLEAR
    CORE_S_POINTER_POINTER_PP_CLEAR.restype = uint32_t
    CORE_S_POINTER_POINTER_PP_CLEAR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_S_POINTER_POINTER_PP_MODE = _libraries['FIXME_STUB'].CORE_S_POINTER_POINTER_PP_MODE
    CORE_S_POINTER_POINTER_PP_MODE.restype = uint32_t
    CORE_S_POINTER_POINTER_PP_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_S_POINTER_EXECUTER_PP_EN = _libraries['FIXME_STUB'].CORE_S_POINTER_EXECUTER_PP_EN
    CORE_S_POINTER_EXECUTER_PP_EN.restype = uint32_t
    CORE_S_POINTER_EXECUTER_PP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_S_POINTER_POINTER_PP_EN = _libraries['FIXME_STUB'].CORE_S_POINTER_POINTER_PP_EN
    CORE_S_POINTER_POINTER_PP_EN.restype = uint32_t
    CORE_S_POINTER_POINTER_PP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_S_POINTER_POINTER = _libraries['FIXME_STUB'].CORE_S_POINTER_POINTER
    CORE_S_POINTER_POINTER.restype = uint32_t
    CORE_S_POINTER_POINTER.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_OPERATION_ENABLE_RESERVED_0 = _libraries['FIXME_STUB'].CORE_OPERATION_ENABLE_RESERVED_0
    CORE_OPERATION_ENABLE_RESERVED_0.restype = uint32_t
    CORE_OPERATION_ENABLE_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_OPERATION_ENABLE_OP_EN = _libraries['FIXME_STUB'].CORE_OPERATION_ENABLE_OP_EN
    CORE_OPERATION_ENABLE_OP_EN.restype = uint32_t
    CORE_OPERATION_ENABLE_OP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_MAC_GATING_RESERVED_0 = _libraries['FIXME_STUB'].CORE_MAC_GATING_RESERVED_0
    CORE_MAC_GATING_RESERVED_0.restype = uint32_t
    CORE_MAC_GATING_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_MAC_GATING_SLCG_OP_EN = _libraries['FIXME_STUB'].CORE_MAC_GATING_SLCG_OP_EN
    CORE_MAC_GATING_SLCG_OP_EN.restype = uint32_t
    CORE_MAC_GATING_SLCG_OP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_MISC_CFG_RESERVED_0 = _libraries['FIXME_STUB'].CORE_MISC_CFG_RESERVED_0
    CORE_MISC_CFG_RESERVED_0.restype = uint32_t
    CORE_MISC_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_MISC_CFG_SOFT_GATING = _libraries['FIXME_STUB'].CORE_MISC_CFG_SOFT_GATING
    CORE_MISC_CFG_SOFT_GATING.restype = uint32_t
    CORE_MISC_CFG_SOFT_GATING.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_MISC_CFG_RESERVED_1 = _libraries['FIXME_STUB'].CORE_MISC_CFG_RESERVED_1
    CORE_MISC_CFG_RESERVED_1.restype = uint32_t
    CORE_MISC_CFG_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_MISC_CFG_PROC_PRECISION = _libraries['FIXME_STUB'].CORE_MISC_CFG_PROC_PRECISION
    CORE_MISC_CFG_PROC_PRECISION.restype = uint32_t
    CORE_MISC_CFG_PROC_PRECISION.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_MISC_CFG_RESERVED_2 = _libraries['FIXME_STUB'].CORE_MISC_CFG_RESERVED_2
    CORE_MISC_CFG_RESERVED_2.restype = uint32_t
    CORE_MISC_CFG_RESERVED_2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_MISC_CFG_DW_EN = _libraries['FIXME_STUB'].CORE_MISC_CFG_DW_EN
    CORE_MISC_CFG_DW_EN.restype = uint32_t
    CORE_MISC_CFG_DW_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_MISC_CFG_QD_EN = _libraries['FIXME_STUB'].CORE_MISC_CFG_QD_EN
    CORE_MISC_CFG_QD_EN.restype = uint32_t
    CORE_MISC_CFG_QD_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_DATAOUT_SIZE_0_DATAOUT_HEIGHT = _libraries['FIXME_STUB'].CORE_DATAOUT_SIZE_0_DATAOUT_HEIGHT
    CORE_DATAOUT_SIZE_0_DATAOUT_HEIGHT.restype = uint32_t
    CORE_DATAOUT_SIZE_0_DATAOUT_HEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_DATAOUT_SIZE_0_DATAOUT_WIDTH = _libraries['FIXME_STUB'].CORE_DATAOUT_SIZE_0_DATAOUT_WIDTH
    CORE_DATAOUT_SIZE_0_DATAOUT_WIDTH.restype = uint32_t
    CORE_DATAOUT_SIZE_0_DATAOUT_WIDTH.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_DATAOUT_SIZE_1_RESERVED_0 = _libraries['FIXME_STUB'].CORE_DATAOUT_SIZE_1_RESERVED_0
    CORE_DATAOUT_SIZE_1_RESERVED_0.restype = uint32_t
    CORE_DATAOUT_SIZE_1_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_DATAOUT_SIZE_1_DATAOUT_CHANNEL = _libraries['FIXME_STUB'].CORE_DATAOUT_SIZE_1_DATAOUT_CHANNEL
    CORE_DATAOUT_SIZE_1_DATAOUT_CHANNEL.restype = uint32_t
    CORE_DATAOUT_SIZE_1_DATAOUT_CHANNEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_CLIP_TRUNCATE_RESERVED_0 = _libraries['FIXME_STUB'].CORE_CLIP_TRUNCATE_RESERVED_0
    CORE_CLIP_TRUNCATE_RESERVED_0.restype = uint32_t
    CORE_CLIP_TRUNCATE_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_CLIP_TRUNCATE_ROUND_TYPE = _libraries['FIXME_STUB'].CORE_CLIP_TRUNCATE_ROUND_TYPE
    CORE_CLIP_TRUNCATE_ROUND_TYPE.restype = uint32_t
    CORE_CLIP_TRUNCATE_ROUND_TYPE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_CLIP_TRUNCATE_RESERVED_1 = _libraries['FIXME_STUB'].CORE_CLIP_TRUNCATE_RESERVED_1
    CORE_CLIP_TRUNCATE_RESERVED_1.restype = uint32_t
    CORE_CLIP_TRUNCATE_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    CORE_CLIP_TRUNCATE_CLIP_TRUNCATE = _libraries['FIXME_STUB'].CORE_CLIP_TRUNCATE_CLIP_TRUNCATE
    CORE_CLIP_TRUNCATE_CLIP_TRUNCATE.restype = uint32_t
    CORE_CLIP_TRUNCATE_CLIP_TRUNCATE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_S_STATUS_RESERVED_0 = _libraries['FIXME_STUB'].DPU_S_STATUS_RESERVED_0
    DPU_S_STATUS_RESERVED_0.restype = uint32_t
    DPU_S_STATUS_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_S_STATUS_STATUS_1 = _libraries['FIXME_STUB'].DPU_S_STATUS_STATUS_1
    DPU_S_STATUS_STATUS_1.restype = uint32_t
    DPU_S_STATUS_STATUS_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_S_STATUS_RESERVED_1 = _libraries['FIXME_STUB'].DPU_S_STATUS_RESERVED_1
    DPU_S_STATUS_RESERVED_1.restype = uint32_t
    DPU_S_STATUS_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_S_STATUS_STATUS_0 = _libraries['FIXME_STUB'].DPU_S_STATUS_STATUS_0
    DPU_S_STATUS_STATUS_0.restype = uint32_t
    DPU_S_STATUS_STATUS_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_S_POINTER_RESERVED_0 = _libraries['FIXME_STUB'].DPU_S_POINTER_RESERVED_0
    DPU_S_POINTER_RESERVED_0.restype = uint32_t
    DPU_S_POINTER_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_S_POINTER_EXECUTER = _libraries['FIXME_STUB'].DPU_S_POINTER_EXECUTER
    DPU_S_POINTER_EXECUTER.restype = uint32_t
    DPU_S_POINTER_EXECUTER.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_S_POINTER_RESERVED_1 = _libraries['FIXME_STUB'].DPU_S_POINTER_RESERVED_1
    DPU_S_POINTER_RESERVED_1.restype = uint32_t
    DPU_S_POINTER_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_S_POINTER_EXECUTER_PP_CLEAR = _libraries['FIXME_STUB'].DPU_S_POINTER_EXECUTER_PP_CLEAR
    DPU_S_POINTER_EXECUTER_PP_CLEAR.restype = uint32_t
    DPU_S_POINTER_EXECUTER_PP_CLEAR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_S_POINTER_POINTER_PP_CLEAR = _libraries['FIXME_STUB'].DPU_S_POINTER_POINTER_PP_CLEAR
    DPU_S_POINTER_POINTER_PP_CLEAR.restype = uint32_t
    DPU_S_POINTER_POINTER_PP_CLEAR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_S_POINTER_POINTER_PP_MODE = _libraries['FIXME_STUB'].DPU_S_POINTER_POINTER_PP_MODE
    DPU_S_POINTER_POINTER_PP_MODE.restype = uint32_t
    DPU_S_POINTER_POINTER_PP_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_S_POINTER_EXECUTER_PP_EN = _libraries['FIXME_STUB'].DPU_S_POINTER_EXECUTER_PP_EN
    DPU_S_POINTER_EXECUTER_PP_EN.restype = uint32_t
    DPU_S_POINTER_EXECUTER_PP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_S_POINTER_POINTER_PP_EN = _libraries['FIXME_STUB'].DPU_S_POINTER_POINTER_PP_EN
    DPU_S_POINTER_POINTER_PP_EN.restype = uint32_t
    DPU_S_POINTER_POINTER_PP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_S_POINTER_POINTER = _libraries['FIXME_STUB'].DPU_S_POINTER_POINTER
    DPU_S_POINTER_POINTER.restype = uint32_t
    DPU_S_POINTER_POINTER.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_OPERATION_ENABLE_RESERVED_0 = _libraries['FIXME_STUB'].DPU_OPERATION_ENABLE_RESERVED_0
    DPU_OPERATION_ENABLE_RESERVED_0.restype = uint32_t
    DPU_OPERATION_ENABLE_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_OPERATION_ENABLE_OP_EN = _libraries['FIXME_STUB'].DPU_OPERATION_ENABLE_OP_EN
    DPU_OPERATION_ENABLE_OP_EN.restype = uint32_t
    DPU_OPERATION_ENABLE_OP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_FEATURE_MODE_CFG_COMB_USE = _libraries['FIXME_STUB'].DPU_FEATURE_MODE_CFG_COMB_USE
    DPU_FEATURE_MODE_CFG_COMB_USE.restype = uint32_t
    DPU_FEATURE_MODE_CFG_COMB_USE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_FEATURE_MODE_CFG_TP_EN = _libraries['FIXME_STUB'].DPU_FEATURE_MODE_CFG_TP_EN
    DPU_FEATURE_MODE_CFG_TP_EN.restype = uint32_t
    DPU_FEATURE_MODE_CFG_TP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_FEATURE_MODE_CFG_RGP_TYPE = _libraries['FIXME_STUB'].DPU_FEATURE_MODE_CFG_RGP_TYPE
    DPU_FEATURE_MODE_CFG_RGP_TYPE.restype = uint32_t
    DPU_FEATURE_MODE_CFG_RGP_TYPE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_FEATURE_MODE_CFG_NONALIGN = _libraries['FIXME_STUB'].DPU_FEATURE_MODE_CFG_NONALIGN
    DPU_FEATURE_MODE_CFG_NONALIGN.restype = uint32_t
    DPU_FEATURE_MODE_CFG_NONALIGN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_FEATURE_MODE_CFG_SURF_LEN = _libraries['FIXME_STUB'].DPU_FEATURE_MODE_CFG_SURF_LEN
    DPU_FEATURE_MODE_CFG_SURF_LEN.restype = uint32_t
    DPU_FEATURE_MODE_CFG_SURF_LEN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_FEATURE_MODE_CFG_BURST_LEN = _libraries['FIXME_STUB'].DPU_FEATURE_MODE_CFG_BURST_LEN
    DPU_FEATURE_MODE_CFG_BURST_LEN.restype = uint32_t
    DPU_FEATURE_MODE_CFG_BURST_LEN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_FEATURE_MODE_CFG_CONV_MODE = _libraries['FIXME_STUB'].DPU_FEATURE_MODE_CFG_CONV_MODE
    DPU_FEATURE_MODE_CFG_CONV_MODE.restype = uint32_t
    DPU_FEATURE_MODE_CFG_CONV_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_FEATURE_MODE_CFG_OUTPUT_MODE = _libraries['FIXME_STUB'].DPU_FEATURE_MODE_CFG_OUTPUT_MODE
    DPU_FEATURE_MODE_CFG_OUTPUT_MODE.restype = uint32_t
    DPU_FEATURE_MODE_CFG_OUTPUT_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_FEATURE_MODE_CFG_FLYING_MODE = _libraries['FIXME_STUB'].DPU_FEATURE_MODE_CFG_FLYING_MODE
    DPU_FEATURE_MODE_CFG_FLYING_MODE.restype = uint32_t
    DPU_FEATURE_MODE_CFG_FLYING_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_FORMAT_OUT_PRECISION = _libraries['FIXME_STUB'].DPU_DATA_FORMAT_OUT_PRECISION
    DPU_DATA_FORMAT_OUT_PRECISION.restype = uint32_t
    DPU_DATA_FORMAT_OUT_PRECISION.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_FORMAT_IN_PRECISION = _libraries['FIXME_STUB'].DPU_DATA_FORMAT_IN_PRECISION
    DPU_DATA_FORMAT_IN_PRECISION.restype = uint32_t
    DPU_DATA_FORMAT_IN_PRECISION.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_FORMAT_EW_TRUNCATE_NEG = _libraries['FIXME_STUB'].DPU_DATA_FORMAT_EW_TRUNCATE_NEG
    DPU_DATA_FORMAT_EW_TRUNCATE_NEG.restype = uint32_t
    DPU_DATA_FORMAT_EW_TRUNCATE_NEG.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_FORMAT_BN_MUL_SHIFT_VALUE_NEG = _libraries['FIXME_STUB'].DPU_DATA_FORMAT_BN_MUL_SHIFT_VALUE_NEG
    DPU_DATA_FORMAT_BN_MUL_SHIFT_VALUE_NEG.restype = uint32_t
    DPU_DATA_FORMAT_BN_MUL_SHIFT_VALUE_NEG.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_FORMAT_BS_MUL_SHIFT_VALUE_NEG = _libraries['FIXME_STUB'].DPU_DATA_FORMAT_BS_MUL_SHIFT_VALUE_NEG
    DPU_DATA_FORMAT_BS_MUL_SHIFT_VALUE_NEG.restype = uint32_t
    DPU_DATA_FORMAT_BS_MUL_SHIFT_VALUE_NEG.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_FORMAT_MC_SURF_OUT = _libraries['FIXME_STUB'].DPU_DATA_FORMAT_MC_SURF_OUT
    DPU_DATA_FORMAT_MC_SURF_OUT.restype = uint32_t
    DPU_DATA_FORMAT_MC_SURF_OUT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_FORMAT_PROC_PRECISION = _libraries['FIXME_STUB'].DPU_DATA_FORMAT_PROC_PRECISION
    DPU_DATA_FORMAT_PROC_PRECISION.restype = uint32_t
    DPU_DATA_FORMAT_PROC_PRECISION.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_OFFSET_PEND_RESERVED_0 = _libraries['FIXME_STUB'].DPU_OFFSET_PEND_RESERVED_0
    DPU_OFFSET_PEND_RESERVED_0.restype = uint32_t
    DPU_OFFSET_PEND_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_OFFSET_PEND_OFFSET_PEND = _libraries['FIXME_STUB'].DPU_OFFSET_PEND_OFFSET_PEND
    DPU_OFFSET_PEND_OFFSET_PEND.restype = uint32_t
    DPU_OFFSET_PEND_OFFSET_PEND.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DST_BASE_ADDR_DST_BASE_ADDR = _libraries['FIXME_STUB'].DPU_DST_BASE_ADDR_DST_BASE_ADDR
    DPU_DST_BASE_ADDR_DST_BASE_ADDR.restype = uint32_t
    DPU_DST_BASE_ADDR_DST_BASE_ADDR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DST_SURF_STRIDE_DST_SURF_STRIDE = _libraries['FIXME_STUB'].DPU_DST_SURF_STRIDE_DST_SURF_STRIDE
    DPU_DST_SURF_STRIDE_DST_SURF_STRIDE.restype = uint32_t
    DPU_DST_SURF_STRIDE_DST_SURF_STRIDE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DST_SURF_STRIDE_RESERVED_0 = _libraries['FIXME_STUB'].DPU_DST_SURF_STRIDE_RESERVED_0
    DPU_DST_SURF_STRIDE_RESERVED_0.restype = uint32_t
    DPU_DST_SURF_STRIDE_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_CUBE_WIDTH_RESERVED_0 = _libraries['FIXME_STUB'].DPU_DATA_CUBE_WIDTH_RESERVED_0
    DPU_DATA_CUBE_WIDTH_RESERVED_0.restype = uint32_t
    DPU_DATA_CUBE_WIDTH_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_CUBE_WIDTH_WIDTH = _libraries['FIXME_STUB'].DPU_DATA_CUBE_WIDTH_WIDTH
    DPU_DATA_CUBE_WIDTH_WIDTH.restype = uint32_t
    DPU_DATA_CUBE_WIDTH_WIDTH.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_CUBE_HEIGHT_RESERVED_0 = _libraries['FIXME_STUB'].DPU_DATA_CUBE_HEIGHT_RESERVED_0
    DPU_DATA_CUBE_HEIGHT_RESERVED_0.restype = uint32_t
    DPU_DATA_CUBE_HEIGHT_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_CUBE_HEIGHT_MINMAX_CTL = _libraries['FIXME_STUB'].DPU_DATA_CUBE_HEIGHT_MINMAX_CTL
    DPU_DATA_CUBE_HEIGHT_MINMAX_CTL.restype = uint32_t
    DPU_DATA_CUBE_HEIGHT_MINMAX_CTL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_CUBE_HEIGHT_RESERVED_1 = _libraries['FIXME_STUB'].DPU_DATA_CUBE_HEIGHT_RESERVED_1
    DPU_DATA_CUBE_HEIGHT_RESERVED_1.restype = uint32_t
    DPU_DATA_CUBE_HEIGHT_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_CUBE_HEIGHT_HEIGHT = _libraries['FIXME_STUB'].DPU_DATA_CUBE_HEIGHT_HEIGHT
    DPU_DATA_CUBE_HEIGHT_HEIGHT.restype = uint32_t
    DPU_DATA_CUBE_HEIGHT_HEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_0 = _libraries['FIXME_STUB'].DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_0
    DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_0.restype = uint32_t
    DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_1 = _libraries['FIXME_STUB'].DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_1
    DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_1.restype = uint32_t
    DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_1 = _libraries['FIXME_STUB'].DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_1
    DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_1.restype = uint32_t
    DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_0 = _libraries['FIXME_STUB'].DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_0
    DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_0.restype = uint32_t
    DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_CUBE_CHANNEL_RESERVED_0 = _libraries['FIXME_STUB'].DPU_DATA_CUBE_CHANNEL_RESERVED_0
    DPU_DATA_CUBE_CHANNEL_RESERVED_0.restype = uint32_t
    DPU_DATA_CUBE_CHANNEL_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_CUBE_CHANNEL_ORIG_CHANNEL = _libraries['FIXME_STUB'].DPU_DATA_CUBE_CHANNEL_ORIG_CHANNEL
    DPU_DATA_CUBE_CHANNEL_ORIG_CHANNEL.restype = uint32_t
    DPU_DATA_CUBE_CHANNEL_ORIG_CHANNEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_CUBE_CHANNEL_RESERVED_1 = _libraries['FIXME_STUB'].DPU_DATA_CUBE_CHANNEL_RESERVED_1
    DPU_DATA_CUBE_CHANNEL_RESERVED_1.restype = uint32_t
    DPU_DATA_CUBE_CHANNEL_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_DATA_CUBE_CHANNEL_CHANNEL = _libraries['FIXME_STUB'].DPU_DATA_CUBE_CHANNEL_CHANNEL
    DPU_DATA_CUBE_CHANNEL_CHANNEL.restype = uint32_t
    DPU_DATA_CUBE_CHANNEL_CHANNEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_CFG_RESERVED_0 = _libraries['FIXME_STUB'].DPU_BS_CFG_RESERVED_0
    DPU_BS_CFG_RESERVED_0.restype = uint32_t
    DPU_BS_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_CFG_BS_ALU_ALGO = _libraries['FIXME_STUB'].DPU_BS_CFG_BS_ALU_ALGO
    DPU_BS_CFG_BS_ALU_ALGO.restype = uint32_t
    DPU_BS_CFG_BS_ALU_ALGO.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_CFG_RESERVED_1 = _libraries['FIXME_STUB'].DPU_BS_CFG_RESERVED_1
    DPU_BS_CFG_RESERVED_1.restype = uint32_t
    DPU_BS_CFG_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_CFG_BS_ALU_SRC = _libraries['FIXME_STUB'].DPU_BS_CFG_BS_ALU_SRC
    DPU_BS_CFG_BS_ALU_SRC.restype = uint32_t
    DPU_BS_CFG_BS_ALU_SRC.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_CFG_BS_RELUX_EN = _libraries['FIXME_STUB'].DPU_BS_CFG_BS_RELUX_EN
    DPU_BS_CFG_BS_RELUX_EN.restype = uint32_t
    DPU_BS_CFG_BS_RELUX_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_CFG_BS_RELU_BYPASS = _libraries['FIXME_STUB'].DPU_BS_CFG_BS_RELU_BYPASS
    DPU_BS_CFG_BS_RELU_BYPASS.restype = uint32_t
    DPU_BS_CFG_BS_RELU_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_CFG_BS_MUL_PRELU = _libraries['FIXME_STUB'].DPU_BS_CFG_BS_MUL_PRELU
    DPU_BS_CFG_BS_MUL_PRELU.restype = uint32_t
    DPU_BS_CFG_BS_MUL_PRELU.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_CFG_BS_MUL_BYPASS = _libraries['FIXME_STUB'].DPU_BS_CFG_BS_MUL_BYPASS
    DPU_BS_CFG_BS_MUL_BYPASS.restype = uint32_t
    DPU_BS_CFG_BS_MUL_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_CFG_RESERVED_2 = _libraries['FIXME_STUB'].DPU_BS_CFG_RESERVED_2
    DPU_BS_CFG_RESERVED_2.restype = uint32_t
    DPU_BS_CFG_RESERVED_2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_CFG_BS_ALU_BYPASS = _libraries['FIXME_STUB'].DPU_BS_CFG_BS_ALU_BYPASS
    DPU_BS_CFG_BS_ALU_BYPASS.restype = uint32_t
    DPU_BS_CFG_BS_ALU_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_CFG_BS_BYPASS = _libraries['FIXME_STUB'].DPU_BS_CFG_BS_BYPASS
    DPU_BS_CFG_BS_BYPASS.restype = uint32_t
    DPU_BS_CFG_BS_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_ALU_CFG_BS_ALU_OPERAND = _libraries['FIXME_STUB'].DPU_BS_ALU_CFG_BS_ALU_OPERAND
    DPU_BS_ALU_CFG_BS_ALU_OPERAND.restype = uint32_t
    DPU_BS_ALU_CFG_BS_ALU_OPERAND.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_MUL_CFG_BS_MUL_OPERAND = _libraries['FIXME_STUB'].DPU_BS_MUL_CFG_BS_MUL_OPERAND
    DPU_BS_MUL_CFG_BS_MUL_OPERAND.restype = uint32_t
    DPU_BS_MUL_CFG_BS_MUL_OPERAND.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_MUL_CFG_RESERVED_0 = _libraries['FIXME_STUB'].DPU_BS_MUL_CFG_RESERVED_0
    DPU_BS_MUL_CFG_RESERVED_0.restype = uint32_t
    DPU_BS_MUL_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_MUL_CFG_BS_MUL_SHIFT_VALUE = _libraries['FIXME_STUB'].DPU_BS_MUL_CFG_BS_MUL_SHIFT_VALUE
    DPU_BS_MUL_CFG_BS_MUL_SHIFT_VALUE.restype = uint32_t
    DPU_BS_MUL_CFG_BS_MUL_SHIFT_VALUE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_MUL_CFG_RESERVED_1 = _libraries['FIXME_STUB'].DPU_BS_MUL_CFG_RESERVED_1
    DPU_BS_MUL_CFG_RESERVED_1.restype = uint32_t
    DPU_BS_MUL_CFG_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_MUL_CFG_BS_TRUNCATE_SRC = _libraries['FIXME_STUB'].DPU_BS_MUL_CFG_BS_TRUNCATE_SRC
    DPU_BS_MUL_CFG_BS_TRUNCATE_SRC.restype = uint32_t
    DPU_BS_MUL_CFG_BS_TRUNCATE_SRC.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_MUL_CFG_BS_MUL_SRC = _libraries['FIXME_STUB'].DPU_BS_MUL_CFG_BS_MUL_SRC
    DPU_BS_MUL_CFG_BS_MUL_SRC.restype = uint32_t
    DPU_BS_MUL_CFG_BS_MUL_SRC.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_RELUX_CMP_VALUE_BS_RELUX_CMP_DAT = _libraries['FIXME_STUB'].DPU_BS_RELUX_CMP_VALUE_BS_RELUX_CMP_DAT
    DPU_BS_RELUX_CMP_VALUE_BS_RELUX_CMP_DAT.restype = uint32_t
    DPU_BS_RELUX_CMP_VALUE_BS_RELUX_CMP_DAT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_OW_CFG_RGP_CNTER = _libraries['FIXME_STUB'].DPU_BS_OW_CFG_RGP_CNTER
    DPU_BS_OW_CFG_RGP_CNTER.restype = uint32_t
    DPU_BS_OW_CFG_RGP_CNTER.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_OW_CFG_TP_ORG_EN = _libraries['FIXME_STUB'].DPU_BS_OW_CFG_TP_ORG_EN
    DPU_BS_OW_CFG_TP_ORG_EN.restype = uint32_t
    DPU_BS_OW_CFG_TP_ORG_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_OW_CFG_RESERVED_0 = _libraries['FIXME_STUB'].DPU_BS_OW_CFG_RESERVED_0
    DPU_BS_OW_CFG_RESERVED_0.restype = uint32_t
    DPU_BS_OW_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_OW_CFG_SIZE_E_2 = _libraries['FIXME_STUB'].DPU_BS_OW_CFG_SIZE_E_2
    DPU_BS_OW_CFG_SIZE_E_2.restype = uint32_t
    DPU_BS_OW_CFG_SIZE_E_2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_OW_CFG_SIZE_E_1 = _libraries['FIXME_STUB'].DPU_BS_OW_CFG_SIZE_E_1
    DPU_BS_OW_CFG_SIZE_E_1.restype = uint32_t
    DPU_BS_OW_CFG_SIZE_E_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_OW_CFG_SIZE_E_0 = _libraries['FIXME_STUB'].DPU_BS_OW_CFG_SIZE_E_0
    DPU_BS_OW_CFG_SIZE_E_0.restype = uint32_t
    DPU_BS_OW_CFG_SIZE_E_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_OW_CFG_OD_BYPASS = _libraries['FIXME_STUB'].DPU_BS_OW_CFG_OD_BYPASS
    DPU_BS_OW_CFG_OD_BYPASS.restype = uint32_t
    DPU_BS_OW_CFG_OD_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_OW_CFG_OW_SRC = _libraries['FIXME_STUB'].DPU_BS_OW_CFG_OW_SRC
    DPU_BS_OW_CFG_OW_SRC.restype = uint32_t
    DPU_BS_OW_CFG_OW_SRC.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_OW_OP_RESERVED_0 = _libraries['FIXME_STUB'].DPU_BS_OW_OP_RESERVED_0
    DPU_BS_OW_OP_RESERVED_0.restype = uint32_t
    DPU_BS_OW_OP_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BS_OW_OP_OW_OP = _libraries['FIXME_STUB'].DPU_BS_OW_OP_OW_OP
    DPU_BS_OW_OP_OW_OP.restype = uint32_t
    DPU_BS_OW_OP_OW_OP.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_WDMA_SIZE_0_RESERVED_0 = _libraries['FIXME_STUB'].DPU_WDMA_SIZE_0_RESERVED_0
    DPU_WDMA_SIZE_0_RESERVED_0.restype = uint32_t
    DPU_WDMA_SIZE_0_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_WDMA_SIZE_0_TP_PRECISION = _libraries['FIXME_STUB'].DPU_WDMA_SIZE_0_TP_PRECISION
    DPU_WDMA_SIZE_0_TP_PRECISION.restype = uint32_t
    DPU_WDMA_SIZE_0_TP_PRECISION.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_WDMA_SIZE_0_SIZE_C_WDMA = _libraries['FIXME_STUB'].DPU_WDMA_SIZE_0_SIZE_C_WDMA
    DPU_WDMA_SIZE_0_SIZE_C_WDMA.restype = uint32_t
    DPU_WDMA_SIZE_0_SIZE_C_WDMA.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_WDMA_SIZE_0_RESERVED_1 = _libraries['FIXME_STUB'].DPU_WDMA_SIZE_0_RESERVED_1
    DPU_WDMA_SIZE_0_RESERVED_1.restype = uint32_t
    DPU_WDMA_SIZE_0_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_WDMA_SIZE_0_CHANNEL_WDMA = _libraries['FIXME_STUB'].DPU_WDMA_SIZE_0_CHANNEL_WDMA
    DPU_WDMA_SIZE_0_CHANNEL_WDMA.restype = uint32_t
    DPU_WDMA_SIZE_0_CHANNEL_WDMA.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_WDMA_SIZE_1_RESERVED_0 = _libraries['FIXME_STUB'].DPU_WDMA_SIZE_1_RESERVED_0
    DPU_WDMA_SIZE_1_RESERVED_0.restype = uint32_t
    DPU_WDMA_SIZE_1_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_WDMA_SIZE_1_HEIGHT_WDMA = _libraries['FIXME_STUB'].DPU_WDMA_SIZE_1_HEIGHT_WDMA
    DPU_WDMA_SIZE_1_HEIGHT_WDMA.restype = uint32_t
    DPU_WDMA_SIZE_1_HEIGHT_WDMA.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_WDMA_SIZE_1_RESERVED_1 = _libraries['FIXME_STUB'].DPU_WDMA_SIZE_1_RESERVED_1
    DPU_WDMA_SIZE_1_RESERVED_1.restype = uint32_t
    DPU_WDMA_SIZE_1_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_WDMA_SIZE_1_WIDTH_WDMA = _libraries['FIXME_STUB'].DPU_WDMA_SIZE_1_WIDTH_WDMA
    DPU_WDMA_SIZE_1_WIDTH_WDMA.restype = uint32_t
    DPU_WDMA_SIZE_1_WIDTH_WDMA.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_CFG_RESERVED_0 = _libraries['FIXME_STUB'].DPU_BN_CFG_RESERVED_0
    DPU_BN_CFG_RESERVED_0.restype = uint32_t
    DPU_BN_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_CFG_BN_ALU_ALGO = _libraries['FIXME_STUB'].DPU_BN_CFG_BN_ALU_ALGO
    DPU_BN_CFG_BN_ALU_ALGO.restype = uint32_t
    DPU_BN_CFG_BN_ALU_ALGO.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_CFG_RESERVED_1 = _libraries['FIXME_STUB'].DPU_BN_CFG_RESERVED_1
    DPU_BN_CFG_RESERVED_1.restype = uint32_t
    DPU_BN_CFG_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_CFG_BN_ALU_SRC = _libraries['FIXME_STUB'].DPU_BN_CFG_BN_ALU_SRC
    DPU_BN_CFG_BN_ALU_SRC.restype = uint32_t
    DPU_BN_CFG_BN_ALU_SRC.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_CFG_BN_RELUX_EN = _libraries['FIXME_STUB'].DPU_BN_CFG_BN_RELUX_EN
    DPU_BN_CFG_BN_RELUX_EN.restype = uint32_t
    DPU_BN_CFG_BN_RELUX_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_CFG_BN_RELU_BYPASS = _libraries['FIXME_STUB'].DPU_BN_CFG_BN_RELU_BYPASS
    DPU_BN_CFG_BN_RELU_BYPASS.restype = uint32_t
    DPU_BN_CFG_BN_RELU_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_CFG_BN_MUL_PRELU = _libraries['FIXME_STUB'].DPU_BN_CFG_BN_MUL_PRELU
    DPU_BN_CFG_BN_MUL_PRELU.restype = uint32_t
    DPU_BN_CFG_BN_MUL_PRELU.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_CFG_BN_MUL_BYPASS = _libraries['FIXME_STUB'].DPU_BN_CFG_BN_MUL_BYPASS
    DPU_BN_CFG_BN_MUL_BYPASS.restype = uint32_t
    DPU_BN_CFG_BN_MUL_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_CFG_RESERVED_2 = _libraries['FIXME_STUB'].DPU_BN_CFG_RESERVED_2
    DPU_BN_CFG_RESERVED_2.restype = uint32_t
    DPU_BN_CFG_RESERVED_2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_CFG_BN_ALU_BYPASS = _libraries['FIXME_STUB'].DPU_BN_CFG_BN_ALU_BYPASS
    DPU_BN_CFG_BN_ALU_BYPASS.restype = uint32_t
    DPU_BN_CFG_BN_ALU_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_CFG_BN_BYPASS = _libraries['FIXME_STUB'].DPU_BN_CFG_BN_BYPASS
    DPU_BN_CFG_BN_BYPASS.restype = uint32_t
    DPU_BN_CFG_BN_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_ALU_CFG_BN_ALU_OPERAND = _libraries['FIXME_STUB'].DPU_BN_ALU_CFG_BN_ALU_OPERAND
    DPU_BN_ALU_CFG_BN_ALU_OPERAND.restype = uint32_t
    DPU_BN_ALU_CFG_BN_ALU_OPERAND.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_MUL_CFG_BN_MUL_OPERAND = _libraries['FIXME_STUB'].DPU_BN_MUL_CFG_BN_MUL_OPERAND
    DPU_BN_MUL_CFG_BN_MUL_OPERAND.restype = uint32_t
    DPU_BN_MUL_CFG_BN_MUL_OPERAND.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_MUL_CFG_RESERVED_0 = _libraries['FIXME_STUB'].DPU_BN_MUL_CFG_RESERVED_0
    DPU_BN_MUL_CFG_RESERVED_0.restype = uint32_t
    DPU_BN_MUL_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_MUL_CFG_BN_MUL_SHIFT_VALUE = _libraries['FIXME_STUB'].DPU_BN_MUL_CFG_BN_MUL_SHIFT_VALUE
    DPU_BN_MUL_CFG_BN_MUL_SHIFT_VALUE.restype = uint32_t
    DPU_BN_MUL_CFG_BN_MUL_SHIFT_VALUE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_MUL_CFG_RESERVED_1 = _libraries['FIXME_STUB'].DPU_BN_MUL_CFG_RESERVED_1
    DPU_BN_MUL_CFG_RESERVED_1.restype = uint32_t
    DPU_BN_MUL_CFG_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_MUL_CFG_BN_TRUNCATE_SRC = _libraries['FIXME_STUB'].DPU_BN_MUL_CFG_BN_TRUNCATE_SRC
    DPU_BN_MUL_CFG_BN_TRUNCATE_SRC.restype = uint32_t
    DPU_BN_MUL_CFG_BN_TRUNCATE_SRC.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_MUL_CFG_BN_MUL_SRC = _libraries['FIXME_STUB'].DPU_BN_MUL_CFG_BN_MUL_SRC
    DPU_BN_MUL_CFG_BN_MUL_SRC.restype = uint32_t
    DPU_BN_MUL_CFG_BN_MUL_SRC.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_BN_RELUX_CMP_VALUE_BN_RELUX_CMP_DAT = _libraries['FIXME_STUB'].DPU_BN_RELUX_CMP_VALUE_BN_RELUX_CMP_DAT
    DPU_BN_RELUX_CMP_VALUE_BN_RELUX_CMP_DAT.restype = uint32_t
    DPU_BN_RELUX_CMP_VALUE_BN_RELUX_CMP_DAT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_EW_CVT_TYPE = _libraries['FIXME_STUB'].DPU_EW_CFG_EW_CVT_TYPE
    DPU_EW_CFG_EW_CVT_TYPE.restype = uint32_t
    DPU_EW_CFG_EW_CVT_TYPE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_EW_CVT_ROUND = _libraries['FIXME_STUB'].DPU_EW_CFG_EW_CVT_ROUND
    DPU_EW_CFG_EW_CVT_ROUND.restype = uint32_t
    DPU_EW_CFG_EW_CVT_ROUND.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_EW_DATA_MODE = _libraries['FIXME_STUB'].DPU_EW_CFG_EW_DATA_MODE
    DPU_EW_CFG_EW_DATA_MODE.restype = uint32_t
    DPU_EW_CFG_EW_DATA_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_RESERVED_0 = _libraries['FIXME_STUB'].DPU_EW_CFG_RESERVED_0
    DPU_EW_CFG_RESERVED_0.restype = uint32_t
    DPU_EW_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_EDATA_SIZE = _libraries['FIXME_STUB'].DPU_EW_CFG_EDATA_SIZE
    DPU_EW_CFG_EDATA_SIZE.restype = uint32_t
    DPU_EW_CFG_EDATA_SIZE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_EW_EQUAL_EN = _libraries['FIXME_STUB'].DPU_EW_CFG_EW_EQUAL_EN
    DPU_EW_CFG_EW_EQUAL_EN.restype = uint32_t
    DPU_EW_CFG_EW_EQUAL_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_EW_BINARY_EN = _libraries['FIXME_STUB'].DPU_EW_CFG_EW_BINARY_EN
    DPU_EW_CFG_EW_BINARY_EN.restype = uint32_t
    DPU_EW_CFG_EW_BINARY_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_EW_ALU_ALGO = _libraries['FIXME_STUB'].DPU_EW_CFG_EW_ALU_ALGO
    DPU_EW_CFG_EW_ALU_ALGO.restype = uint32_t
    DPU_EW_CFG_EW_ALU_ALGO.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_RESERVED_1 = _libraries['FIXME_STUB'].DPU_EW_CFG_RESERVED_1
    DPU_EW_CFG_RESERVED_1.restype = uint32_t
    DPU_EW_CFG_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_EW_RELUX_EN = _libraries['FIXME_STUB'].DPU_EW_CFG_EW_RELUX_EN
    DPU_EW_CFG_EW_RELUX_EN.restype = uint32_t
    DPU_EW_CFG_EW_RELUX_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_EW_RELU_BYPASS = _libraries['FIXME_STUB'].DPU_EW_CFG_EW_RELU_BYPASS
    DPU_EW_CFG_EW_RELU_BYPASS.restype = uint32_t
    DPU_EW_CFG_EW_RELU_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_EW_OP_CVT_BYPASS = _libraries['FIXME_STUB'].DPU_EW_CFG_EW_OP_CVT_BYPASS
    DPU_EW_CFG_EW_OP_CVT_BYPASS.restype = uint32_t
    DPU_EW_CFG_EW_OP_CVT_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_EW_LUT_BYPASS = _libraries['FIXME_STUB'].DPU_EW_CFG_EW_LUT_BYPASS
    DPU_EW_CFG_EW_LUT_BYPASS.restype = uint32_t
    DPU_EW_CFG_EW_LUT_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_EW_OP_SRC = _libraries['FIXME_STUB'].DPU_EW_CFG_EW_OP_SRC
    DPU_EW_CFG_EW_OP_SRC.restype = uint32_t
    DPU_EW_CFG_EW_OP_SRC.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_EW_MUL_PRELU = _libraries['FIXME_STUB'].DPU_EW_CFG_EW_MUL_PRELU
    DPU_EW_CFG_EW_MUL_PRELU.restype = uint32_t
    DPU_EW_CFG_EW_MUL_PRELU.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_RESERVED_2 = _libraries['FIXME_STUB'].DPU_EW_CFG_RESERVED_2
    DPU_EW_CFG_RESERVED_2.restype = uint32_t
    DPU_EW_CFG_RESERVED_2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_EW_OP_TYPE = _libraries['FIXME_STUB'].DPU_EW_CFG_EW_OP_TYPE
    DPU_EW_CFG_EW_OP_TYPE.restype = uint32_t
    DPU_EW_CFG_EW_OP_TYPE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_EW_OP_BYPASS = _libraries['FIXME_STUB'].DPU_EW_CFG_EW_OP_BYPASS
    DPU_EW_CFG_EW_OP_BYPASS.restype = uint32_t
    DPU_EW_CFG_EW_OP_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CFG_EW_BYPASS = _libraries['FIXME_STUB'].DPU_EW_CFG_EW_BYPASS
    DPU_EW_CFG_EW_BYPASS.restype = uint32_t
    DPU_EW_CFG_EW_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CVT_OFFSET_VALUE_EW_OP_CVT_OFFSET = _libraries['FIXME_STUB'].DPU_EW_CVT_OFFSET_VALUE_EW_OP_CVT_OFFSET
    DPU_EW_CVT_OFFSET_VALUE_EW_OP_CVT_OFFSET.restype = uint32_t
    DPU_EW_CVT_OFFSET_VALUE_EW_OP_CVT_OFFSET.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CVT_SCALE_VALUE_EW_TRUNCATE = _libraries['FIXME_STUB'].DPU_EW_CVT_SCALE_VALUE_EW_TRUNCATE
    DPU_EW_CVT_SCALE_VALUE_EW_TRUNCATE.restype = uint32_t
    DPU_EW_CVT_SCALE_VALUE_EW_TRUNCATE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SHIFT = _libraries['FIXME_STUB'].DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SHIFT
    DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SHIFT.restype = uint32_t
    DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SHIFT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SCALE = _libraries['FIXME_STUB'].DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SCALE
    DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SCALE.restype = uint32_t
    DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SCALE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_RELUX_CMP_VALUE_EW_RELUX_CMP_DAT = _libraries['FIXME_STUB'].DPU_EW_RELUX_CMP_VALUE_EW_RELUX_CMP_DAT
    DPU_EW_RELUX_CMP_VALUE_EW_RELUX_CMP_DAT.restype = uint32_t
    DPU_EW_RELUX_CMP_VALUE_EW_RELUX_CMP_DAT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_OUT_CVT_OFFSET_OUT_CVT_OFFSET = _libraries['FIXME_STUB'].DPU_OUT_CVT_OFFSET_OUT_CVT_OFFSET
    DPU_OUT_CVT_OFFSET_OUT_CVT_OFFSET.restype = uint32_t
    DPU_OUT_CVT_OFFSET_OUT_CVT_OFFSET.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_OUT_CVT_SCALE_RESERVED_0 = _libraries['FIXME_STUB'].DPU_OUT_CVT_SCALE_RESERVED_0
    DPU_OUT_CVT_SCALE_RESERVED_0.restype = uint32_t
    DPU_OUT_CVT_SCALE_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_OUT_CVT_SCALE_FP32TOFP16_EN = _libraries['FIXME_STUB'].DPU_OUT_CVT_SCALE_FP32TOFP16_EN
    DPU_OUT_CVT_SCALE_FP32TOFP16_EN.restype = uint32_t
    DPU_OUT_CVT_SCALE_FP32TOFP16_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_OUT_CVT_SCALE_OUT_CVT_SCALE = _libraries['FIXME_STUB'].DPU_OUT_CVT_SCALE_OUT_CVT_SCALE
    DPU_OUT_CVT_SCALE_OUT_CVT_SCALE.restype = uint32_t
    DPU_OUT_CVT_SCALE_OUT_CVT_SCALE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_OUT_CVT_SHIFT_CVT_TYPE = _libraries['FIXME_STUB'].DPU_OUT_CVT_SHIFT_CVT_TYPE
    DPU_OUT_CVT_SHIFT_CVT_TYPE.restype = uint32_t
    DPU_OUT_CVT_SHIFT_CVT_TYPE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_OUT_CVT_SHIFT_CVT_ROUND = _libraries['FIXME_STUB'].DPU_OUT_CVT_SHIFT_CVT_ROUND
    DPU_OUT_CVT_SHIFT_CVT_ROUND.restype = uint32_t
    DPU_OUT_CVT_SHIFT_CVT_ROUND.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_OUT_CVT_SHIFT_RESERVED_0 = _libraries['FIXME_STUB'].DPU_OUT_CVT_SHIFT_RESERVED_0
    DPU_OUT_CVT_SHIFT_RESERVED_0.restype = uint32_t
    DPU_OUT_CVT_SHIFT_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_OUT_CVT_SHIFT_MINUS_EXP = _libraries['FIXME_STUB'].DPU_OUT_CVT_SHIFT_MINUS_EXP
    DPU_OUT_CVT_SHIFT_MINUS_EXP.restype = uint32_t
    DPU_OUT_CVT_SHIFT_MINUS_EXP.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_OUT_CVT_SHIFT_OUT_CVT_SHIFT = _libraries['FIXME_STUB'].DPU_OUT_CVT_SHIFT_OUT_CVT_SHIFT
    DPU_OUT_CVT_SHIFT_OUT_CVT_SHIFT.restype = uint32_t
    DPU_OUT_CVT_SHIFT_OUT_CVT_SHIFT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_OP_VALUE_0_EW_OPERAND_0 = _libraries['FIXME_STUB'].DPU_EW_OP_VALUE_0_EW_OPERAND_0
    DPU_EW_OP_VALUE_0_EW_OPERAND_0.restype = uint32_t
    DPU_EW_OP_VALUE_0_EW_OPERAND_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_OP_VALUE_1_EW_OPERAND_1 = _libraries['FIXME_STUB'].DPU_EW_OP_VALUE_1_EW_OPERAND_1
    DPU_EW_OP_VALUE_1_EW_OPERAND_1.restype = uint32_t
    DPU_EW_OP_VALUE_1_EW_OPERAND_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_OP_VALUE_2_EW_OPERAND_2 = _libraries['FIXME_STUB'].DPU_EW_OP_VALUE_2_EW_OPERAND_2
    DPU_EW_OP_VALUE_2_EW_OPERAND_2.restype = uint32_t
    DPU_EW_OP_VALUE_2_EW_OPERAND_2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_OP_VALUE_3_EW_OPERAND_3 = _libraries['FIXME_STUB'].DPU_EW_OP_VALUE_3_EW_OPERAND_3
    DPU_EW_OP_VALUE_3_EW_OPERAND_3.restype = uint32_t
    DPU_EW_OP_VALUE_3_EW_OPERAND_3.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_OP_VALUE_4_EW_OPERAND_4 = _libraries['FIXME_STUB'].DPU_EW_OP_VALUE_4_EW_OPERAND_4
    DPU_EW_OP_VALUE_4_EW_OPERAND_4.restype = uint32_t
    DPU_EW_OP_VALUE_4_EW_OPERAND_4.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_OP_VALUE_5_EW_OPERAND_5 = _libraries['FIXME_STUB'].DPU_EW_OP_VALUE_5_EW_OPERAND_5
    DPU_EW_OP_VALUE_5_EW_OPERAND_5.restype = uint32_t
    DPU_EW_OP_VALUE_5_EW_OPERAND_5.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_OP_VALUE_6_EW_OPERAND_6 = _libraries['FIXME_STUB'].DPU_EW_OP_VALUE_6_EW_OPERAND_6
    DPU_EW_OP_VALUE_6_EW_OPERAND_6.restype = uint32_t
    DPU_EW_OP_VALUE_6_EW_OPERAND_6.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_EW_OP_VALUE_7_EW_OPERAND_7 = _libraries['FIXME_STUB'].DPU_EW_OP_VALUE_7_EW_OPERAND_7
    DPU_EW_OP_VALUE_7_EW_OPERAND_7.restype = uint32_t
    DPU_EW_OP_VALUE_7_EW_OPERAND_7.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_SURFACE_ADD_SURF_ADD = _libraries['FIXME_STUB'].DPU_SURFACE_ADD_SURF_ADD
    DPU_SURFACE_ADD_SURF_ADD.restype = uint32_t
    DPU_SURFACE_ADD_SURF_ADD.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_SURFACE_ADD_RESERVED_0 = _libraries['FIXME_STUB'].DPU_SURFACE_ADD_RESERVED_0
    DPU_SURFACE_ADD_RESERVED_0.restype = uint32_t
    DPU_SURFACE_ADD_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_ACCESS_CFG_RESERVED_0 = _libraries['FIXME_STUB'].DPU_LUT_ACCESS_CFG_RESERVED_0
    DPU_LUT_ACCESS_CFG_RESERVED_0.restype = uint32_t
    DPU_LUT_ACCESS_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_ACCESS_CFG_LUT_ACCESS_TYPE = _libraries['FIXME_STUB'].DPU_LUT_ACCESS_CFG_LUT_ACCESS_TYPE
    DPU_LUT_ACCESS_CFG_LUT_ACCESS_TYPE.restype = uint32_t
    DPU_LUT_ACCESS_CFG_LUT_ACCESS_TYPE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_ACCESS_CFG_LUT_TABLE_ID = _libraries['FIXME_STUB'].DPU_LUT_ACCESS_CFG_LUT_TABLE_ID
    DPU_LUT_ACCESS_CFG_LUT_TABLE_ID.restype = uint32_t
    DPU_LUT_ACCESS_CFG_LUT_TABLE_ID.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_ACCESS_CFG_RESERVED_1 = _libraries['FIXME_STUB'].DPU_LUT_ACCESS_CFG_RESERVED_1
    DPU_LUT_ACCESS_CFG_RESERVED_1.restype = uint32_t
    DPU_LUT_ACCESS_CFG_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_ACCESS_CFG_LUT_ADDR = _libraries['FIXME_STUB'].DPU_LUT_ACCESS_CFG_LUT_ADDR
    DPU_LUT_ACCESS_CFG_LUT_ADDR.restype = uint32_t
    DPU_LUT_ACCESS_CFG_LUT_ADDR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_ACCESS_DATA_RESERVED_0 = _libraries['FIXME_STUB'].DPU_LUT_ACCESS_DATA_RESERVED_0
    DPU_LUT_ACCESS_DATA_RESERVED_0.restype = uint32_t
    DPU_LUT_ACCESS_DATA_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_ACCESS_DATA_LUT_ACCESS_DATA = _libraries['FIXME_STUB'].DPU_LUT_ACCESS_DATA_LUT_ACCESS_DATA
    DPU_LUT_ACCESS_DATA_LUT_ACCESS_DATA.restype = uint32_t
    DPU_LUT_ACCESS_DATA_LUT_ACCESS_DATA.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_CFG_RESERVED_0 = _libraries['FIXME_STUB'].DPU_LUT_CFG_RESERVED_0
    DPU_LUT_CFG_RESERVED_0.restype = uint32_t
    DPU_LUT_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_CFG_LUT_CAL_SEL = _libraries['FIXME_STUB'].DPU_LUT_CFG_LUT_CAL_SEL
    DPU_LUT_CFG_LUT_CAL_SEL.restype = uint32_t
    DPU_LUT_CFG_LUT_CAL_SEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_CFG_LUT_HYBRID_PRIORITY = _libraries['FIXME_STUB'].DPU_LUT_CFG_LUT_HYBRID_PRIORITY
    DPU_LUT_CFG_LUT_HYBRID_PRIORITY.restype = uint32_t
    DPU_LUT_CFG_LUT_HYBRID_PRIORITY.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_CFG_LUT_OFLOW_PRIORITY = _libraries['FIXME_STUB'].DPU_LUT_CFG_LUT_OFLOW_PRIORITY
    DPU_LUT_CFG_LUT_OFLOW_PRIORITY.restype = uint32_t
    DPU_LUT_CFG_LUT_OFLOW_PRIORITY.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_CFG_LUT_UFLOW_PRIORITY = _libraries['FIXME_STUB'].DPU_LUT_CFG_LUT_UFLOW_PRIORITY
    DPU_LUT_CFG_LUT_UFLOW_PRIORITY.restype = uint32_t
    DPU_LUT_CFG_LUT_UFLOW_PRIORITY.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_CFG_LUT_LO_LE_MUX = _libraries['FIXME_STUB'].DPU_LUT_CFG_LUT_LO_LE_MUX
    DPU_LUT_CFG_LUT_LO_LE_MUX.restype = uint32_t
    DPU_LUT_CFG_LUT_LO_LE_MUX.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_CFG_LUT_EXPAND_EN = _libraries['FIXME_STUB'].DPU_LUT_CFG_LUT_EXPAND_EN
    DPU_LUT_CFG_LUT_EXPAND_EN.restype = uint32_t
    DPU_LUT_CFG_LUT_EXPAND_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_CFG_LUT_ROAD_SEL = _libraries['FIXME_STUB'].DPU_LUT_CFG_LUT_ROAD_SEL
    DPU_LUT_CFG_LUT_ROAD_SEL.restype = uint32_t
    DPU_LUT_CFG_LUT_ROAD_SEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_INFO_RESERVED_0 = _libraries['FIXME_STUB'].DPU_LUT_INFO_RESERVED_0
    DPU_LUT_INFO_RESERVED_0.restype = uint32_t
    DPU_LUT_INFO_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_INFO_LUT_LO_INDEX_SELECT = _libraries['FIXME_STUB'].DPU_LUT_INFO_LUT_LO_INDEX_SELECT
    DPU_LUT_INFO_LUT_LO_INDEX_SELECT.restype = uint32_t
    DPU_LUT_INFO_LUT_LO_INDEX_SELECT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_INFO_LUT_LE_INDEX_SELECT = _libraries['FIXME_STUB'].DPU_LUT_INFO_LUT_LE_INDEX_SELECT
    DPU_LUT_INFO_LUT_LE_INDEX_SELECT.restype = uint32_t
    DPU_LUT_INFO_LUT_LE_INDEX_SELECT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_INFO_RESERVED_1 = _libraries['FIXME_STUB'].DPU_LUT_INFO_RESERVED_1
    DPU_LUT_INFO_RESERVED_1.restype = uint32_t
    DPU_LUT_INFO_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_LE_START_LUT_LE_START = _libraries['FIXME_STUB'].DPU_LUT_LE_START_LUT_LE_START
    DPU_LUT_LE_START_LUT_LE_START.restype = uint32_t
    DPU_LUT_LE_START_LUT_LE_START.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_LE_END_LUT_LE_END = _libraries['FIXME_STUB'].DPU_LUT_LE_END_LUT_LE_END
    DPU_LUT_LE_END_LUT_LE_END.restype = uint32_t
    DPU_LUT_LE_END_LUT_LE_END.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_LO_START_LUT_LO_START = _libraries['FIXME_STUB'].DPU_LUT_LO_START_LUT_LO_START
    DPU_LUT_LO_START_LUT_LO_START.restype = uint32_t
    DPU_LUT_LO_START_LUT_LO_START.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_LO_END_LUT_LO_END = _libraries['FIXME_STUB'].DPU_LUT_LO_END_LUT_LO_END
    DPU_LUT_LO_END_LUT_LO_END.restype = uint32_t
    DPU_LUT_LO_END_LUT_LO_END.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE = _libraries['FIXME_STUB'].DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE
    DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE.restype = uint32_t
    DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE = _libraries['FIXME_STUB'].DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE
    DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE.restype = uint32_t
    DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_LE_SLOPE_SHIFT_RESERVED_0 = _libraries['FIXME_STUB'].DPU_LUT_LE_SLOPE_SHIFT_RESERVED_0
    DPU_LUT_LE_SLOPE_SHIFT_RESERVED_0.restype = uint32_t
    DPU_LUT_LE_SLOPE_SHIFT_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT = _libraries['FIXME_STUB'].DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT
    DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT.restype = uint32_t
    DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT = _libraries['FIXME_STUB'].DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT
    DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT.restype = uint32_t
    DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE = _libraries['FIXME_STUB'].DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE
    DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE.restype = uint32_t
    DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE = _libraries['FIXME_STUB'].DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE
    DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE.restype = uint32_t
    DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_LO_SLOPE_SHIFT_RESERVED_0 = _libraries['FIXME_STUB'].DPU_LUT_LO_SLOPE_SHIFT_RESERVED_0
    DPU_LUT_LO_SLOPE_SHIFT_RESERVED_0.restype = uint32_t
    DPU_LUT_LO_SLOPE_SHIFT_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT = _libraries['FIXME_STUB'].DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT
    DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT.restype = uint32_t
    DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT = _libraries['FIXME_STUB'].DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT
    DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT.restype = uint32_t
    DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_S_STATUS_RESERVED_0 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_S_STATUS_RESERVED_0
    DPU_RDMA_RDMA_S_STATUS_RESERVED_0.restype = uint32_t
    DPU_RDMA_RDMA_S_STATUS_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_S_STATUS_STATUS_1 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_S_STATUS_STATUS_1
    DPU_RDMA_RDMA_S_STATUS_STATUS_1.restype = uint32_t
    DPU_RDMA_RDMA_S_STATUS_STATUS_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_S_STATUS_RESERVED_1 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_S_STATUS_RESERVED_1
    DPU_RDMA_RDMA_S_STATUS_RESERVED_1.restype = uint32_t
    DPU_RDMA_RDMA_S_STATUS_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_S_STATUS_STATUS_0 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_S_STATUS_STATUS_0
    DPU_RDMA_RDMA_S_STATUS_STATUS_0.restype = uint32_t
    DPU_RDMA_RDMA_S_STATUS_STATUS_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_S_POINTER_RESERVED_0 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_S_POINTER_RESERVED_0
    DPU_RDMA_RDMA_S_POINTER_RESERVED_0.restype = uint32_t
    DPU_RDMA_RDMA_S_POINTER_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_S_POINTER_EXECUTER = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_S_POINTER_EXECUTER
    DPU_RDMA_RDMA_S_POINTER_EXECUTER.restype = uint32_t
    DPU_RDMA_RDMA_S_POINTER_EXECUTER.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_S_POINTER_RESERVED_1 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_S_POINTER_RESERVED_1
    DPU_RDMA_RDMA_S_POINTER_RESERVED_1.restype = uint32_t
    DPU_RDMA_RDMA_S_POINTER_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR
    DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR.restype = uint32_t
    DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR
    DPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR.restype = uint32_t
    DPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE
    DPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE.restype = uint32_t
    DPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN
    DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN.restype = uint32_t
    DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN
    DPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN.restype = uint32_t
    DPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_S_POINTER_POINTER = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_S_POINTER_POINTER
    DPU_RDMA_RDMA_S_POINTER_POINTER.restype = uint32_t
    DPU_RDMA_RDMA_S_POINTER_POINTER.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0
    DPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0.restype = uint32_t
    DPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN
    DPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN.restype = uint32_t
    DPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_DATA_CUBE_WIDTH_RESERVED_0 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_DATA_CUBE_WIDTH_RESERVED_0
    DPU_RDMA_RDMA_DATA_CUBE_WIDTH_RESERVED_0.restype = uint32_t
    DPU_RDMA_RDMA_DATA_CUBE_WIDTH_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_DATA_CUBE_WIDTH_WIDTH = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_DATA_CUBE_WIDTH_WIDTH
    DPU_RDMA_RDMA_DATA_CUBE_WIDTH_WIDTH.restype = uint32_t
    DPU_RDMA_RDMA_DATA_CUBE_WIDTH_WIDTH.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_0 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_0
    DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_0.restype = uint32_t
    DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_EW_LINE_NOTCH_ADDR = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_EW_LINE_NOTCH_ADDR
    DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_EW_LINE_NOTCH_ADDR.restype = uint32_t
    DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_EW_LINE_NOTCH_ADDR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_1 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_1
    DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_1.restype = uint32_t
    DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_HEIGHT = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_HEIGHT
    DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_HEIGHT.restype = uint32_t
    DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_HEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_RESERVED_0 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_RESERVED_0
    DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_RESERVED_0.restype = uint32_t
    DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_CHANNEL = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_CHANNEL
    DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_CHANNEL.restype = uint32_t
    DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_CHANNEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR
    DPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR.restype = uint32_t
    DPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_0 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_0
    DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_0.restype = uint32_t
    DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_BRDMA_CFG_BRDMA_DATA_USE = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_BRDMA_CFG_BRDMA_DATA_USE
    DPU_RDMA_RDMA_BRDMA_CFG_BRDMA_DATA_USE.restype = uint32_t
    DPU_RDMA_RDMA_BRDMA_CFG_BRDMA_DATA_USE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_1 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_1
    DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_1.restype = uint32_t
    DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_BS_BASE_ADDR_BS_BASE_ADDR = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_BS_BASE_ADDR_BS_BASE_ADDR
    DPU_RDMA_RDMA_BS_BASE_ADDR_BS_BASE_ADDR.restype = uint32_t
    DPU_RDMA_RDMA_BS_BASE_ADDR_BS_BASE_ADDR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_0 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_0
    DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_0.restype = uint32_t
    DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_NRDMA_CFG_NRDMA_DATA_USE = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_NRDMA_CFG_NRDMA_DATA_USE
    DPU_RDMA_RDMA_NRDMA_CFG_NRDMA_DATA_USE.restype = uint32_t
    DPU_RDMA_RDMA_NRDMA_CFG_NRDMA_DATA_USE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_1 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_1
    DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_1.restype = uint32_t
    DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_BN_BASE_ADDR_BN_BASE_ADDR = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_BN_BASE_ADDR_BN_BASE_ADDR
    DPU_RDMA_RDMA_BN_BASE_ADDR_BN_BASE_ADDR.restype = uint32_t
    DPU_RDMA_RDMA_BN_BASE_ADDR_BN_BASE_ADDR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_MODE = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_MODE
    DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_MODE.restype = uint32_t
    DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_SURF_MODE = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_SURF_MODE
    DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_SURF_MODE.restype = uint32_t
    DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_SURF_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_NONALIGN = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_NONALIGN
    DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_NONALIGN.restype = uint32_t
    DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_NONALIGN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_ERDMA_CFG_RESERVED_0 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_ERDMA_CFG_RESERVED_0
    DPU_RDMA_RDMA_ERDMA_CFG_RESERVED_0.restype = uint32_t
    DPU_RDMA_RDMA_ERDMA_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_SIZE = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_SIZE
    DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_SIZE.restype = uint32_t
    DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_SIZE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_ERDMA_CFG_OV4K_BYPASS = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_ERDMA_CFG_OV4K_BYPASS
    DPU_RDMA_RDMA_ERDMA_CFG_OV4K_BYPASS.restype = uint32_t
    DPU_RDMA_RDMA_ERDMA_CFG_OV4K_BYPASS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DISABLE = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DISABLE
    DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DISABLE.restype = uint32_t
    DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DISABLE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_EW_BASE_ADDR_EW_BASE_ADDR = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_EW_BASE_ADDR_EW_BASE_ADDR
    DPU_RDMA_RDMA_EW_BASE_ADDR_EW_BASE_ADDR.restype = uint32_t
    DPU_RDMA_RDMA_EW_BASE_ADDR_EW_BASE_ADDR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_EW_SURF_STRIDE_EW_SURF_STRIDE = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_EW_SURF_STRIDE_EW_SURF_STRIDE
    DPU_RDMA_RDMA_EW_SURF_STRIDE_EW_SURF_STRIDE.restype = uint32_t
    DPU_RDMA_RDMA_EW_SURF_STRIDE_EW_SURF_STRIDE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_EW_SURF_STRIDE_RESERVED_0 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_EW_SURF_STRIDE_RESERVED_0
    DPU_RDMA_RDMA_EW_SURF_STRIDE_RESERVED_0.restype = uint32_t
    DPU_RDMA_RDMA_EW_SURF_STRIDE_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_RESERVED_0 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_FEATURE_MODE_CFG_RESERVED_0
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_RESERVED_0.restype = uint32_t
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_IN_PRECISION = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_FEATURE_MODE_CFG_IN_PRECISION
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_IN_PRECISION.restype = uint32_t
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_IN_PRECISION.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_BURST_LEN = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_FEATURE_MODE_CFG_BURST_LEN
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_BURST_LEN.restype = uint32_t
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_BURST_LEN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_COMB_USE = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_FEATURE_MODE_CFG_COMB_USE
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_COMB_USE.restype = uint32_t
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_COMB_USE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_PROC_PRECISION = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_FEATURE_MODE_CFG_PROC_PRECISION
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_PROC_PRECISION.restype = uint32_t
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_PROC_PRECISION.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_DISABLE = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_DISABLE
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_DISABLE.restype = uint32_t
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_DISABLE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_FP16TOFP32_EN = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_FP16TOFP32_EN
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_FP16TOFP32_EN.restype = uint32_t
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_FP16TOFP32_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_CONV_MODE = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_FEATURE_MODE_CFG_CONV_MODE
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_CONV_MODE.restype = uint32_t
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_CONV_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_FLYING_MODE = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_FEATURE_MODE_CFG_FLYING_MODE
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_FLYING_MODE.restype = uint32_t
    DPU_RDMA_RDMA_FEATURE_MODE_CFG_FLYING_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_SRC_DMA_CFG_LINE_NOTCH_ADDR = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_SRC_DMA_CFG_LINE_NOTCH_ADDR
    DPU_RDMA_RDMA_SRC_DMA_CFG_LINE_NOTCH_ADDR.restype = uint32_t
    DPU_RDMA_RDMA_SRC_DMA_CFG_LINE_NOTCH_ADDR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_SRC_DMA_CFG_RESERVED_0 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_SRC_DMA_CFG_RESERVED_0
    DPU_RDMA_RDMA_SRC_DMA_CFG_RESERVED_0.restype = uint32_t
    DPU_RDMA_RDMA_SRC_DMA_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_SRC_DMA_CFG_POOLING_METHOD = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_SRC_DMA_CFG_POOLING_METHOD
    DPU_RDMA_RDMA_SRC_DMA_CFG_POOLING_METHOD.restype = uint32_t
    DPU_RDMA_RDMA_SRC_DMA_CFG_POOLING_METHOD.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_SRC_DMA_CFG_UNPOOLING_EN = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_SRC_DMA_CFG_UNPOOLING_EN
    DPU_RDMA_RDMA_SRC_DMA_CFG_UNPOOLING_EN.restype = uint32_t
    DPU_RDMA_RDMA_SRC_DMA_CFG_UNPOOLING_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_HEIGHT = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_HEIGHT
    DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_HEIGHT.restype = uint32_t
    DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_HEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_WIDTH = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_WIDTH
    DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_WIDTH.restype = uint32_t
    DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_WIDTH.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_HEIGHT = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_HEIGHT
    DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_HEIGHT.restype = uint32_t
    DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_HEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_WIDTH = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_WIDTH
    DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_WIDTH.restype = uint32_t
    DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_WIDTH.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_SURF_NOTCH_SURF_NOTCH_ADDR = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_SURF_NOTCH_SURF_NOTCH_ADDR
    DPU_RDMA_RDMA_SURF_NOTCH_SURF_NOTCH_ADDR.restype = uint32_t
    DPU_RDMA_RDMA_SURF_NOTCH_SURF_NOTCH_ADDR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_SURF_NOTCH_RESERVED_0 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_SURF_NOTCH_RESERVED_0
    DPU_RDMA_RDMA_SURF_NOTCH_RESERVED_0.restype = uint32_t
    DPU_RDMA_RDMA_SURF_NOTCH_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_PAD_CFG_PAD_VALUE = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_PAD_CFG_PAD_VALUE
    DPU_RDMA_RDMA_PAD_CFG_PAD_VALUE.restype = uint32_t
    DPU_RDMA_RDMA_PAD_CFG_PAD_VALUE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_PAD_CFG_RESERVED_0 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_PAD_CFG_RESERVED_0
    DPU_RDMA_RDMA_PAD_CFG_RESERVED_0.restype = uint32_t
    DPU_RDMA_RDMA_PAD_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_PAD_CFG_PAD_TOP = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_PAD_CFG_PAD_TOP
    DPU_RDMA_RDMA_PAD_CFG_PAD_TOP.restype = uint32_t
    DPU_RDMA_RDMA_PAD_CFG_PAD_TOP.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_PAD_CFG_RESERVED_1 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_PAD_CFG_RESERVED_1
    DPU_RDMA_RDMA_PAD_CFG_RESERVED_1.restype = uint32_t
    DPU_RDMA_RDMA_PAD_CFG_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_PAD_CFG_PAD_LEFT = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_PAD_CFG_PAD_LEFT
    DPU_RDMA_RDMA_PAD_CFG_PAD_LEFT.restype = uint32_t
    DPU_RDMA_RDMA_PAD_CFG_PAD_LEFT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_WEIGHT_E_WEIGHT = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_WEIGHT_E_WEIGHT
    DPU_RDMA_RDMA_WEIGHT_E_WEIGHT.restype = uint32_t
    DPU_RDMA_RDMA_WEIGHT_E_WEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_WEIGHT_N_WEIGHT = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_WEIGHT_N_WEIGHT
    DPU_RDMA_RDMA_WEIGHT_N_WEIGHT.restype = uint32_t
    DPU_RDMA_RDMA_WEIGHT_N_WEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_WEIGHT_B_WEIGHT = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_WEIGHT_B_WEIGHT
    DPU_RDMA_RDMA_WEIGHT_B_WEIGHT.restype = uint32_t
    DPU_RDMA_RDMA_WEIGHT_B_WEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_WEIGHT_M_WEIGHT = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_WEIGHT_M_WEIGHT
    DPU_RDMA_RDMA_WEIGHT_M_WEIGHT.restype = uint32_t
    DPU_RDMA_RDMA_WEIGHT_M_WEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_EW_SURF_NOTCH_EW_SURF_NOTCH = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_EW_SURF_NOTCH_EW_SURF_NOTCH
    DPU_RDMA_RDMA_EW_SURF_NOTCH_EW_SURF_NOTCH.restype = uint32_t
    DPU_RDMA_RDMA_EW_SURF_NOTCH_EW_SURF_NOTCH.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DPU_RDMA_RDMA_EW_SURF_NOTCH_RESERVED_0 = _libraries['FIXME_STUB'].DPU_RDMA_RDMA_EW_SURF_NOTCH_RESERVED_0
    DPU_RDMA_RDMA_EW_SURF_NOTCH_RESERVED_0.restype = uint32_t
    DPU_RDMA_RDMA_EW_SURF_NOTCH_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_S_STATUS_RESERVED_0 = _libraries['FIXME_STUB'].PPU_S_STATUS_RESERVED_0
    PPU_S_STATUS_RESERVED_0.restype = uint32_t
    PPU_S_STATUS_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_S_STATUS_STATUS_1 = _libraries['FIXME_STUB'].PPU_S_STATUS_STATUS_1
    PPU_S_STATUS_STATUS_1.restype = uint32_t
    PPU_S_STATUS_STATUS_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_S_STATUS_RESERVED_1 = _libraries['FIXME_STUB'].PPU_S_STATUS_RESERVED_1
    PPU_S_STATUS_RESERVED_1.restype = uint32_t
    PPU_S_STATUS_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_S_STATUS_STATUS_0 = _libraries['FIXME_STUB'].PPU_S_STATUS_STATUS_0
    PPU_S_STATUS_STATUS_0.restype = uint32_t
    PPU_S_STATUS_STATUS_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_S_POINTER_RESERVED_0 = _libraries['FIXME_STUB'].PPU_S_POINTER_RESERVED_0
    PPU_S_POINTER_RESERVED_0.restype = uint32_t
    PPU_S_POINTER_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_S_POINTER_EXECUTER = _libraries['FIXME_STUB'].PPU_S_POINTER_EXECUTER
    PPU_S_POINTER_EXECUTER.restype = uint32_t
    PPU_S_POINTER_EXECUTER.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_S_POINTER_RESERVED_1 = _libraries['FIXME_STUB'].PPU_S_POINTER_RESERVED_1
    PPU_S_POINTER_RESERVED_1.restype = uint32_t
    PPU_S_POINTER_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_S_POINTER_EXECUTER_PP_CLEAR = _libraries['FIXME_STUB'].PPU_S_POINTER_EXECUTER_PP_CLEAR
    PPU_S_POINTER_EXECUTER_PP_CLEAR.restype = uint32_t
    PPU_S_POINTER_EXECUTER_PP_CLEAR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_S_POINTER_POINTER_PP_CLEAR = _libraries['FIXME_STUB'].PPU_S_POINTER_POINTER_PP_CLEAR
    PPU_S_POINTER_POINTER_PP_CLEAR.restype = uint32_t
    PPU_S_POINTER_POINTER_PP_CLEAR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_S_POINTER_POINTER_PP_MODE = _libraries['FIXME_STUB'].PPU_S_POINTER_POINTER_PP_MODE
    PPU_S_POINTER_POINTER_PP_MODE.restype = uint32_t
    PPU_S_POINTER_POINTER_PP_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_S_POINTER_EXECUTER_PP_EN = _libraries['FIXME_STUB'].PPU_S_POINTER_EXECUTER_PP_EN
    PPU_S_POINTER_EXECUTER_PP_EN.restype = uint32_t
    PPU_S_POINTER_EXECUTER_PP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_S_POINTER_POINTER_PP_EN = _libraries['FIXME_STUB'].PPU_S_POINTER_POINTER_PP_EN
    PPU_S_POINTER_POINTER_PP_EN.restype = uint32_t
    PPU_S_POINTER_POINTER_PP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_S_POINTER_POINTER = _libraries['FIXME_STUB'].PPU_S_POINTER_POINTER
    PPU_S_POINTER_POINTER.restype = uint32_t
    PPU_S_POINTER_POINTER.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_OPERATION_ENABLE_RESERVED_0 = _libraries['FIXME_STUB'].PPU_OPERATION_ENABLE_RESERVED_0
    PPU_OPERATION_ENABLE_RESERVED_0.restype = uint32_t
    PPU_OPERATION_ENABLE_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_OPERATION_ENABLE_OP_EN = _libraries['FIXME_STUB'].PPU_OPERATION_ENABLE_OP_EN
    PPU_OPERATION_ENABLE_OP_EN.restype = uint32_t
    PPU_OPERATION_ENABLE_OP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DATA_CUBE_IN_WIDTH_RESERVED_0 = _libraries['FIXME_STUB'].PPU_DATA_CUBE_IN_WIDTH_RESERVED_0
    PPU_DATA_CUBE_IN_WIDTH_RESERVED_0.restype = uint32_t
    PPU_DATA_CUBE_IN_WIDTH_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH = _libraries['FIXME_STUB'].PPU_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH
    PPU_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH.restype = uint32_t
    PPU_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DATA_CUBE_IN_HEIGHT_RESERVED_0 = _libraries['FIXME_STUB'].PPU_DATA_CUBE_IN_HEIGHT_RESERVED_0
    PPU_DATA_CUBE_IN_HEIGHT_RESERVED_0.restype = uint32_t
    PPU_DATA_CUBE_IN_HEIGHT_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT = _libraries['FIXME_STUB'].PPU_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT
    PPU_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT.restype = uint32_t
    PPU_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DATA_CUBE_IN_CHANNEL_RESERVED_0 = _libraries['FIXME_STUB'].PPU_DATA_CUBE_IN_CHANNEL_RESERVED_0
    PPU_DATA_CUBE_IN_CHANNEL_RESERVED_0.restype = uint32_t
    PPU_DATA_CUBE_IN_CHANNEL_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL = _libraries['FIXME_STUB'].PPU_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL
    PPU_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL.restype = uint32_t
    PPU_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DATA_CUBE_OUT_WIDTH_RESERVED_0 = _libraries['FIXME_STUB'].PPU_DATA_CUBE_OUT_WIDTH_RESERVED_0
    PPU_DATA_CUBE_OUT_WIDTH_RESERVED_0.restype = uint32_t
    PPU_DATA_CUBE_OUT_WIDTH_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH = _libraries['FIXME_STUB'].PPU_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH
    PPU_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH.restype = uint32_t
    PPU_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DATA_CUBE_OUT_HEIGHT_RESERVED_0 = _libraries['FIXME_STUB'].PPU_DATA_CUBE_OUT_HEIGHT_RESERVED_0
    PPU_DATA_CUBE_OUT_HEIGHT_RESERVED_0.restype = uint32_t
    PPU_DATA_CUBE_OUT_HEIGHT_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT = _libraries['FIXME_STUB'].PPU_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT
    PPU_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT.restype = uint32_t
    PPU_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DATA_CUBE_OUT_CHANNEL_RESERVED_0 = _libraries['FIXME_STUB'].PPU_DATA_CUBE_OUT_CHANNEL_RESERVED_0
    PPU_DATA_CUBE_OUT_CHANNEL_RESERVED_0.restype = uint32_t
    PPU_DATA_CUBE_OUT_CHANNEL_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL = _libraries['FIXME_STUB'].PPU_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL
    PPU_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL.restype = uint32_t
    PPU_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_OPERATION_MODE_CFG_RESERVED_0 = _libraries['FIXME_STUB'].PPU_OPERATION_MODE_CFG_RESERVED_0
    PPU_OPERATION_MODE_CFG_RESERVED_0.restype = uint32_t
    PPU_OPERATION_MODE_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_OPERATION_MODE_CFG_INDEX_EN = _libraries['FIXME_STUB'].PPU_OPERATION_MODE_CFG_INDEX_EN
    PPU_OPERATION_MODE_CFG_INDEX_EN.restype = uint32_t
    PPU_OPERATION_MODE_CFG_INDEX_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_OPERATION_MODE_CFG_RESERVED_1 = _libraries['FIXME_STUB'].PPU_OPERATION_MODE_CFG_RESERVED_1
    PPU_OPERATION_MODE_CFG_RESERVED_1.restype = uint32_t
    PPU_OPERATION_MODE_CFG_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_OPERATION_MODE_CFG_NOTCH_ADDR = _libraries['FIXME_STUB'].PPU_OPERATION_MODE_CFG_NOTCH_ADDR
    PPU_OPERATION_MODE_CFG_NOTCH_ADDR.restype = uint32_t
    PPU_OPERATION_MODE_CFG_NOTCH_ADDR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_OPERATION_MODE_CFG_RESERVED_2 = _libraries['FIXME_STUB'].PPU_OPERATION_MODE_CFG_RESERVED_2
    PPU_OPERATION_MODE_CFG_RESERVED_2.restype = uint32_t
    PPU_OPERATION_MODE_CFG_RESERVED_2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_OPERATION_MODE_CFG_USE_CNT = _libraries['FIXME_STUB'].PPU_OPERATION_MODE_CFG_USE_CNT
    PPU_OPERATION_MODE_CFG_USE_CNT.restype = uint32_t
    PPU_OPERATION_MODE_CFG_USE_CNT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_OPERATION_MODE_CFG_FLYING_MODE = _libraries['FIXME_STUB'].PPU_OPERATION_MODE_CFG_FLYING_MODE
    PPU_OPERATION_MODE_CFG_FLYING_MODE.restype = uint32_t
    PPU_OPERATION_MODE_CFG_FLYING_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_OPERATION_MODE_CFG_RESERVED_3 = _libraries['FIXME_STUB'].PPU_OPERATION_MODE_CFG_RESERVED_3
    PPU_OPERATION_MODE_CFG_RESERVED_3.restype = uint32_t
    PPU_OPERATION_MODE_CFG_RESERVED_3.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_OPERATION_MODE_CFG_POOLING_METHOD = _libraries['FIXME_STUB'].PPU_OPERATION_MODE_CFG_POOLING_METHOD
    PPU_OPERATION_MODE_CFG_POOLING_METHOD.restype = uint32_t
    PPU_OPERATION_MODE_CFG_POOLING_METHOD.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_POOLING_KERNEL_CFG_RESERVED_0 = _libraries['FIXME_STUB'].PPU_POOLING_KERNEL_CFG_RESERVED_0
    PPU_POOLING_KERNEL_CFG_RESERVED_0.restype = uint32_t
    PPU_POOLING_KERNEL_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT = _libraries['FIXME_STUB'].PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT
    PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT.restype = uint32_t
    PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH = _libraries['FIXME_STUB'].PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH
    PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH.restype = uint32_t
    PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_POOLING_KERNEL_CFG_RESERVED_1 = _libraries['FIXME_STUB'].PPU_POOLING_KERNEL_CFG_RESERVED_1
    PPU_POOLING_KERNEL_CFG_RESERVED_1.restype = uint32_t
    PPU_POOLING_KERNEL_CFG_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_POOLING_KERNEL_CFG_KERNEL_HEIGHT = _libraries['FIXME_STUB'].PPU_POOLING_KERNEL_CFG_KERNEL_HEIGHT
    PPU_POOLING_KERNEL_CFG_KERNEL_HEIGHT.restype = uint32_t
    PPU_POOLING_KERNEL_CFG_KERNEL_HEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_POOLING_KERNEL_CFG_RESERVED_2 = _libraries['FIXME_STUB'].PPU_POOLING_KERNEL_CFG_RESERVED_2
    PPU_POOLING_KERNEL_CFG_RESERVED_2.restype = uint32_t
    PPU_POOLING_KERNEL_CFG_RESERVED_2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_POOLING_KERNEL_CFG_KERNEL_WIDTH = _libraries['FIXME_STUB'].PPU_POOLING_KERNEL_CFG_KERNEL_WIDTH
    PPU_POOLING_KERNEL_CFG_KERNEL_WIDTH.restype = uint32_t
    PPU_POOLING_KERNEL_CFG_KERNEL_WIDTH.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RECIP_KERNEL_WIDTH_RESERVED_0 = _libraries['FIXME_STUB'].PPU_RECIP_KERNEL_WIDTH_RESERVED_0
    PPU_RECIP_KERNEL_WIDTH_RESERVED_0.restype = uint32_t
    PPU_RECIP_KERNEL_WIDTH_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH = _libraries['FIXME_STUB'].PPU_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH
    PPU_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH.restype = uint32_t
    PPU_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RECIP_KERNEL_HEIGHT_RESERVED_0 = _libraries['FIXME_STUB'].PPU_RECIP_KERNEL_HEIGHT_RESERVED_0
    PPU_RECIP_KERNEL_HEIGHT_RESERVED_0.restype = uint32_t
    PPU_RECIP_KERNEL_HEIGHT_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT = _libraries['FIXME_STUB'].PPU_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT
    PPU_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT.restype = uint32_t
    PPU_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_POOLING_PADDING_CFG_RESERVED_0 = _libraries['FIXME_STUB'].PPU_POOLING_PADDING_CFG_RESERVED_0
    PPU_POOLING_PADDING_CFG_RESERVED_0.restype = uint32_t
    PPU_POOLING_PADDING_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_POOLING_PADDING_CFG_PAD_BOTTOM = _libraries['FIXME_STUB'].PPU_POOLING_PADDING_CFG_PAD_BOTTOM
    PPU_POOLING_PADDING_CFG_PAD_BOTTOM.restype = uint32_t
    PPU_POOLING_PADDING_CFG_PAD_BOTTOM.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_POOLING_PADDING_CFG_RESERVED_1 = _libraries['FIXME_STUB'].PPU_POOLING_PADDING_CFG_RESERVED_1
    PPU_POOLING_PADDING_CFG_RESERVED_1.restype = uint32_t
    PPU_POOLING_PADDING_CFG_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_POOLING_PADDING_CFG_PAD_RIGHT = _libraries['FIXME_STUB'].PPU_POOLING_PADDING_CFG_PAD_RIGHT
    PPU_POOLING_PADDING_CFG_PAD_RIGHT.restype = uint32_t
    PPU_POOLING_PADDING_CFG_PAD_RIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_POOLING_PADDING_CFG_RESERVED_2 = _libraries['FIXME_STUB'].PPU_POOLING_PADDING_CFG_RESERVED_2
    PPU_POOLING_PADDING_CFG_RESERVED_2.restype = uint32_t
    PPU_POOLING_PADDING_CFG_RESERVED_2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_POOLING_PADDING_CFG_PAD_TOP = _libraries['FIXME_STUB'].PPU_POOLING_PADDING_CFG_PAD_TOP
    PPU_POOLING_PADDING_CFG_PAD_TOP.restype = uint32_t
    PPU_POOLING_PADDING_CFG_PAD_TOP.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_POOLING_PADDING_CFG_RESERVED_3 = _libraries['FIXME_STUB'].PPU_POOLING_PADDING_CFG_RESERVED_3
    PPU_POOLING_PADDING_CFG_RESERVED_3.restype = uint32_t
    PPU_POOLING_PADDING_CFG_RESERVED_3.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_POOLING_PADDING_CFG_PAD_LEFT = _libraries['FIXME_STUB'].PPU_POOLING_PADDING_CFG_PAD_LEFT
    PPU_POOLING_PADDING_CFG_PAD_LEFT.restype = uint32_t
    PPU_POOLING_PADDING_CFG_PAD_LEFT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_PADDING_VALUE_1_CFG_PAD_VALUE_0 = _libraries['FIXME_STUB'].PPU_PADDING_VALUE_1_CFG_PAD_VALUE_0
    PPU_PADDING_VALUE_1_CFG_PAD_VALUE_0.restype = uint32_t
    PPU_PADDING_VALUE_1_CFG_PAD_VALUE_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_PADDING_VALUE_2_CFG_RESERVED_0 = _libraries['FIXME_STUB'].PPU_PADDING_VALUE_2_CFG_RESERVED_0
    PPU_PADDING_VALUE_2_CFG_RESERVED_0.restype = uint32_t
    PPU_PADDING_VALUE_2_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_PADDING_VALUE_2_CFG_PAD_VALUE_1 = _libraries['FIXME_STUB'].PPU_PADDING_VALUE_2_CFG_PAD_VALUE_1
    PPU_PADDING_VALUE_2_CFG_PAD_VALUE_1.restype = uint32_t
    PPU_PADDING_VALUE_2_CFG_PAD_VALUE_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DST_BASE_ADDR_DST_BASE_ADDR = _libraries['FIXME_STUB'].PPU_DST_BASE_ADDR_DST_BASE_ADDR
    PPU_DST_BASE_ADDR_DST_BASE_ADDR.restype = uint32_t
    PPU_DST_BASE_ADDR_DST_BASE_ADDR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DST_BASE_ADDR_RESERVED_0 = _libraries['FIXME_STUB'].PPU_DST_BASE_ADDR_RESERVED_0
    PPU_DST_BASE_ADDR_RESERVED_0.restype = uint32_t
    PPU_DST_BASE_ADDR_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DST_SURF_STRIDE_DST_SURF_STRIDE = _libraries['FIXME_STUB'].PPU_DST_SURF_STRIDE_DST_SURF_STRIDE
    PPU_DST_SURF_STRIDE_DST_SURF_STRIDE.restype = uint32_t
    PPU_DST_SURF_STRIDE_DST_SURF_STRIDE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DST_SURF_STRIDE_RESERVED_0 = _libraries['FIXME_STUB'].PPU_DST_SURF_STRIDE_RESERVED_0
    PPU_DST_SURF_STRIDE_RESERVED_0.restype = uint32_t
    PPU_DST_SURF_STRIDE_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DATA_FORMAT_INDEX_ADD = _libraries['FIXME_STUB'].PPU_DATA_FORMAT_INDEX_ADD
    PPU_DATA_FORMAT_INDEX_ADD.restype = uint32_t
    PPU_DATA_FORMAT_INDEX_ADD.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DATA_FORMAT_DPU_FLYIN = _libraries['FIXME_STUB'].PPU_DATA_FORMAT_DPU_FLYIN
    PPU_DATA_FORMAT_DPU_FLYIN.restype = uint32_t
    PPU_DATA_FORMAT_DPU_FLYIN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_DATA_FORMAT_PROC_PRECISION = _libraries['FIXME_STUB'].PPU_DATA_FORMAT_PROC_PRECISION
    PPU_DATA_FORMAT_PROC_PRECISION.restype = uint32_t
    PPU_DATA_FORMAT_PROC_PRECISION.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_MISC_CTRL_SURF_LEN = _libraries['FIXME_STUB'].PPU_MISC_CTRL_SURF_LEN
    PPU_MISC_CTRL_SURF_LEN.restype = uint32_t
    PPU_MISC_CTRL_SURF_LEN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_MISC_CTRL_RESERVED_0 = _libraries['FIXME_STUB'].PPU_MISC_CTRL_RESERVED_0
    PPU_MISC_CTRL_RESERVED_0.restype = uint32_t
    PPU_MISC_CTRL_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_MISC_CTRL_MC_SURF_OUT = _libraries['FIXME_STUB'].PPU_MISC_CTRL_MC_SURF_OUT
    PPU_MISC_CTRL_MC_SURF_OUT.restype = uint32_t
    PPU_MISC_CTRL_MC_SURF_OUT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_MISC_CTRL_NONALIGN = _libraries['FIXME_STUB'].PPU_MISC_CTRL_NONALIGN
    PPU_MISC_CTRL_NONALIGN.restype = uint32_t
    PPU_MISC_CTRL_NONALIGN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_MISC_CTRL_RESERVED_1 = _libraries['FIXME_STUB'].PPU_MISC_CTRL_RESERVED_1
    PPU_MISC_CTRL_RESERVED_1.restype = uint32_t
    PPU_MISC_CTRL_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_MISC_CTRL_BURST_LEN = _libraries['FIXME_STUB'].PPU_MISC_CTRL_BURST_LEN
    PPU_MISC_CTRL_BURST_LEN.restype = uint32_t
    PPU_MISC_CTRL_BURST_LEN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_S_STATUS_RESERVED_0 = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_S_STATUS_RESERVED_0
    PPU_RDMA_RDMA_S_STATUS_RESERVED_0.restype = uint32_t
    PPU_RDMA_RDMA_S_STATUS_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_S_STATUS_STATUS_1 = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_S_STATUS_STATUS_1
    PPU_RDMA_RDMA_S_STATUS_STATUS_1.restype = uint32_t
    PPU_RDMA_RDMA_S_STATUS_STATUS_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_S_STATUS_RESERVED_1 = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_S_STATUS_RESERVED_1
    PPU_RDMA_RDMA_S_STATUS_RESERVED_1.restype = uint32_t
    PPU_RDMA_RDMA_S_STATUS_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_S_STATUS_STATUS_0 = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_S_STATUS_STATUS_0
    PPU_RDMA_RDMA_S_STATUS_STATUS_0.restype = uint32_t
    PPU_RDMA_RDMA_S_STATUS_STATUS_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_S_POINTER_RESERVED_0 = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_S_POINTER_RESERVED_0
    PPU_RDMA_RDMA_S_POINTER_RESERVED_0.restype = uint32_t
    PPU_RDMA_RDMA_S_POINTER_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_S_POINTER_EXECUTER = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_S_POINTER_EXECUTER
    PPU_RDMA_RDMA_S_POINTER_EXECUTER.restype = uint32_t
    PPU_RDMA_RDMA_S_POINTER_EXECUTER.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_S_POINTER_RESERVED_1 = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_S_POINTER_RESERVED_1
    PPU_RDMA_RDMA_S_POINTER_RESERVED_1.restype = uint32_t
    PPU_RDMA_RDMA_S_POINTER_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR
    PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR.restype = uint32_t
    PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR
    PPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR.restype = uint32_t
    PPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE
    PPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE.restype = uint32_t
    PPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN
    PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN.restype = uint32_t
    PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN
    PPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN.restype = uint32_t
    PPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_S_POINTER_POINTER = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_S_POINTER_POINTER
    PPU_RDMA_RDMA_S_POINTER_POINTER.restype = uint32_t
    PPU_RDMA_RDMA_S_POINTER_POINTER.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0 = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0
    PPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0.restype = uint32_t
    PPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN
    PPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN.restype = uint32_t
    PPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_CUBE_IN_WIDTH_RESERVED_0 = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_CUBE_IN_WIDTH_RESERVED_0
    PPU_RDMA_RDMA_CUBE_IN_WIDTH_RESERVED_0.restype = uint32_t
    PPU_RDMA_RDMA_CUBE_IN_WIDTH_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_CUBE_IN_WIDTH_CUBE_IN_WIDTH = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_CUBE_IN_WIDTH_CUBE_IN_WIDTH
    PPU_RDMA_RDMA_CUBE_IN_WIDTH_CUBE_IN_WIDTH.restype = uint32_t
    PPU_RDMA_RDMA_CUBE_IN_WIDTH_CUBE_IN_WIDTH.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_CUBE_IN_HEIGHT_RESERVED_0 = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_CUBE_IN_HEIGHT_RESERVED_0
    PPU_RDMA_RDMA_CUBE_IN_HEIGHT_RESERVED_0.restype = uint32_t
    PPU_RDMA_RDMA_CUBE_IN_HEIGHT_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT
    PPU_RDMA_RDMA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT.restype = uint32_t
    PPU_RDMA_RDMA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_CUBE_IN_CHANNEL_RESERVED_0 = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_CUBE_IN_CHANNEL_RESERVED_0
    PPU_RDMA_RDMA_CUBE_IN_CHANNEL_RESERVED_0.restype = uint32_t
    PPU_RDMA_RDMA_CUBE_IN_CHANNEL_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL
    PPU_RDMA_RDMA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL.restype = uint32_t
    PPU_RDMA_RDMA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR
    PPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR.restype = uint32_t
    PPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_SRC_LINE_STRIDE_SRC_LINE_STRIDE = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_SRC_LINE_STRIDE_SRC_LINE_STRIDE
    PPU_RDMA_RDMA_SRC_LINE_STRIDE_SRC_LINE_STRIDE.restype = uint32_t
    PPU_RDMA_RDMA_SRC_LINE_STRIDE_SRC_LINE_STRIDE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_SRC_LINE_STRIDE_RESERVED_0 = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_SRC_LINE_STRIDE_RESERVED_0
    PPU_RDMA_RDMA_SRC_LINE_STRIDE_RESERVED_0.restype = uint32_t
    PPU_RDMA_RDMA_SRC_LINE_STRIDE_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_SRC_SURF_STRIDE_SRC_SURF_STRIDE = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_SRC_SURF_STRIDE_SRC_SURF_STRIDE
    PPU_RDMA_RDMA_SRC_SURF_STRIDE_SRC_SURF_STRIDE.restype = uint32_t
    PPU_RDMA_RDMA_SRC_SURF_STRIDE_SRC_SURF_STRIDE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_SRC_SURF_STRIDE_RESERVED_0 = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_SRC_SURF_STRIDE_RESERVED_0
    PPU_RDMA_RDMA_SRC_SURF_STRIDE_RESERVED_0.restype = uint32_t
    PPU_RDMA_RDMA_SRC_SURF_STRIDE_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_DATA_FORMAT_RESERVED_0 = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_DATA_FORMAT_RESERVED_0
    PPU_RDMA_RDMA_DATA_FORMAT_RESERVED_0.restype = uint32_t
    PPU_RDMA_RDMA_DATA_FORMAT_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    PPU_RDMA_RDMA_DATA_FORMAT_IN_PRECISION = _libraries['FIXME_STUB'].PPU_RDMA_RDMA_DATA_FORMAT_IN_PRECISION
    PPU_RDMA_RDMA_DATA_FORMAT_IN_PRECISION.restype = uint32_t
    PPU_RDMA_RDMA_DATA_FORMAT_IN_PRECISION.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_OUTSTANDING_RESERVED_0 = _libraries['FIXME_STUB'].DDMA_CFG_OUTSTANDING_RESERVED_0
    DDMA_CFG_OUTSTANDING_RESERVED_0.restype = uint32_t
    DDMA_CFG_OUTSTANDING_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_OUTSTANDING_WR_OS_CNT = _libraries['FIXME_STUB'].DDMA_CFG_OUTSTANDING_WR_OS_CNT
    DDMA_CFG_OUTSTANDING_WR_OS_CNT.restype = uint32_t
    DDMA_CFG_OUTSTANDING_WR_OS_CNT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_OUTSTANDING_RD_OS_CNT = _libraries['FIXME_STUB'].DDMA_CFG_OUTSTANDING_RD_OS_CNT
    DDMA_CFG_OUTSTANDING_RD_OS_CNT.restype = uint32_t
    DDMA_CFG_OUTSTANDING_RD_OS_CNT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_RD_WEIGHT_0_RD_WEIGHT_PDP = _libraries['FIXME_STUB'].DDMA_RD_WEIGHT_0_RD_WEIGHT_PDP
    DDMA_RD_WEIGHT_0_RD_WEIGHT_PDP.restype = uint32_t
    DDMA_RD_WEIGHT_0_RD_WEIGHT_PDP.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_RD_WEIGHT_0_RD_WEIGHT_DPU = _libraries['FIXME_STUB'].DDMA_RD_WEIGHT_0_RD_WEIGHT_DPU
    DDMA_RD_WEIGHT_0_RD_WEIGHT_DPU.restype = uint32_t
    DDMA_RD_WEIGHT_0_RD_WEIGHT_DPU.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL = _libraries['FIXME_STUB'].DDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL
    DDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL.restype = uint32_t
    DDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE = _libraries['FIXME_STUB'].DDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE
    DDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE.restype = uint32_t
    DDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_WR_WEIGHT_0_RESERVED_0 = _libraries['FIXME_STUB'].DDMA_WR_WEIGHT_0_RESERVED_0
    DDMA_WR_WEIGHT_0_RESERVED_0.restype = uint32_t
    DDMA_WR_WEIGHT_0_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_WR_WEIGHT_0_WR_WEIGHT_PDP = _libraries['FIXME_STUB'].DDMA_WR_WEIGHT_0_WR_WEIGHT_PDP
    DDMA_WR_WEIGHT_0_WR_WEIGHT_PDP.restype = uint32_t
    DDMA_WR_WEIGHT_0_WR_WEIGHT_PDP.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_WR_WEIGHT_0_WR_WEIGHT_DPU = _libraries['FIXME_STUB'].DDMA_WR_WEIGHT_0_WR_WEIGHT_DPU
    DDMA_WR_WEIGHT_0_WR_WEIGHT_DPU.restype = uint32_t
    DDMA_WR_WEIGHT_0_WR_WEIGHT_DPU.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_ID_ERROR_RESERVED_0 = _libraries['FIXME_STUB'].DDMA_CFG_ID_ERROR_RESERVED_0
    DDMA_CFG_ID_ERROR_RESERVED_0.restype = uint32_t
    DDMA_CFG_ID_ERROR_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_ID_ERROR_WR_RESP_ID = _libraries['FIXME_STUB'].DDMA_CFG_ID_ERROR_WR_RESP_ID
    DDMA_CFG_ID_ERROR_WR_RESP_ID.restype = uint32_t
    DDMA_CFG_ID_ERROR_WR_RESP_ID.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_ID_ERROR_RESERVED_1 = _libraries['FIXME_STUB'].DDMA_CFG_ID_ERROR_RESERVED_1
    DDMA_CFG_ID_ERROR_RESERVED_1.restype = uint32_t
    DDMA_CFG_ID_ERROR_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_ID_ERROR_RD_RESP_ID = _libraries['FIXME_STUB'].DDMA_CFG_ID_ERROR_RD_RESP_ID
    DDMA_CFG_ID_ERROR_RD_RESP_ID.restype = uint32_t
    DDMA_CFG_ID_ERROR_RD_RESP_ID.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_RD_WEIGHT_1_RESERVED_0 = _libraries['FIXME_STUB'].DDMA_RD_WEIGHT_1_RESERVED_0
    DDMA_RD_WEIGHT_1_RESERVED_0.restype = uint32_t
    DDMA_RD_WEIGHT_1_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_RD_WEIGHT_1_RD_WEIGHT_PC = _libraries['FIXME_STUB'].DDMA_RD_WEIGHT_1_RD_WEIGHT_PC
    DDMA_RD_WEIGHT_1_RD_WEIGHT_PC.restype = uint32_t
    DDMA_RD_WEIGHT_1_RD_WEIGHT_PC.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_FIFO_CLR_RESERVED_0 = _libraries['FIXME_STUB'].DDMA_CFG_DMA_FIFO_CLR_RESERVED_0
    DDMA_CFG_DMA_FIFO_CLR_RESERVED_0.restype = uint32_t
    DDMA_CFG_DMA_FIFO_CLR_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR = _libraries['FIXME_STUB'].DDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR
    DDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR.restype = uint32_t
    DDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_ARB_RESERVED_0 = _libraries['FIXME_STUB'].DDMA_CFG_DMA_ARB_RESERVED_0
    DDMA_CFG_DMA_ARB_RESERVED_0.restype = uint32_t
    DDMA_CFG_DMA_ARB_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_ARB_WR_ARBIT_MODEL = _libraries['FIXME_STUB'].DDMA_CFG_DMA_ARB_WR_ARBIT_MODEL
    DDMA_CFG_DMA_ARB_WR_ARBIT_MODEL.restype = uint32_t
    DDMA_CFG_DMA_ARB_WR_ARBIT_MODEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_ARB_RD_ARBIT_MODEL = _libraries['FIXME_STUB'].DDMA_CFG_DMA_ARB_RD_ARBIT_MODEL
    DDMA_CFG_DMA_ARB_RD_ARBIT_MODEL.restype = uint32_t
    DDMA_CFG_DMA_ARB_RD_ARBIT_MODEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_ARB_RESERVED_1 = _libraries['FIXME_STUB'].DDMA_CFG_DMA_ARB_RESERVED_1
    DDMA_CFG_DMA_ARB_RESERVED_1.restype = uint32_t
    DDMA_CFG_DMA_ARB_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_ARB_WR_FIX_ARB = _libraries['FIXME_STUB'].DDMA_CFG_DMA_ARB_WR_FIX_ARB
    DDMA_CFG_DMA_ARB_WR_FIX_ARB.restype = uint32_t
    DDMA_CFG_DMA_ARB_WR_FIX_ARB.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_ARB_RESERVED_2 = _libraries['FIXME_STUB'].DDMA_CFG_DMA_ARB_RESERVED_2
    DDMA_CFG_DMA_ARB_RESERVED_2.restype = uint32_t
    DDMA_CFG_DMA_ARB_RESERVED_2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_ARB_RD_FIX_ARB = _libraries['FIXME_STUB'].DDMA_CFG_DMA_ARB_RD_FIX_ARB
    DDMA_CFG_DMA_ARB_RD_FIX_ARB.restype = uint32_t
    DDMA_CFG_DMA_ARB_RD_FIX_ARB.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_RD_QOS_RESERVED_0 = _libraries['FIXME_STUB'].DDMA_CFG_DMA_RD_QOS_RESERVED_0
    DDMA_CFG_DMA_RD_QOS_RESERVED_0.restype = uint32_t
    DDMA_CFG_DMA_RD_QOS_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_RD_QOS_RD_PC_QOS = _libraries['FIXME_STUB'].DDMA_CFG_DMA_RD_QOS_RD_PC_QOS
    DDMA_CFG_DMA_RD_QOS_RD_PC_QOS.restype = uint32_t
    DDMA_CFG_DMA_RD_QOS_RD_PC_QOS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_RD_QOS_RD_PPU_QOS = _libraries['FIXME_STUB'].DDMA_CFG_DMA_RD_QOS_RD_PPU_QOS
    DDMA_CFG_DMA_RD_QOS_RD_PPU_QOS.restype = uint32_t
    DDMA_CFG_DMA_RD_QOS_RD_PPU_QOS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_RD_QOS_RD_DPU_QOS = _libraries['FIXME_STUB'].DDMA_CFG_DMA_RD_QOS_RD_DPU_QOS
    DDMA_CFG_DMA_RD_QOS_RD_DPU_QOS.restype = uint32_t
    DDMA_CFG_DMA_RD_QOS_RD_DPU_QOS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS = _libraries['FIXME_STUB'].DDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS
    DDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS.restype = uint32_t
    DDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS = _libraries['FIXME_STUB'].DDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS
    DDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS.restype = uint32_t
    DDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_RD_CFG_RESERVED_0 = _libraries['FIXME_STUB'].DDMA_CFG_DMA_RD_CFG_RESERVED_0
    DDMA_CFG_DMA_RD_CFG_RESERVED_0.restype = uint32_t
    DDMA_CFG_DMA_RD_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_RD_CFG_RD_ARLOCK = _libraries['FIXME_STUB'].DDMA_CFG_DMA_RD_CFG_RD_ARLOCK
    DDMA_CFG_DMA_RD_CFG_RD_ARLOCK.restype = uint32_t
    DDMA_CFG_DMA_RD_CFG_RD_ARLOCK.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_RD_CFG_RD_ARCACHE = _libraries['FIXME_STUB'].DDMA_CFG_DMA_RD_CFG_RD_ARCACHE
    DDMA_CFG_DMA_RD_CFG_RD_ARCACHE.restype = uint32_t
    DDMA_CFG_DMA_RD_CFG_RD_ARCACHE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_RD_CFG_RD_ARPROT = _libraries['FIXME_STUB'].DDMA_CFG_DMA_RD_CFG_RD_ARPROT
    DDMA_CFG_DMA_RD_CFG_RD_ARPROT.restype = uint32_t
    DDMA_CFG_DMA_RD_CFG_RD_ARPROT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_RD_CFG_RD_ARBURST = _libraries['FIXME_STUB'].DDMA_CFG_DMA_RD_CFG_RD_ARBURST
    DDMA_CFG_DMA_RD_CFG_RD_ARBURST.restype = uint32_t
    DDMA_CFG_DMA_RD_CFG_RD_ARBURST.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_RD_CFG_RD_ARSIZE = _libraries['FIXME_STUB'].DDMA_CFG_DMA_RD_CFG_RD_ARSIZE
    DDMA_CFG_DMA_RD_CFG_RD_ARSIZE.restype = uint32_t
    DDMA_CFG_DMA_RD_CFG_RD_ARSIZE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_WR_CFG_RESERVED_0 = _libraries['FIXME_STUB'].DDMA_CFG_DMA_WR_CFG_RESERVED_0
    DDMA_CFG_DMA_WR_CFG_RESERVED_0.restype = uint32_t
    DDMA_CFG_DMA_WR_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_WR_CFG_WR_AWLOCK = _libraries['FIXME_STUB'].DDMA_CFG_DMA_WR_CFG_WR_AWLOCK
    DDMA_CFG_DMA_WR_CFG_WR_AWLOCK.restype = uint32_t
    DDMA_CFG_DMA_WR_CFG_WR_AWLOCK.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_WR_CFG_WR_AWCACHE = _libraries['FIXME_STUB'].DDMA_CFG_DMA_WR_CFG_WR_AWCACHE
    DDMA_CFG_DMA_WR_CFG_WR_AWCACHE.restype = uint32_t
    DDMA_CFG_DMA_WR_CFG_WR_AWCACHE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_WR_CFG_WR_AWPROT = _libraries['FIXME_STUB'].DDMA_CFG_DMA_WR_CFG_WR_AWPROT
    DDMA_CFG_DMA_WR_CFG_WR_AWPROT.restype = uint32_t
    DDMA_CFG_DMA_WR_CFG_WR_AWPROT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_WR_CFG_WR_AWBURST = _libraries['FIXME_STUB'].DDMA_CFG_DMA_WR_CFG_WR_AWBURST
    DDMA_CFG_DMA_WR_CFG_WR_AWBURST.restype = uint32_t
    DDMA_CFG_DMA_WR_CFG_WR_AWBURST.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_WR_CFG_WR_AWSIZE = _libraries['FIXME_STUB'].DDMA_CFG_DMA_WR_CFG_WR_AWSIZE
    DDMA_CFG_DMA_WR_CFG_WR_AWSIZE.restype = uint32_t
    DDMA_CFG_DMA_WR_CFG_WR_AWSIZE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_DMA_WSTRB_WR_WSTRB = _libraries['FIXME_STUB'].DDMA_CFG_DMA_WSTRB_WR_WSTRB
    DDMA_CFG_DMA_WSTRB_WR_WSTRB.restype = uint32_t
    DDMA_CFG_DMA_WSTRB_WR_WSTRB.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_STATUS_RESERVED_0 = _libraries['FIXME_STUB'].DDMA_CFG_STATUS_RESERVED_0
    DDMA_CFG_STATUS_RESERVED_0.restype = uint32_t
    DDMA_CFG_STATUS_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_STATUS_IDEL = _libraries['FIXME_STUB'].DDMA_CFG_STATUS_IDEL
    DDMA_CFG_STATUS_IDEL.restype = uint32_t
    DDMA_CFG_STATUS_IDEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    DDMA_CFG_STATUS_RESERVED_1 = _libraries['FIXME_STUB'].DDMA_CFG_STATUS_RESERVED_1
    DDMA_CFG_STATUS_RESERVED_1.restype = uint32_t
    DDMA_CFG_STATUS_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_OUTSTANDING_RESERVED_0 = _libraries['FIXME_STUB'].SDMA_CFG_OUTSTANDING_RESERVED_0
    SDMA_CFG_OUTSTANDING_RESERVED_0.restype = uint32_t
    SDMA_CFG_OUTSTANDING_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_OUTSTANDING_WR_OS_CNT = _libraries['FIXME_STUB'].SDMA_CFG_OUTSTANDING_WR_OS_CNT
    SDMA_CFG_OUTSTANDING_WR_OS_CNT.restype = uint32_t
    SDMA_CFG_OUTSTANDING_WR_OS_CNT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_OUTSTANDING_RD_OS_CNT = _libraries['FIXME_STUB'].SDMA_CFG_OUTSTANDING_RD_OS_CNT
    SDMA_CFG_OUTSTANDING_RD_OS_CNT.restype = uint32_t
    SDMA_CFG_OUTSTANDING_RD_OS_CNT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_RD_WEIGHT_0_RD_WEIGHT_PDP = _libraries['FIXME_STUB'].SDMA_RD_WEIGHT_0_RD_WEIGHT_PDP
    SDMA_RD_WEIGHT_0_RD_WEIGHT_PDP.restype = uint32_t
    SDMA_RD_WEIGHT_0_RD_WEIGHT_PDP.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_RD_WEIGHT_0_RD_WEIGHT_DPU = _libraries['FIXME_STUB'].SDMA_RD_WEIGHT_0_RD_WEIGHT_DPU
    SDMA_RD_WEIGHT_0_RD_WEIGHT_DPU.restype = uint32_t
    SDMA_RD_WEIGHT_0_RD_WEIGHT_DPU.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL = _libraries['FIXME_STUB'].SDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL
    SDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL.restype = uint32_t
    SDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE = _libraries['FIXME_STUB'].SDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE
    SDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE.restype = uint32_t
    SDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_WR_WEIGHT_0_RESERVED_0 = _libraries['FIXME_STUB'].SDMA_WR_WEIGHT_0_RESERVED_0
    SDMA_WR_WEIGHT_0_RESERVED_0.restype = uint32_t
    SDMA_WR_WEIGHT_0_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_WR_WEIGHT_0_WR_WEIGHT_PDP = _libraries['FIXME_STUB'].SDMA_WR_WEIGHT_0_WR_WEIGHT_PDP
    SDMA_WR_WEIGHT_0_WR_WEIGHT_PDP.restype = uint32_t
    SDMA_WR_WEIGHT_0_WR_WEIGHT_PDP.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_WR_WEIGHT_0_WR_WEIGHT_DPU = _libraries['FIXME_STUB'].SDMA_WR_WEIGHT_0_WR_WEIGHT_DPU
    SDMA_WR_WEIGHT_0_WR_WEIGHT_DPU.restype = uint32_t
    SDMA_WR_WEIGHT_0_WR_WEIGHT_DPU.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_ID_ERROR_RESERVED_0 = _libraries['FIXME_STUB'].SDMA_CFG_ID_ERROR_RESERVED_0
    SDMA_CFG_ID_ERROR_RESERVED_0.restype = uint32_t
    SDMA_CFG_ID_ERROR_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_ID_ERROR_WR_RESP_ID = _libraries['FIXME_STUB'].SDMA_CFG_ID_ERROR_WR_RESP_ID
    SDMA_CFG_ID_ERROR_WR_RESP_ID.restype = uint32_t
    SDMA_CFG_ID_ERROR_WR_RESP_ID.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_ID_ERROR_RESERVED_1 = _libraries['FIXME_STUB'].SDMA_CFG_ID_ERROR_RESERVED_1
    SDMA_CFG_ID_ERROR_RESERVED_1.restype = uint32_t
    SDMA_CFG_ID_ERROR_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_ID_ERROR_RD_RESP_ID = _libraries['FIXME_STUB'].SDMA_CFG_ID_ERROR_RD_RESP_ID
    SDMA_CFG_ID_ERROR_RD_RESP_ID.restype = uint32_t
    SDMA_CFG_ID_ERROR_RD_RESP_ID.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_RD_WEIGHT_1_RESERVED_0 = _libraries['FIXME_STUB'].SDMA_RD_WEIGHT_1_RESERVED_0
    SDMA_RD_WEIGHT_1_RESERVED_0.restype = uint32_t
    SDMA_RD_WEIGHT_1_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_RD_WEIGHT_1_RD_WEIGHT_PC = _libraries['FIXME_STUB'].SDMA_RD_WEIGHT_1_RD_WEIGHT_PC
    SDMA_RD_WEIGHT_1_RD_WEIGHT_PC.restype = uint32_t
    SDMA_RD_WEIGHT_1_RD_WEIGHT_PC.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_FIFO_CLR_RESERVED_0 = _libraries['FIXME_STUB'].SDMA_CFG_DMA_FIFO_CLR_RESERVED_0
    SDMA_CFG_DMA_FIFO_CLR_RESERVED_0.restype = uint32_t
    SDMA_CFG_DMA_FIFO_CLR_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR = _libraries['FIXME_STUB'].SDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR
    SDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR.restype = uint32_t
    SDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_ARB_RESERVED_0 = _libraries['FIXME_STUB'].SDMA_CFG_DMA_ARB_RESERVED_0
    SDMA_CFG_DMA_ARB_RESERVED_0.restype = uint32_t
    SDMA_CFG_DMA_ARB_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_ARB_WR_ARBIT_MODEL = _libraries['FIXME_STUB'].SDMA_CFG_DMA_ARB_WR_ARBIT_MODEL
    SDMA_CFG_DMA_ARB_WR_ARBIT_MODEL.restype = uint32_t
    SDMA_CFG_DMA_ARB_WR_ARBIT_MODEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_ARB_RD_ARBIT_MODEL = _libraries['FIXME_STUB'].SDMA_CFG_DMA_ARB_RD_ARBIT_MODEL
    SDMA_CFG_DMA_ARB_RD_ARBIT_MODEL.restype = uint32_t
    SDMA_CFG_DMA_ARB_RD_ARBIT_MODEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_ARB_RESERVED_1 = _libraries['FIXME_STUB'].SDMA_CFG_DMA_ARB_RESERVED_1
    SDMA_CFG_DMA_ARB_RESERVED_1.restype = uint32_t
    SDMA_CFG_DMA_ARB_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_ARB_WR_FIX_ARB = _libraries['FIXME_STUB'].SDMA_CFG_DMA_ARB_WR_FIX_ARB
    SDMA_CFG_DMA_ARB_WR_FIX_ARB.restype = uint32_t
    SDMA_CFG_DMA_ARB_WR_FIX_ARB.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_ARB_RESERVED_2 = _libraries['FIXME_STUB'].SDMA_CFG_DMA_ARB_RESERVED_2
    SDMA_CFG_DMA_ARB_RESERVED_2.restype = uint32_t
    SDMA_CFG_DMA_ARB_RESERVED_2.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_ARB_RD_FIX_ARB = _libraries['FIXME_STUB'].SDMA_CFG_DMA_ARB_RD_FIX_ARB
    SDMA_CFG_DMA_ARB_RD_FIX_ARB.restype = uint32_t
    SDMA_CFG_DMA_ARB_RD_FIX_ARB.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_RD_QOS_RESERVED_0 = _libraries['FIXME_STUB'].SDMA_CFG_DMA_RD_QOS_RESERVED_0
    SDMA_CFG_DMA_RD_QOS_RESERVED_0.restype = uint32_t
    SDMA_CFG_DMA_RD_QOS_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_RD_QOS_RD_PC_QOS = _libraries['FIXME_STUB'].SDMA_CFG_DMA_RD_QOS_RD_PC_QOS
    SDMA_CFG_DMA_RD_QOS_RD_PC_QOS.restype = uint32_t
    SDMA_CFG_DMA_RD_QOS_RD_PC_QOS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_RD_QOS_RD_PPU_QOS = _libraries['FIXME_STUB'].SDMA_CFG_DMA_RD_QOS_RD_PPU_QOS
    SDMA_CFG_DMA_RD_QOS_RD_PPU_QOS.restype = uint32_t
    SDMA_CFG_DMA_RD_QOS_RD_PPU_QOS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_RD_QOS_RD_DPU_QOS = _libraries['FIXME_STUB'].SDMA_CFG_DMA_RD_QOS_RD_DPU_QOS
    SDMA_CFG_DMA_RD_QOS_RD_DPU_QOS.restype = uint32_t
    SDMA_CFG_DMA_RD_QOS_RD_DPU_QOS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS = _libraries['FIXME_STUB'].SDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS
    SDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS.restype = uint32_t
    SDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS = _libraries['FIXME_STUB'].SDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS
    SDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS.restype = uint32_t
    SDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_RD_CFG_RESERVED_0 = _libraries['FIXME_STUB'].SDMA_CFG_DMA_RD_CFG_RESERVED_0
    SDMA_CFG_DMA_RD_CFG_RESERVED_0.restype = uint32_t
    SDMA_CFG_DMA_RD_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_RD_CFG_RD_ARLOCK = _libraries['FIXME_STUB'].SDMA_CFG_DMA_RD_CFG_RD_ARLOCK
    SDMA_CFG_DMA_RD_CFG_RD_ARLOCK.restype = uint32_t
    SDMA_CFG_DMA_RD_CFG_RD_ARLOCK.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_RD_CFG_RD_ARCACHE = _libraries['FIXME_STUB'].SDMA_CFG_DMA_RD_CFG_RD_ARCACHE
    SDMA_CFG_DMA_RD_CFG_RD_ARCACHE.restype = uint32_t
    SDMA_CFG_DMA_RD_CFG_RD_ARCACHE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_RD_CFG_RD_ARPROT = _libraries['FIXME_STUB'].SDMA_CFG_DMA_RD_CFG_RD_ARPROT
    SDMA_CFG_DMA_RD_CFG_RD_ARPROT.restype = uint32_t
    SDMA_CFG_DMA_RD_CFG_RD_ARPROT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_RD_CFG_RD_ARBURST = _libraries['FIXME_STUB'].SDMA_CFG_DMA_RD_CFG_RD_ARBURST
    SDMA_CFG_DMA_RD_CFG_RD_ARBURST.restype = uint32_t
    SDMA_CFG_DMA_RD_CFG_RD_ARBURST.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_RD_CFG_RD_ARSIZE = _libraries['FIXME_STUB'].SDMA_CFG_DMA_RD_CFG_RD_ARSIZE
    SDMA_CFG_DMA_RD_CFG_RD_ARSIZE.restype = uint32_t
    SDMA_CFG_DMA_RD_CFG_RD_ARSIZE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_WR_CFG_RESERVED_0 = _libraries['FIXME_STUB'].SDMA_CFG_DMA_WR_CFG_RESERVED_0
    SDMA_CFG_DMA_WR_CFG_RESERVED_0.restype = uint32_t
    SDMA_CFG_DMA_WR_CFG_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_WR_CFG_WR_AWLOCK = _libraries['FIXME_STUB'].SDMA_CFG_DMA_WR_CFG_WR_AWLOCK
    SDMA_CFG_DMA_WR_CFG_WR_AWLOCK.restype = uint32_t
    SDMA_CFG_DMA_WR_CFG_WR_AWLOCK.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_WR_CFG_WR_AWCACHE = _libraries['FIXME_STUB'].SDMA_CFG_DMA_WR_CFG_WR_AWCACHE
    SDMA_CFG_DMA_WR_CFG_WR_AWCACHE.restype = uint32_t
    SDMA_CFG_DMA_WR_CFG_WR_AWCACHE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_WR_CFG_WR_AWPROT = _libraries['FIXME_STUB'].SDMA_CFG_DMA_WR_CFG_WR_AWPROT
    SDMA_CFG_DMA_WR_CFG_WR_AWPROT.restype = uint32_t
    SDMA_CFG_DMA_WR_CFG_WR_AWPROT.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_WR_CFG_WR_AWBURST = _libraries['FIXME_STUB'].SDMA_CFG_DMA_WR_CFG_WR_AWBURST
    SDMA_CFG_DMA_WR_CFG_WR_AWBURST.restype = uint32_t
    SDMA_CFG_DMA_WR_CFG_WR_AWBURST.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_WR_CFG_WR_AWSIZE = _libraries['FIXME_STUB'].SDMA_CFG_DMA_WR_CFG_WR_AWSIZE
    SDMA_CFG_DMA_WR_CFG_WR_AWSIZE.restype = uint32_t
    SDMA_CFG_DMA_WR_CFG_WR_AWSIZE.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_DMA_WSTRB_WR_WSTRB = _libraries['FIXME_STUB'].SDMA_CFG_DMA_WSTRB_WR_WSTRB
    SDMA_CFG_DMA_WSTRB_WR_WSTRB.restype = uint32_t
    SDMA_CFG_DMA_WSTRB_WR_WSTRB.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_STATUS_RESERVED_0 = _libraries['FIXME_STUB'].SDMA_CFG_STATUS_RESERVED_0
    SDMA_CFG_STATUS_RESERVED_0.restype = uint32_t
    SDMA_CFG_STATUS_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_STATUS_IDEL = _libraries['FIXME_STUB'].SDMA_CFG_STATUS_IDEL
    SDMA_CFG_STATUS_IDEL.restype = uint32_t
    SDMA_CFG_STATUS_IDEL.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    SDMA_CFG_STATUS_RESERVED_1 = _libraries['FIXME_STUB'].SDMA_CFG_STATUS_RESERVED_1
    SDMA_CFG_STATUS_RESERVED_1.restype = uint32_t
    SDMA_CFG_STATUS_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    GLOBAL_OPERATION_ENABLE_RESERVED_0 = _libraries['FIXME_STUB'].GLOBAL_OPERATION_ENABLE_RESERVED_0
    GLOBAL_OPERATION_ENABLE_RESERVED_0.restype = uint32_t
    GLOBAL_OPERATION_ENABLE_RESERVED_0.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    GLOBAL_OPERATION_ENABLE_PPU_RDMA_OP_EN = _libraries['FIXME_STUB'].GLOBAL_OPERATION_ENABLE_PPU_RDMA_OP_EN
    GLOBAL_OPERATION_ENABLE_PPU_RDMA_OP_EN.restype = uint32_t
    GLOBAL_OPERATION_ENABLE_PPU_RDMA_OP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    GLOBAL_OPERATION_ENABLE_PPU_OP_EN = _libraries['FIXME_STUB'].GLOBAL_OPERATION_ENABLE_PPU_OP_EN
    GLOBAL_OPERATION_ENABLE_PPU_OP_EN.restype = uint32_t
    GLOBAL_OPERATION_ENABLE_PPU_OP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    GLOBAL_OPERATION_ENABLE_DPU_RDMA_OP_EN = _libraries['FIXME_STUB'].GLOBAL_OPERATION_ENABLE_DPU_RDMA_OP_EN
    GLOBAL_OPERATION_ENABLE_DPU_RDMA_OP_EN.restype = uint32_t
    GLOBAL_OPERATION_ENABLE_DPU_RDMA_OP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    GLOBAL_OPERATION_ENABLE_DPU_OP_EN = _libraries['FIXME_STUB'].GLOBAL_OPERATION_ENABLE_DPU_OP_EN
    GLOBAL_OPERATION_ENABLE_DPU_OP_EN.restype = uint32_t
    GLOBAL_OPERATION_ENABLE_DPU_OP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    GLOBAL_OPERATION_ENABLE_CORE_OP_EN = _libraries['FIXME_STUB'].GLOBAL_OPERATION_ENABLE_CORE_OP_EN
    GLOBAL_OPERATION_ENABLE_CORE_OP_EN.restype = uint32_t
    GLOBAL_OPERATION_ENABLE_CORE_OP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    GLOBAL_OPERATION_ENABLE_RESERVED_1 = _libraries['FIXME_STUB'].GLOBAL_OPERATION_ENABLE_RESERVED_1
    GLOBAL_OPERATION_ENABLE_RESERVED_1.restype = uint32_t
    GLOBAL_OPERATION_ENABLE_RESERVED_1.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    GLOBAL_OPERATION_ENABLE_CNA_OP_EN = _libraries['FIXME_STUB'].GLOBAL_OPERATION_ENABLE_CNA_OP_EN
    GLOBAL_OPERATION_ENABLE_CNA_OP_EN.restype = uint32_t
    GLOBAL_OPERATION_ENABLE_CNA_OP_EN.argtypes = [uint32_t]
except AttributeError:
    pass
try:
    rkt_get_target = _libraries['FIXME_STUB'].rkt_get_target
    rkt_get_target.restype = uint32_t
    rkt_get_target.argtypes = [uint32_t]
except AttributeError:
    pass
_DRM_MODE_H = True # macro
_DRM_H_ = True # macro
DRM_NAME = "drm" # macro
DRM_MIN_ORDER = 5 # macro
DRM_MAX_ORDER = 22 # macro
DRM_RAM_PERCENT = 10 # macro
_DRM_LOCK_HELD = 0x80000000 # macro
_DRM_LOCK_CONT = 0x40000000 # macro
def _DRM_LOCK_IS_HELD(lock):  # macro
   return ((lock)&0x80000000)
def _DRM_LOCK_IS_CONT(lock):  # macro
   return ((lock)&0x40000000)
def _DRM_LOCKING_CONTEXT(lock):  # macro
   return ((lock)&~(0x80000000|0x40000000))
_DRM_VBLANK_HIGH_CRTC_SHIFT = 1 # macro
_DRM_PRE_MODESET = 1 # macro
_DRM_POST_MODESET = 2 # macro
DRM_CAP_DUMB_BUFFER = 0x1 # macro
DRM_CAP_VBLANK_HIGH_CRTC = 0x2 # macro
DRM_CAP_DUMB_PREFERRED_DEPTH = 0x3 # macro
DRM_CAP_DUMB_PREFER_SHADOW = 0x4 # macro
DRM_CAP_PRIME = 0x5 # macro
DRM_PRIME_CAP_IMPORT = 0x1 # macro
DRM_PRIME_CAP_EXPORT = 0x2 # macro
DRM_CAP_TIMESTAMP_MONOTONIC = 0x6 # macro
DRM_CAP_ASYNC_PAGE_FLIP = 0x7 # macro
DRM_CAP_CURSOR_WIDTH = 0x8 # macro
DRM_CAP_CURSOR_HEIGHT = 0x9 # macro
DRM_CAP_ADDFB2_MODIFIERS = 0x10 # macro
DRM_CAP_PAGE_FLIP_TARGET = 0x11 # macro
DRM_CAP_CRTC_IN_VBLANK_EVENT = 0x12 # macro
DRM_CAP_SYNCOBJ = 0x13 # macro
DRM_CLIENT_CAP_STEREO_3D = 1 # macro
DRM_CLIENT_CAP_UNIVERSAL_PLANES = 2 # macro
DRM_CLIENT_CAP_ATOMIC = 3 # macro
DRM_CLIENT_CAP_ASPECT_RATIO = 4 # macro
DRM_CLIENT_CAP_WRITEBACK_CONNECTORS = 5 # macro
# DRM_RDWR = O_RDWR # macro
# DRM_CLOEXEC = O_CLOEXEC # macro
DRM_SYNCOBJ_CREATE_SIGNALED = (1<<0) # macro
DRM_SYNCOBJ_FD_TO_HANDLE_FLAGS_IMPORT_SYNC_FILE = (1<<0) # macro
DRM_SYNCOBJ_HANDLE_TO_FD_FLAGS_EXPORT_SYNC_FILE = (1<<0) # macro
DRM_SYNCOBJ_WAIT_FLAGS_WAIT_ALL = (1<<0) # macro
DRM_SYNCOBJ_WAIT_FLAGS_WAIT_FOR_SUBMIT = (1<<1) # macro
DRM_CRTC_SEQUENCE_RELATIVE = 0x00000001 # macro
DRM_CRTC_SEQUENCE_NEXT_ON_MISS = 0x00000002 # macro
DRM_IOCTL_BASE = 'd' # macro
def DRM_IO(nr):  # macro
   return _IO('d',nr)
def DRM_IOR(nr, type):  # macro
   return _IOR('d',nr,type)
def DRM_IOW(nr, type):  # macro
   return _IOW('d',nr,type)
def DRM_IOWR(nr, type):  # macro
   return _IOWR('d',nr,type)
DRM_IOCTL_SET_MASTER = DRM_IO ( 0x1e ) # macro
DRM_IOCTL_DROP_MASTER = DRM_IO ( 0x1f ) # macro
DRM_IOCTL_AGP_ACQUIRE = DRM_IO ( 0x30 ) # macro
DRM_IOCTL_AGP_RELEASE = DRM_IO ( 0x31 ) # macro
# DRM_IOCTL_WAIT_VBLANK = DRM_IOWR ( 0x3a , drm_wait_vblank ) # macro
DRM_COMMAND_BASE = 0x40 # macro
DRM_COMMAND_END = 0xA0 # macro
DRM_EVENT_VBLANK = 0x01 # macro
DRM_EVENT_FLIP_COMPLETE = 0x02 # macro
DRM_EVENT_CRTC_SEQUENCE = 0x03 # macro
DRM_DISPLAY_INFO_LEN = 32 # macro
DRM_CONNECTOR_NAME_LEN = 32 # macro
DRM_DISPLAY_MODE_LEN = 32 # macro
DRM_PROP_NAME_LEN = 32 # macro
DRM_MODE_TYPE_BUILTIN = (1<<0) # macro
DRM_MODE_TYPE_CLOCK_C = ((1<<1)|(1<<0)) # macro
DRM_MODE_TYPE_CRTC_C = ((1<<2)|(1<<0)) # macro
DRM_MODE_TYPE_PREFERRED = (1<<3) # macro
DRM_MODE_TYPE_DEFAULT = (1<<4) # macro
DRM_MODE_TYPE_USERDEF = (1<<5) # macro
DRM_MODE_TYPE_DRIVER = (1<<6) # macro
DRM_MODE_TYPE_ALL = ((1<<3)|(1<<5)|(1<<6)) # macro
DRM_MODE_FLAG_PHSYNC = (1<<0) # macro
DRM_MODE_FLAG_NHSYNC = (1<<1) # macro
DRM_MODE_FLAG_PVSYNC = (1<<2) # macro
DRM_MODE_FLAG_NVSYNC = (1<<3) # macro
DRM_MODE_FLAG_INTERLACE = (1<<4) # macro
DRM_MODE_FLAG_DBLSCAN = (1<<5) # macro
DRM_MODE_FLAG_CSYNC = (1<<6) # macro
DRM_MODE_FLAG_PCSYNC = (1<<7) # macro
DRM_MODE_FLAG_NCSYNC = (1<<8) # macro
DRM_MODE_FLAG_HSKEW = (1<<9) # macro
DRM_MODE_FLAG_BCAST = (1<<10) # macro
DRM_MODE_FLAG_PIXMUX = (1<<11) # macro
DRM_MODE_FLAG_DBLCLK = (1<<12) # macro
DRM_MODE_FLAG_CLKDIV2 = (1<<13) # macro
DRM_MODE_FLAG_3D_MASK = (0x1f<<14) # macro
DRM_MODE_FLAG_3D_NONE = (0<<14) # macro
DRM_MODE_FLAG_3D_FRAME_PACKING = (1<<14) # macro
DRM_MODE_FLAG_3D_FIELD_ALTERNATIVE = (2<<14) # macro
DRM_MODE_FLAG_3D_LINE_ALTERNATIVE = (3<<14) # macro
DRM_MODE_FLAG_3D_SIDE_BY_SIDE_FULL = (4<<14) # macro
DRM_MODE_FLAG_3D_L_DEPTH = (5<<14) # macro
DRM_MODE_FLAG_3D_L_DEPTH_GFX_GFX_DEPTH = (6<<14) # macro
DRM_MODE_FLAG_3D_TOP_AND_BOTTOM = (7<<14) # macro
DRM_MODE_FLAG_3D_SIDE_BY_SIDE_HALF = (8<<14) # macro
DRM_MODE_PICTURE_ASPECT_NONE = 0 # macro
DRM_MODE_PICTURE_ASPECT_4_3 = 1 # macro
DRM_MODE_PICTURE_ASPECT_16_9 = 2 # macro
DRM_MODE_PICTURE_ASPECT_64_27 = 3 # macro
DRM_MODE_PICTURE_ASPECT_256_135 = 4 # macro
DRM_MODE_CONTENT_TYPE_NO_DATA = 0 # macro
DRM_MODE_CONTENT_TYPE_GRAPHICS = 1 # macro
DRM_MODE_CONTENT_TYPE_PHOTO = 2 # macro
DRM_MODE_CONTENT_TYPE_CINEMA = 3 # macro
DRM_MODE_CONTENT_TYPE_GAME = 4 # macro
DRM_MODE_FLAG_PIC_AR_MASK = (0x0F<<19) # macro
DRM_MODE_FLAG_PIC_AR_NONE = (0<<19) # macro
DRM_MODE_FLAG_PIC_AR_4_3 = (1<<19) # macro
DRM_MODE_FLAG_PIC_AR_16_9 = (2<<19) # macro
DRM_MODE_FLAG_PIC_AR_64_27 = (3<<19) # macro
DRM_MODE_FLAG_PIC_AR_256_135 = (4<<19) # macro
DRM_MODE_FLAG_ALL = ((1<<0)|(1<<1)|(1<<2)|(1<<3)|(1<<4)|(1<<5)|(1<<6)|(1<<7)|(1<<8)|(1<<9)|(1<<12)|(1<<13)|(0x1f<<14)) # macro
DRM_MODE_DPMS_ON = 0 # macro
DRM_MODE_DPMS_STANDBY = 1 # macro
DRM_MODE_DPMS_SUSPEND = 2 # macro
DRM_MODE_DPMS_OFF = 3 # macro
DRM_MODE_SCALE_NONE = 0 # macro
DRM_MODE_SCALE_FULLSCREEN = 1 # macro
DRM_MODE_SCALE_CENTER = 2 # macro
DRM_MODE_SCALE_ASPECT = 3 # macro
DRM_MODE_DITHERING_OFF = 0 # macro
DRM_MODE_DITHERING_ON = 1 # macro
DRM_MODE_DITHERING_AUTO = 2 # macro
DRM_MODE_DIRTY_OFF = 0 # macro
DRM_MODE_DIRTY_ON = 1 # macro
DRM_MODE_DIRTY_ANNOTATE = 2 # macro
DRM_MODE_LINK_STATUS_GOOD = 0 # macro
DRM_MODE_LINK_STATUS_BAD = 1 # macro
DRM_MODE_ROTATE_0 = (1<<0) # macro
DRM_MODE_ROTATE_90 = (1<<1) # macro
DRM_MODE_ROTATE_180 = (1<<2) # macro
DRM_MODE_ROTATE_270 = (1<<3) # macro
DRM_MODE_ROTATE_MASK = ((1<<0)|(1<<1)|(1<<2)|(1<<3)) # macro
DRM_MODE_REFLECT_X = (1<<4) # macro
DRM_MODE_REFLECT_Y = (1<<5) # macro
DRM_MODE_REFLECT_MASK = ((1<<4)|(1<<5)) # macro
DRM_MODE_CONTENT_PROTECTION_UNDESIRED = 0 # macro
DRM_MODE_CONTENT_PROTECTION_DESIRED = 1 # macro
DRM_MODE_CONTENT_PROTECTION_ENABLED = 2 # macro
DRM_MODE_PRESENT_TOP_FIELD = (1<<0) # macro
DRM_MODE_PRESENT_BOTTOM_FIELD = (1<<1) # macro
DRM_MODE_ENCODER_NONE = 0 # macro
DRM_MODE_ENCODER_DAC = 1 # macro
DRM_MODE_ENCODER_TMDS = 2 # macro
DRM_MODE_ENCODER_LVDS = 3 # macro
DRM_MODE_ENCODER_TVDAC = 4 # macro
DRM_MODE_ENCODER_VIRTUAL = 5 # macro
DRM_MODE_ENCODER_DSI = 6 # macro
DRM_MODE_ENCODER_DPMST = 7 # macro
DRM_MODE_ENCODER_DPI = 8 # macro
DRM_MODE_CONNECTOR_Unknown = 0 # macro
DRM_MODE_CONNECTOR_VGA = 1 # macro
DRM_MODE_CONNECTOR_DVII = 2 # macro
DRM_MODE_CONNECTOR_DVID = 3 # macro
DRM_MODE_CONNECTOR_DVIA = 4 # macro
DRM_MODE_CONNECTOR_Composite = 5 # macro
DRM_MODE_CONNECTOR_SVIDEO = 6 # macro
DRM_MODE_CONNECTOR_LVDS = 7 # macro
DRM_MODE_CONNECTOR_Component = 8 # macro
DRM_MODE_CONNECTOR_9PinDIN = 9 # macro
DRM_MODE_CONNECTOR_DisplayPort = 10 # macro
DRM_MODE_CONNECTOR_HDMIA = 11 # macro
DRM_MODE_CONNECTOR_HDMIB = 12 # macro
DRM_MODE_CONNECTOR_TV = 13 # macro
DRM_MODE_CONNECTOR_eDP = 14 # macro
DRM_MODE_CONNECTOR_VIRTUAL = 15 # macro
DRM_MODE_CONNECTOR_DSI = 16 # macro
DRM_MODE_CONNECTOR_DPI = 17 # macro
DRM_MODE_CONNECTOR_WRITEBACK = 18 # macro
DRM_MODE_PROP_PENDING = (1<<0) # macro
DRM_MODE_PROP_RANGE = (1<<1) # macro
DRM_MODE_PROP_IMMUTABLE = (1<<2) # macro
DRM_MODE_PROP_ENUM = (1<<3) # macro
DRM_MODE_PROP_BLOB = (1<<4) # macro
DRM_MODE_PROP_BITMASK = (1<<5) # macro
DRM_MODE_PROP_LEGACY_TYPE = ((1<<1)|(1<<3)|(1<<4)|(1<<5)) # macro
DRM_MODE_PROP_EXTENDED_TYPE = 0x0000ffc0 # macro
def DRM_MODE_PROP_TYPE(n):  # macro
   return ((n)<<6)
DRM_MODE_PROP_OBJECT = DRM_MODE_PROP_TYPE ( 1 ) # macro
DRM_MODE_PROP_SIGNED_RANGE = DRM_MODE_PROP_TYPE ( 2 ) # macro
DRM_MODE_PROP_ATOMIC = 0x80000000 # macro
DRM_MODE_OBJECT_CRTC = 0xcccccccc # macro
DRM_MODE_OBJECT_CONNECTOR = 0xc0c0c0c0 # macro
DRM_MODE_OBJECT_ENCODER = 0xe0e0e0e0 # macro
DRM_MODE_OBJECT_MODE = 0xdededede # macro
DRM_MODE_OBJECT_PROPERTY = 0xb0b0b0b0 # macro
DRM_MODE_OBJECT_FB = 0xfbfbfbfb # macro
DRM_MODE_OBJECT_BLOB = 0xbbbbbbbb # macro
DRM_MODE_OBJECT_PLANE = 0xeeeeeeee # macro
DRM_MODE_OBJECT_ANY = 0 # macro
DRM_MODE_FB_INTERLACED = (1<<0) # macro
DRM_MODE_FB_MODIFIERS = (1<<1) # macro
DRM_MODE_FB_DIRTY_ANNOTATE_COPY = 0x01 # macro
DRM_MODE_FB_DIRTY_ANNOTATE_FILL = 0x02 # macro
DRM_MODE_FB_DIRTY_FLAGS = 0x03 # macro
DRM_MODE_FB_DIRTY_MAX_CLIPS = 256 # macro
DRM_MODE_CURSOR_BO = 0x01 # macro
DRM_MODE_CURSOR_MOVE = 0x02 # macro
DRM_MODE_CURSOR_FLAGS = 0x03 # macro
DRM_MODE_PAGE_FLIP_EVENT = 0x01 # macro
DRM_MODE_PAGE_FLIP_ASYNC = 0x02 # macro
DRM_MODE_PAGE_FLIP_TARGET_ABSOLUTE = 0x4 # macro
DRM_MODE_PAGE_FLIP_TARGET_RELATIVE = 0x8 # macro
DRM_MODE_PAGE_FLIP_TARGET = (0x4|0x8) # macro
DRM_MODE_PAGE_FLIP_FLAGS = (0x01|0x02|(0x4|0x8)) # macro
DRM_MODE_ATOMIC_TEST_ONLY = 0x0100 # macro
DRM_MODE_ATOMIC_NONBLOCK = 0x0200 # macro
DRM_MODE_ATOMIC_ALLOW_MODESET = 0x0400 # macro
DRM_MODE_ATOMIC_FLAGS = (0x01|0x02|0x0100|0x0200|0x0400) # macro
FORMAT_BLOB_CURRENT = 1 # macro
drm_handle_t = ctypes.c_uint32
drm_context_t = ctypes.c_uint32
drm_drawable_t = ctypes.c_uint32
drm_magic_t = ctypes.c_uint32
class struct_drm_clip_rect(Structure):
    pass

struct_drm_clip_rect._pack_ = 1 # source:False
struct_drm_clip_rect._fields_ = [
    ('x1', ctypes.c_uint16),
    ('y1', ctypes.c_uint16),
    ('x2', ctypes.c_uint16),
    ('y2', ctypes.c_uint16),
]

class struct_drm_drawable_info(Structure):
    pass

struct_drm_drawable_info._pack_ = 1 # source:False
struct_drm_drawable_info._fields_ = [
    ('num_rects', ctypes.c_uint32),
    ('PADDING_0', ctypes.c_ubyte * 4),
    ('rects', ctypes.POINTER(struct_drm_clip_rect)),
]

class struct_drm_tex_region(Structure):
    pass

struct_drm_tex_region._pack_ = 1 # source:False
struct_drm_tex_region._fields_ = [
    ('next', ctypes.c_ubyte),
    ('prev', ctypes.c_ubyte),
    ('in_use', ctypes.c_ubyte),
    ('padding', ctypes.c_ubyte),
    ('age', ctypes.c_uint32),
]

class struct_drm_hw_lock(Structure):
    pass

struct_drm_hw_lock._pack_ = 1 # source:False
struct_drm_hw_lock._fields_ = [
    ('lock', ctypes.c_uint32),
    ('padding', ctypes.c_ubyte * 60),
]

class struct_drm_version(Structure):
    pass

struct_drm_version._pack_ = 1 # source:False
struct_drm_version._fields_ = [
    ('version_major', ctypes.c_int32),
    ('version_minor', ctypes.c_int32),
    ('version_patchlevel', ctypes.c_int32),
    ('PADDING_0', ctypes.c_ubyte * 4),
    ('name_len', ctypes.c_uint64),
    ('name', ctypes.POINTER(ctypes.c_ubyte)),
    ('date_len', ctypes.c_uint64),
    ('date', ctypes.POINTER(ctypes.c_ubyte)),
    ('desc_len', ctypes.c_uint64),
    ('desc', ctypes.POINTER(ctypes.c_ubyte)),
]

DRM_IOCTL_VERSION = DRM_IOWR ( 0x00 , struct_drm_version ) # macro (from list)
class struct_drm_unique(Structure):
    pass

struct_drm_unique._pack_ = 1 # source:False
struct_drm_unique._fields_ = [
    ('unique_len', ctypes.c_uint64),
    ('unique', ctypes.POINTER(ctypes.c_ubyte)),
]

DRM_IOCTL_GET_UNIQUE = DRM_IOWR ( 0x01 , struct_drm_unique ) # macro (from list)
DRM_IOCTL_SET_UNIQUE = DRM_IOW ( 0x10 , struct_drm_unique ) # macro (from list)
class struct_drm_list(Structure):
    pass

struct_drm_list._pack_ = 1 # source:False
struct_drm_list._fields_ = [
    ('count', ctypes.c_int32),
    ('PADDING_0', ctypes.c_ubyte * 4),
    ('version', ctypes.POINTER(struct_drm_version)),
]

class struct_drm_block(Structure):
    pass

struct_drm_block._pack_ = 1 # source:False
struct_drm_block._fields_ = [
    ('unused', ctypes.c_int32),
]

DRM_IOCTL_BLOCK = DRM_IOWR ( 0x12 , struct_drm_block ) # macro (from list)
DRM_IOCTL_UNBLOCK = DRM_IOWR ( 0x13 , struct_drm_block ) # macro (from list)

# values for enumeration 'drm_control_func'
drm_control_func__enumvalues = {
    0: '_DRM_ADD_COMMAND',
    1: '_DRM_RM_COMMAND',
    2: '_DRM_INST_HANDLER',
    3: '_DRM_UNINST_HANDLER',
}
_DRM_ADD_COMMAND = 0
_DRM_RM_COMMAND = 1
_DRM_INST_HANDLER = 2
_DRM_UNINST_HANDLER = 3
drm_control_func = ctypes.c_uint32 # enum
class struct_drm_control(Structure):
    pass

struct_drm_control._pack_ = 1 # source:False
struct_drm_control._fields_ = [
    ('func', drm_control_func),
    ('irq', ctypes.c_int32),
]

DRM_IOCTL_CONTROL = DRM_IOW ( 0x14 , struct_drm_control ) # macro (from list)

# values for enumeration 'drm_map_type'
drm_map_type__enumvalues = {
    0: '_DRM_FRAME_BUFFER',
    1: '_DRM_REGISTERS',
    2: '_DRM_SHM',
    3: '_DRM_AGP',
    4: '_DRM_SCATTER_GATHER',
    5: '_DRM_CONSISTENT',
}
_DRM_FRAME_BUFFER = 0
_DRM_REGISTERS = 1
_DRM_SHM = 2
_DRM_AGP = 3
_DRM_SCATTER_GATHER = 4
_DRM_CONSISTENT = 5
drm_map_type = ctypes.c_uint32 # enum

# values for enumeration 'drm_map_flags'
drm_map_flags__enumvalues = {
    1: '_DRM_RESTRICTED',
    2: '_DRM_READ_ONLY',
    4: '_DRM_LOCKED',
    8: '_DRM_KERNEL',
    16: '_DRM_WRITE_COMBINING',
    32: '_DRM_CONTAINS_LOCK',
    64: '_DRM_REMOVABLE',
    128: '_DRM_DRIVER',
}
_DRM_RESTRICTED = 1
_DRM_READ_ONLY = 2
_DRM_LOCKED = 4
_DRM_KERNEL = 8
_DRM_WRITE_COMBINING = 16
_DRM_CONTAINS_LOCK = 32
_DRM_REMOVABLE = 64
_DRM_DRIVER = 128
drm_map_flags = ctypes.c_uint32 # enum
class struct_drm_ctx_priv_map(Structure):
    pass

struct_drm_ctx_priv_map._pack_ = 1 # source:False
struct_drm_ctx_priv_map._fields_ = [
    ('ctx_id', ctypes.c_uint32),
    ('PADDING_0', ctypes.c_ubyte * 4),
    ('handle', ctypes.POINTER(None)),
]

DRM_IOCTL_SET_SAREA_CTX = DRM_IOW ( 0x1c , struct_drm_ctx_priv_map ) # macro (from list)
DRM_IOCTL_GET_SAREA_CTX = DRM_IOWR ( 0x1d , struct_drm_ctx_priv_map ) # macro (from list)
class struct_drm_map(Structure):
    pass

struct_drm_map._pack_ = 1 # source:False
struct_drm_map._fields_ = [
    ('offset', ctypes.c_uint64),
    ('size', ctypes.c_uint64),
    ('type', drm_map_type),
    ('flags', drm_map_flags),
    ('handle', ctypes.POINTER(None)),
    ('mtrr', ctypes.c_int32),
    ('PADDING_0', ctypes.c_ubyte * 4),
]

DRM_IOCTL_GET_MAP = DRM_IOWR ( 0x04 , struct_drm_map ) # macro (from list)
DRM_IOCTL_ADD_MAP = DRM_IOWR ( 0x15 , struct_drm_map ) # macro (from list)
DRM_IOCTL_RM_MAP = DRM_IOW ( 0x1b , struct_drm_map ) # macro (from list)
class struct_drm_client(Structure):
    pass

struct_drm_client._pack_ = 1 # source:False
struct_drm_client._fields_ = [
    ('idx', ctypes.c_int32),
    ('auth', ctypes.c_int32),
    ('pid', ctypes.c_uint64),
    ('uid', ctypes.c_uint64),
    ('magic', ctypes.c_uint64),
    ('iocs', ctypes.c_uint64),
]

DRM_IOCTL_GET_CLIENT = DRM_IOWR ( 0x05 , struct_drm_client ) # macro (from list)

# values for enumeration 'drm_stat_type'
drm_stat_type__enumvalues = {
    0: '_DRM_STAT_LOCK',
    1: '_DRM_STAT_OPENS',
    2: '_DRM_STAT_CLOSES',
    3: '_DRM_STAT_IOCTLS',
    4: '_DRM_STAT_LOCKS',
    5: '_DRM_STAT_UNLOCKS',
    6: '_DRM_STAT_VALUE',
    7: '_DRM_STAT_BYTE',
    8: '_DRM_STAT_COUNT',
    9: '_DRM_STAT_IRQ',
    10: '_DRM_STAT_PRIMARY',
    11: '_DRM_STAT_SECONDARY',
    12: '_DRM_STAT_DMA',
    13: '_DRM_STAT_SPECIAL',
    14: '_DRM_STAT_MISSED',
}
_DRM_STAT_LOCK = 0
_DRM_STAT_OPENS = 1
_DRM_STAT_CLOSES = 2
_DRM_STAT_IOCTLS = 3
_DRM_STAT_LOCKS = 4
_DRM_STAT_UNLOCKS = 5
_DRM_STAT_VALUE = 6
_DRM_STAT_BYTE = 7
_DRM_STAT_COUNT = 8
_DRM_STAT_IRQ = 9
_DRM_STAT_PRIMARY = 10
_DRM_STAT_SECONDARY = 11
_DRM_STAT_DMA = 12
_DRM_STAT_SPECIAL = 13
_DRM_STAT_MISSED = 14
drm_stat_type = ctypes.c_uint32 # enum
class struct_drm_stats(Structure):
    pass

class struct_drm_stats_0(Structure):
    pass

struct_drm_stats_0._pack_ = 1 # source:False
struct_drm_stats_0._fields_ = [
    ('value', ctypes.c_uint64),
    ('type', drm_stat_type),
    ('PADDING_0', ctypes.c_ubyte * 4),
]

struct_drm_stats._pack_ = 1 # source:False
struct_drm_stats._fields_ = [
    ('count', ctypes.c_uint64),
    ('data', struct_drm_stats_0 * 15),
]

DRM_IOCTL_GET_STATS = DRM_IOR ( 0x06 , struct_drm_stats ) # macro (from list)

# values for enumeration 'drm_lock_flags'
drm_lock_flags__enumvalues = {
    1: '_DRM_LOCK_READY',
    2: '_DRM_LOCK_QUIESCENT',
    4: '_DRM_LOCK_FLUSH',
    8: '_DRM_LOCK_FLUSH_ALL',
    16: '_DRM_HALT_ALL_QUEUES',
    32: '_DRM_HALT_CUR_QUEUES',
}
_DRM_LOCK_READY = 1
_DRM_LOCK_QUIESCENT = 2
_DRM_LOCK_FLUSH = 4
_DRM_LOCK_FLUSH_ALL = 8
_DRM_HALT_ALL_QUEUES = 16
_DRM_HALT_CUR_QUEUES = 32
drm_lock_flags = ctypes.c_uint32 # enum
class struct_drm_lock(Structure):
    pass

struct_drm_lock._pack_ = 1 # source:False
struct_drm_lock._fields_ = [
    ('context', ctypes.c_int32),
    ('flags', drm_lock_flags),
]

DRM_IOCTL_LOCK = DRM_IOW ( 0x2a , struct_drm_lock ) # macro (from list)
DRM_IOCTL_UNLOCK = DRM_IOW ( 0x2b , struct_drm_lock ) # macro (from list)
DRM_IOCTL_FINISH = DRM_IOW ( 0x2c , struct_drm_lock ) # macro (from list)

# values for enumeration 'drm_dma_flags'
drm_dma_flags__enumvalues = {
    1: '_DRM_DMA_BLOCK',
    2: '_DRM_DMA_WHILE_LOCKED',
    4: '_DRM_DMA_PRIORITY',
    16: '_DRM_DMA_WAIT',
    32: '_DRM_DMA_SMALLER_OK',
    64: '_DRM_DMA_LARGER_OK',
}
_DRM_DMA_BLOCK = 1
_DRM_DMA_WHILE_LOCKED = 2
_DRM_DMA_PRIORITY = 4
_DRM_DMA_WAIT = 16
_DRM_DMA_SMALLER_OK = 32
_DRM_DMA_LARGER_OK = 64
drm_dma_flags = ctypes.c_uint32 # enum

# values for enumeration 'drm_buf_desc_flags'
drm_buf_desc_flags__enumvalues = {
    1: '_DRM_PAGE_ALIGN',
    2: '_DRM_AGP_BUFFER',
    4: '_DRM_SG_BUFFER',
    8: '_DRM_FB_BUFFER',
    16: '_DRM_PCI_BUFFER_RO',
}
_DRM_PAGE_ALIGN = 1
_DRM_AGP_BUFFER = 2
_DRM_SG_BUFFER = 4
_DRM_FB_BUFFER = 8
_DRM_PCI_BUFFER_RO = 16
drm_buf_desc_flags = ctypes.c_uint32 # enum
class struct_drm_buf_desc(Structure):
    pass

struct_drm_buf_desc._pack_ = 1 # source:False
struct_drm_buf_desc._fields_ = [
    ('count', ctypes.c_int32),
    ('size', ctypes.c_int32),
    ('low_mark', ctypes.c_int32),
    ('high_mark', ctypes.c_int32),
    ('flags', drm_buf_desc_flags),
    ('PADDING_0', ctypes.c_ubyte * 4),
    ('agp_start', ctypes.c_uint64),
]

DRM_IOCTL_ADD_BUFS = DRM_IOWR ( 0x16 , struct_drm_buf_desc ) # macro (from list)
DRM_IOCTL_MARK_BUFS = DRM_IOW ( 0x17 , struct_drm_buf_desc ) # macro (from list)
class struct_drm_buf_info(Structure):
    pass

struct_drm_buf_info._pack_ = 1 # source:False
struct_drm_buf_info._fields_ = [
    ('count', ctypes.c_int32),
    ('PADDING_0', ctypes.c_ubyte * 4),
    ('list', ctypes.POINTER(struct_drm_buf_desc)),
]

DRM_IOCTL_INFO_BUFS = DRM_IOWR ( 0x18 , struct_drm_buf_info ) # macro (from list)
class struct_drm_buf_free(Structure):
    pass

struct_drm_buf_free._pack_ = 1 # source:False
struct_drm_buf_free._fields_ = [
    ('count', ctypes.c_int32),
    ('PADDING_0', ctypes.c_ubyte * 4),
    ('list', ctypes.POINTER(ctypes.c_int32)),
]

DRM_IOCTL_FREE_BUFS = DRM_IOW ( 0x1a , struct_drm_buf_free ) # macro (from list)
class struct_drm_buf_pub(Structure):
    pass

struct_drm_buf_pub._pack_ = 1 # source:False
struct_drm_buf_pub._fields_ = [
    ('idx', ctypes.c_int32),
    ('total', ctypes.c_int32),
    ('used', ctypes.c_int32),
    ('PADDING_0', ctypes.c_ubyte * 4),
    ('address', ctypes.POINTER(None)),
]

class struct_drm_buf_map(Structure):
    pass

struct_drm_buf_map._pack_ = 1 # source:False
struct_drm_buf_map._fields_ = [
    ('count', ctypes.c_int32),
    ('PADDING_0', ctypes.c_ubyte * 4),
    ('virtual', ctypes.POINTER(None)),
    ('list', ctypes.POINTER(struct_drm_buf_pub)),
]

DRM_IOCTL_MAP_BUFS = DRM_IOWR ( 0x19 , struct_drm_buf_map ) # macro (from list)
class struct_drm_dma(Structure):
    pass

struct_drm_dma._pack_ = 1 # source:False
struct_drm_dma._fields_ = [
    ('context', ctypes.c_int32),
    ('send_count', ctypes.c_int32),
    ('send_indices', ctypes.POINTER(ctypes.c_int32)),
    ('send_sizes', ctypes.POINTER(ctypes.c_int32)),
    ('flags', drm_dma_flags),
    ('request_count', ctypes.c_int32),
    ('request_size', ctypes.c_int32),
    ('PADDING_0', ctypes.c_ubyte * 4),
    ('request_indices', ctypes.POINTER(ctypes.c_int32)),
    ('request_sizes', ctypes.POINTER(ctypes.c_int32)),
    ('granted_count', ctypes.c_int32),
    ('PADDING_1', ctypes.c_ubyte * 4),
]

DRM_IOCTL_DMA = DRM_IOWR ( 0x29 , struct_drm_dma ) # macro (from list)

# values for enumeration 'drm_ctx_flags'
drm_ctx_flags__enumvalues = {
    1: '_DRM_CONTEXT_PRESERVED',
    2: '_DRM_CONTEXT_2DONLY',
}
_DRM_CONTEXT_PRESERVED = 1
_DRM_CONTEXT_2DONLY = 2
drm_ctx_flags = ctypes.c_uint32 # enum
class struct_drm_ctx(Structure):
    pass

struct_drm_ctx._pack_ = 1 # source:False
struct_drm_ctx._fields_ = [
    ('handle', ctypes.c_uint32),
    ('flags', drm_ctx_flags),
]

DRM_IOCTL_ADD_CTX = DRM_IOWR ( 0x20 , struct_drm_ctx ) # macro (from list)
DRM_IOCTL_RM_CTX = DRM_IOWR ( 0x21 , struct_drm_ctx ) # macro (from list)
DRM_IOCTL_MOD_CTX = DRM_IOW ( 0x22 , struct_drm_ctx ) # macro (from list)
DRM_IOCTL_GET_CTX = DRM_IOWR ( 0x23 , struct_drm_ctx ) # macro (from list)
DRM_IOCTL_SWITCH_CTX = DRM_IOW ( 0x24 , struct_drm_ctx ) # macro (from list)
DRM_IOCTL_NEW_CTX = DRM_IOW ( 0x25 , struct_drm_ctx ) # macro (from list)
class struct_drm_ctx_res(Structure):
    pass

struct_drm_ctx_res._pack_ = 1 # source:False
struct_drm_ctx_res._fields_ = [
    ('count', ctypes.c_int32),
    ('PADDING_0', ctypes.c_ubyte * 4),
    ('contexts', ctypes.POINTER(struct_drm_ctx)),
]

DRM_IOCTL_RES_CTX = DRM_IOWR ( 0x26 , struct_drm_ctx_res ) # macro (from list)
class struct_drm_draw(Structure):
    pass

struct_drm_draw._pack_ = 1 # source:False
struct_drm_draw._fields_ = [
    ('handle', ctypes.c_uint32),
]

DRM_IOCTL_ADD_DRAW = DRM_IOWR ( 0x27 , struct_drm_draw ) # macro (from list)
DRM_IOCTL_RM_DRAW = DRM_IOWR ( 0x28 , struct_drm_draw ) # macro (from list)

# values for enumeration 'c__EA_drm_drawable_info_type_t'
c__EA_drm_drawable_info_type_t__enumvalues = {
    0: 'DRM_DRAWABLE_CLIPRECTS',
}
DRM_DRAWABLE_CLIPRECTS = 0
c__EA_drm_drawable_info_type_t = ctypes.c_uint32 # enum
drm_drawable_info_type_t = c__EA_drm_drawable_info_type_t
drm_drawable_info_type_t__enumvalues = c__EA_drm_drawable_info_type_t__enumvalues
class struct_drm_update_draw(Structure):
    pass

struct_drm_update_draw._pack_ = 1 # source:False
struct_drm_update_draw._fields_ = [
    ('handle', ctypes.c_uint32),
    ('type', ctypes.c_uint32),
    ('num', ctypes.c_uint32),
    ('PADDING_0', ctypes.c_ubyte * 4),
    ('data', ctypes.c_uint64),
]

DRM_IOCTL_UPDATE_DRAW = DRM_IOW ( 0x3f , struct_drm_update_draw ) # macro (from list)
class struct_drm_auth(Structure):
    pass

struct_drm_auth._pack_ = 1 # source:False
struct_drm_auth._fields_ = [
    ('magic', ctypes.c_uint32),
]

DRM_IOCTL_GET_MAGIC = DRM_IOR ( 0x02 , struct_drm_auth ) # macro (from list)
DRM_IOCTL_AUTH_MAGIC = DRM_IOW ( 0x11 , struct_drm_auth ) # macro (from list)
class struct_drm_irq_busid(Structure):
    pass

struct_drm_irq_busid._pack_ = 1 # source:False
struct_drm_irq_busid._fields_ = [
    ('irq', ctypes.c_int32),
    ('busnum', ctypes.c_int32),
    ('devnum', ctypes.c_int32),
    ('funcnum', ctypes.c_int32),
]

DRM_IOCTL_IRQ_BUSID = DRM_IOWR ( 0x03 , struct_drm_irq_busid ) # macro (from list)

# values for enumeration 'drm_vblank_seq_type'
drm_vblank_seq_type__enumvalues = {
    0: '_DRM_VBLANK_ABSOLUTE',
    1: '_DRM_VBLANK_RELATIVE',
    62: '_DRM_VBLANK_HIGH_CRTC_MASK',
    67108864: '_DRM_VBLANK_EVENT',
    134217728: '_DRM_VBLANK_FLIP',
    268435456: '_DRM_VBLANK_NEXTONMISS',
    536870912: '_DRM_VBLANK_SECONDARY',
    1073741824: '_DRM_VBLANK_SIGNAL',
}
_DRM_VBLANK_ABSOLUTE = 0
_DRM_VBLANK_RELATIVE = 1
_DRM_VBLANK_HIGH_CRTC_MASK = 62
_DRM_VBLANK_EVENT = 67108864
_DRM_VBLANK_FLIP = 134217728
_DRM_VBLANK_NEXTONMISS = 268435456
_DRM_VBLANK_SECONDARY = 536870912
_DRM_VBLANK_SIGNAL = 1073741824
drm_vblank_seq_type = ctypes.c_uint32 # enum
_DRM_VBLANK_TYPES_MASK = (_DRM_VBLANK_ABSOLUTE|_DRM_VBLANK_RELATIVE) # macro
_DRM_VBLANK_FLAGS_MASK = (_DRM_VBLANK_EVENT|_DRM_VBLANK_SIGNAL|_DRM_VBLANK_SECONDARY|_DRM_VBLANK_NEXTONMISS) # macro
class struct_drm_wait_vblank_request(Structure):
    pass

struct_drm_wait_vblank_request._pack_ = 1 # source:False
struct_drm_wait_vblank_request._fields_ = [
    ('type', drm_vblank_seq_type),
    ('sequence', ctypes.c_uint32),
    ('signal', ctypes.c_uint64),
]

class struct_drm_wait_vblank_reply(Structure):
    pass

struct_drm_wait_vblank_reply._pack_ = 1 # source:False
struct_drm_wait_vblank_reply._fields_ = [
    ('type', drm_vblank_seq_type),
    ('sequence', ctypes.c_uint32),
    ('tval_sec', ctypes.c_int64),
    ('tval_usec', ctypes.c_int64),
]

class union_drm_wait_vblank(Union):
    _pack_ = 1 # source:False
    _fields_ = [
    ('request', struct_drm_wait_vblank_request),
    ('reply', struct_drm_wait_vblank_reply),
     ]

class struct_drm_modeset_ctl(Structure):
    pass

struct_drm_modeset_ctl._pack_ = 1 # source:False
struct_drm_modeset_ctl._fields_ = [
    ('crtc', ctypes.c_uint32),
    ('cmd', ctypes.c_uint32),
]

DRM_IOCTL_MODESET_CTL = DRM_IOW ( 0x08 , struct_drm_modeset_ctl ) # macro (from list)
class struct_drm_agp_mode(Structure):
    pass

struct_drm_agp_mode._pack_ = 1 # source:False
struct_drm_agp_mode._fields_ = [
    ('mode', ctypes.c_uint64),
]

DRM_IOCTL_AGP_ENABLE = DRM_IOW ( 0x32 , struct_drm_agp_mode ) # macro (from list)
class struct_drm_agp_buffer(Structure):
    pass

struct_drm_agp_buffer._pack_ = 1 # source:False
struct_drm_agp_buffer._fields_ = [
    ('size', ctypes.c_uint64),
    ('handle', ctypes.c_uint64),
    ('type', ctypes.c_uint64),
    ('physical', ctypes.c_uint64),
]

DRM_IOCTL_AGP_ALLOC = DRM_IOWR ( 0x34 , struct_drm_agp_buffer ) # macro (from list)
DRM_IOCTL_AGP_FREE = DRM_IOW ( 0x35 , struct_drm_agp_buffer ) # macro (from list)
class struct_drm_agp_binding(Structure):
    pass

struct_drm_agp_binding._pack_ = 1 # source:False
struct_drm_agp_binding._fields_ = [
    ('handle', ctypes.c_uint64),
    ('offset', ctypes.c_uint64),
]

DRM_IOCTL_AGP_BIND = DRM_IOW ( 0x36 , struct_drm_agp_binding ) # macro (from list)
DRM_IOCTL_AGP_UNBIND = DRM_IOW ( 0x37 , struct_drm_agp_binding ) # macro (from list)
class struct_drm_agp_info(Structure):
    pass

struct_drm_agp_info._pack_ = 1 # source:False
struct_drm_agp_info._fields_ = [
    ('agp_version_major', ctypes.c_int32),
    ('agp_version_minor', ctypes.c_int32),
    ('mode', ctypes.c_uint64),
    ('aperture_base', ctypes.c_uint64),
    ('aperture_size', ctypes.c_uint64),
    ('memory_allowed', ctypes.c_uint64),
    ('memory_used', ctypes.c_uint64),
    ('id_vendor', ctypes.c_uint16),
    ('id_device', ctypes.c_uint16),
    ('PADDING_0', ctypes.c_ubyte * 4),
]

DRM_IOCTL_AGP_INFO = DRM_IOR ( 0x33 , struct_drm_agp_info ) # macro (from list)
class struct_drm_scatter_gather(Structure):
    pass

struct_drm_scatter_gather._pack_ = 1 # source:False
struct_drm_scatter_gather._fields_ = [
    ('size', ctypes.c_uint64),
    ('handle', ctypes.c_uint64),
]

DRM_IOCTL_SG_ALLOC = DRM_IOWR ( 0x38 , struct_drm_scatter_gather ) # macro (from list)
DRM_IOCTL_SG_FREE = DRM_IOW ( 0x39 , struct_drm_scatter_gather ) # macro (from list)
class struct_drm_set_version(Structure):
    pass

struct_drm_set_version._pack_ = 1 # source:False
struct_drm_set_version._fields_ = [
    ('drm_di_major', ctypes.c_int32),
    ('drm_di_minor', ctypes.c_int32),
    ('drm_dd_major', ctypes.c_int32),
    ('drm_dd_minor', ctypes.c_int32),
]

DRM_IOCTL_SET_VERSION = DRM_IOWR ( 0x07 , struct_drm_set_version ) # macro (from list)
class struct_drm_gem_close(Structure):
    pass

struct_drm_gem_close._pack_ = 1 # source:False
struct_drm_gem_close._fields_ = [
    ('handle', ctypes.c_uint32),
    ('pad', ctypes.c_uint32),
]

DRM_IOCTL_GEM_CLOSE = DRM_IOW ( 0x09 , struct_drm_gem_close ) # macro (from list)
class struct_drm_gem_flink(Structure):
    pass

struct_drm_gem_flink._pack_ = 1 # source:False
struct_drm_gem_flink._fields_ = [
    ('handle', ctypes.c_uint32),
    ('name', ctypes.c_uint32),
]

DRM_IOCTL_GEM_FLINK = DRM_IOWR ( 0x0a , struct_drm_gem_flink ) # macro (from list)
class struct_drm_gem_open(Structure):
    pass

struct_drm_gem_open._pack_ = 1 # source:False
struct_drm_gem_open._fields_ = [
    ('name', ctypes.c_uint32),
    ('handle', ctypes.c_uint32),
    ('size', ctypes.c_uint64),
]

DRM_IOCTL_GEM_OPEN = DRM_IOWR ( 0x0b , struct_drm_gem_open ) # macro (from list)
class struct_drm_get_cap(Structure):
    pass

struct_drm_get_cap._pack_ = 1 # source:False
struct_drm_get_cap._fields_ = [
    ('capability', ctypes.c_uint64),
    ('value', ctypes.c_uint64),
]

DRM_IOCTL_GET_CAP = DRM_IOWR ( 0x0c , struct_drm_get_cap ) # macro (from list)
class struct_drm_set_client_cap(Structure):
    pass

struct_drm_set_client_cap._pack_ = 1 # source:False
struct_drm_set_client_cap._fields_ = [
    ('capability', ctypes.c_uint64),
    ('value', ctypes.c_uint64),
]

DRM_IOCTL_SET_CLIENT_CAP = DRM_IOW ( 0x0d , struct_drm_set_client_cap ) # macro (from list)
class struct_drm_prime_handle(Structure):
    pass

struct_drm_prime_handle._pack_ = 1 # source:False
struct_drm_prime_handle._fields_ = [
    ('handle', ctypes.c_uint32),
    ('flags', ctypes.c_uint32),
    ('fd', ctypes.c_int32),
]

DRM_IOCTL_PRIME_HANDLE_TO_FD = DRM_IOWR ( 0x2d , struct_drm_prime_handle ) # macro (from list)
DRM_IOCTL_PRIME_FD_TO_HANDLE = DRM_IOWR ( 0x2e , struct_drm_prime_handle ) # macro (from list)
class struct_drm_syncobj_create(Structure):
    pass

struct_drm_syncobj_create._pack_ = 1 # source:False
struct_drm_syncobj_create._fields_ = [
    ('handle', ctypes.c_uint32),
    ('flags', ctypes.c_uint32),
]

DRM_IOCTL_SYNCOBJ_CREATE = DRM_IOWR ( 0xBF , struct_drm_syncobj_create ) # macro (from list)
class struct_drm_syncobj_destroy(Structure):
    pass

struct_drm_syncobj_destroy._pack_ = 1 # source:False
struct_drm_syncobj_destroy._fields_ = [
    ('handle', ctypes.c_uint32),
    ('pad', ctypes.c_uint32),
]

DRM_IOCTL_SYNCOBJ_DESTROY = DRM_IOWR ( 0xC0 , struct_drm_syncobj_destroy ) # macro (from list)
class struct_drm_syncobj_handle(Structure):
    pass

struct_drm_syncobj_handle._pack_ = 1 # source:False
struct_drm_syncobj_handle._fields_ = [
    ('handle', ctypes.c_uint32),
    ('flags', ctypes.c_uint32),
    ('fd', ctypes.c_int32),
    ('pad', ctypes.c_uint32),
]

DRM_IOCTL_SYNCOBJ_HANDLE_TO_FD = DRM_IOWR ( 0xC1 , struct_drm_syncobj_handle ) # macro (from list)
DRM_IOCTL_SYNCOBJ_FD_TO_HANDLE = DRM_IOWR ( 0xC2 , struct_drm_syncobj_handle ) # macro (from list)
class struct_drm_syncobj_wait(Structure):
    pass

struct_drm_syncobj_wait._pack_ = 1 # source:False
struct_drm_syncobj_wait._fields_ = [
    ('handles', ctypes.c_uint64),
    ('timeout_nsec', ctypes.c_int64),
    ('count_handles', ctypes.c_uint32),
    ('flags', ctypes.c_uint32),
    ('first_signaled', ctypes.c_uint32),
    ('pad', ctypes.c_uint32),
]

DRM_IOCTL_SYNCOBJ_WAIT = DRM_IOWR ( 0xC3 , struct_drm_syncobj_wait ) # macro (from list)
class struct_drm_syncobj_array(Structure):
    pass

struct_drm_syncobj_array._pack_ = 1 # source:False
struct_drm_syncobj_array._fields_ = [
    ('handles', ctypes.c_uint64),
    ('count_handles', ctypes.c_uint32),
    ('pad', ctypes.c_uint32),
]

DRM_IOCTL_SYNCOBJ_RESET = DRM_IOWR ( 0xC4 , struct_drm_syncobj_array ) # macro (from list)
DRM_IOCTL_SYNCOBJ_SIGNAL = DRM_IOWR ( 0xC5 , struct_drm_syncobj_array ) # macro (from list)
class struct_drm_crtc_get_sequence(Structure):
    pass

struct_drm_crtc_get_sequence._pack_ = 1 # source:False
struct_drm_crtc_get_sequence._fields_ = [
    ('crtc_id', ctypes.c_uint32),
    ('active', ctypes.c_uint32),
    ('sequence', ctypes.c_uint64),
    ('sequence_ns', ctypes.c_int64),
]

DRM_IOCTL_CRTC_GET_SEQUENCE = DRM_IOWR ( 0x3b , struct_drm_crtc_get_sequence ) # macro (from list)
class struct_drm_crtc_queue_sequence(Structure):
    pass

struct_drm_crtc_queue_sequence._pack_ = 1 # source:False
struct_drm_crtc_queue_sequence._fields_ = [
    ('crtc_id', ctypes.c_uint32),
    ('flags', ctypes.c_uint32),
    ('sequence', ctypes.c_uint64),
    ('user_data', ctypes.c_uint64),
]

DRM_IOCTL_CRTC_QUEUE_SEQUENCE = DRM_IOWR ( 0x3c , struct_drm_crtc_queue_sequence ) # macro (from list)
class struct_drm_event(Structure):
    pass

struct_drm_event._pack_ = 1 # source:False
struct_drm_event._fields_ = [
    ('type', ctypes.c_uint32),
    ('length', ctypes.c_uint32),
]

class struct_drm_event_vblank(Structure):
    pass

struct_drm_event_vblank._pack_ = 1 # source:False
struct_drm_event_vblank._fields_ = [
    ('base', struct_drm_event),
    ('user_data', ctypes.c_uint64),
    ('tv_sec', ctypes.c_uint32),
    ('tv_usec', ctypes.c_uint32),
    ('sequence', ctypes.c_uint32),
    ('crtc_id', ctypes.c_uint32),
]

class struct_drm_event_crtc_sequence(Structure):
    pass

struct_drm_event_crtc_sequence._pack_ = 1 # source:False
struct_drm_event_crtc_sequence._fields_ = [
    ('base', struct_drm_event),
    ('user_data', ctypes.c_uint64),
    ('time_ns', ctypes.c_int64),
    ('sequence', ctypes.c_uint64),
]

drm_clip_rect_t = struct_drm_clip_rect
drm_drawable_info_t = struct_drm_drawable_info
drm_tex_region_t = struct_drm_tex_region
drm_hw_lock_t = struct_drm_hw_lock
drm_version_t = struct_drm_version
drm_unique_t = struct_drm_unique
drm_list_t = struct_drm_list
drm_block_t = struct_drm_block
drm_control_t = struct_drm_control
drm_map_type_t = drm_map_type
drm_map_type_t__enumvalues = drm_map_type__enumvalues
drm_map_flags_t = drm_map_flags
drm_map_flags_t__enumvalues = drm_map_flags__enumvalues
drm_ctx_priv_map_t = struct_drm_ctx_priv_map
drm_map_t = struct_drm_map
drm_client_t = struct_drm_client
drm_stat_type_t = drm_stat_type
drm_stat_type_t__enumvalues = drm_stat_type__enumvalues
drm_stats_t = struct_drm_stats
drm_lock_flags_t = drm_lock_flags
drm_lock_flags_t__enumvalues = drm_lock_flags__enumvalues
drm_control_func_t = drm_control_func
drm_control_func_t__enumvalues = drm_control_func__enumvalues
drm_lock_t = struct_drm_lock
drm_dma_flags_t = drm_dma_flags
drm_dma_flags_t__enumvalues = drm_dma_flags__enumvalues
drm_buf_desc_t = struct_drm_buf_desc
drm_buf_desc_flags_t = drm_buf_desc_flags
drm_buf_desc_flags_t__enumvalues = drm_buf_desc_flags__enumvalues
drm_buf_info_t = struct_drm_buf_info
drm_buf_free_t = struct_drm_buf_free
drm_buf_pub_t = struct_drm_buf_pub
drm_buf_map_t = struct_drm_buf_map
drm_dma_t = struct_drm_dma
drm_wait_vblank_t = union_drm_wait_vblank
drm_agp_mode_t = struct_drm_agp_mode
drm_ctx_flags_t = drm_ctx_flags
drm_ctx_flags_t__enumvalues = drm_ctx_flags__enumvalues
drm_ctx_t = struct_drm_ctx
drm_ctx_res_t = struct_drm_ctx_res
drm_draw_t = struct_drm_draw
drm_update_draw_t = struct_drm_update_draw
drm_auth_t = struct_drm_auth
drm_irq_busid_t = struct_drm_irq_busid
drm_vblank_seq_type_t = drm_vblank_seq_type
drm_vblank_seq_type_t__enumvalues = drm_vblank_seq_type__enumvalues
drm_agp_buffer_t = struct_drm_agp_buffer
drm_agp_binding_t = struct_drm_agp_binding
drm_agp_info_t = struct_drm_agp_info
drm_scatter_gather_t = struct_drm_scatter_gather
drm_set_version_t = struct_drm_set_version
class struct_drm_mode_modeinfo(Structure):
    pass

struct_drm_mode_modeinfo._pack_ = 1 # source:False
struct_drm_mode_modeinfo._fields_ = [
    ('clock', ctypes.c_uint32),
    ('hdisplay', ctypes.c_uint16),
    ('hsync_start', ctypes.c_uint16),
    ('hsync_end', ctypes.c_uint16),
    ('htotal', ctypes.c_uint16),
    ('hskew', ctypes.c_uint16),
    ('vdisplay', ctypes.c_uint16),
    ('vsync_start', ctypes.c_uint16),
    ('vsync_end', ctypes.c_uint16),
    ('vtotal', ctypes.c_uint16),
    ('vscan', ctypes.c_uint16),
    ('vrefresh', ctypes.c_uint32),
    ('flags', ctypes.c_uint32),
    ('type', ctypes.c_uint32),
    ('name', ctypes.c_ubyte * 32),
]

class struct_drm_mode_card_res(Structure):
    pass

struct_drm_mode_card_res._pack_ = 1 # source:False
struct_drm_mode_card_res._fields_ = [
    ('fb_id_ptr', ctypes.c_uint64),
    ('crtc_id_ptr', ctypes.c_uint64),
    ('connector_id_ptr', ctypes.c_uint64),
    ('encoder_id_ptr', ctypes.c_uint64),
    ('count_fbs', ctypes.c_uint32),
    ('count_crtcs', ctypes.c_uint32),
    ('count_connectors', ctypes.c_uint32),
    ('count_encoders', ctypes.c_uint32),
    ('min_width', ctypes.c_uint32),
    ('max_width', ctypes.c_uint32),
    ('min_height', ctypes.c_uint32),
    ('max_height', ctypes.c_uint32),
]

DRM_IOCTL_MODE_GETRESOURCES = DRM_IOWR ( 0xA0 , struct_drm_mode_card_res ) # macro (from list)
class struct_drm_mode_crtc(Structure):
    pass

struct_drm_mode_crtc._pack_ = 1 # source:False
struct_drm_mode_crtc._fields_ = [
    ('set_connectors_ptr', ctypes.c_uint64),
    ('count_connectors', ctypes.c_uint32),
    ('crtc_id', ctypes.c_uint32),
    ('fb_id', ctypes.c_uint32),
    ('x', ctypes.c_uint32),
    ('y', ctypes.c_uint32),
    ('gamma_size', ctypes.c_uint32),
    ('mode_valid', ctypes.c_uint32),
    ('mode', struct_drm_mode_modeinfo),
]

DRM_IOCTL_MODE_GETCRTC = DRM_IOWR ( 0xA1 , struct_drm_mode_crtc ) # macro (from list)
DRM_IOCTL_MODE_SETCRTC = DRM_IOWR ( 0xA2 , struct_drm_mode_crtc ) # macro (from list)
class struct_drm_mode_set_plane(Structure):
    pass

struct_drm_mode_set_plane._pack_ = 1 # source:False
struct_drm_mode_set_plane._fields_ = [
    ('plane_id', ctypes.c_uint32),
    ('crtc_id', ctypes.c_uint32),
    ('fb_id', ctypes.c_uint32),
    ('flags', ctypes.c_uint32),
    ('crtc_x', ctypes.c_int32),
    ('crtc_y', ctypes.c_int32),
    ('crtc_w', ctypes.c_uint32),
    ('crtc_h', ctypes.c_uint32),
    ('src_x', ctypes.c_uint32),
    ('src_y', ctypes.c_uint32),
    ('src_h', ctypes.c_uint32),
    ('src_w', ctypes.c_uint32),
]

DRM_IOCTL_MODE_SETPLANE = DRM_IOWR ( 0xB7 , struct_drm_mode_set_plane ) # macro (from list)
class struct_drm_mode_get_plane(Structure):
    pass

struct_drm_mode_get_plane._pack_ = 1 # source:False
struct_drm_mode_get_plane._fields_ = [
    ('plane_id', ctypes.c_uint32),
    ('crtc_id', ctypes.c_uint32),
    ('fb_id', ctypes.c_uint32),
    ('possible_crtcs', ctypes.c_uint32),
    ('gamma_size', ctypes.c_uint32),
    ('count_format_types', ctypes.c_uint32),
    ('format_type_ptr', ctypes.c_uint64),
]

DRM_IOCTL_MODE_GETPLANE = DRM_IOWR ( 0xB6 , struct_drm_mode_get_plane ) # macro (from list)
class struct_drm_mode_get_plane_res(Structure):
    pass

struct_drm_mode_get_plane_res._pack_ = 1 # source:False
struct_drm_mode_get_plane_res._fields_ = [
    ('plane_id_ptr', ctypes.c_uint64),
    ('count_planes', ctypes.c_uint32),
    ('PADDING_0', ctypes.c_ubyte * 4),
]

DRM_IOCTL_MODE_GETPLANERESOURCES = DRM_IOWR ( 0xB5 , struct_drm_mode_get_plane_res ) # macro (from list)
class struct_drm_mode_get_encoder(Structure):
    pass

struct_drm_mode_get_encoder._pack_ = 1 # source:False
struct_drm_mode_get_encoder._fields_ = [
    ('encoder_id', ctypes.c_uint32),
    ('encoder_type', ctypes.c_uint32),
    ('crtc_id', ctypes.c_uint32),
    ('possible_crtcs', ctypes.c_uint32),
    ('possible_clones', ctypes.c_uint32),
]

DRM_IOCTL_MODE_GETENCODER = DRM_IOWR ( 0xA6 , struct_drm_mode_get_encoder ) # macro (from list)

# values for enumeration 'drm_mode_subconnector'
drm_mode_subconnector__enumvalues = {
    0: 'DRM_MODE_SUBCONNECTOR_Automatic',
    0: 'DRM_MODE_SUBCONNECTOR_Unknown',
    3: 'DRM_MODE_SUBCONNECTOR_DVID',
    4: 'DRM_MODE_SUBCONNECTOR_DVIA',
    5: 'DRM_MODE_SUBCONNECTOR_Composite',
    6: 'DRM_MODE_SUBCONNECTOR_SVIDEO',
    8: 'DRM_MODE_SUBCONNECTOR_Component',
    9: 'DRM_MODE_SUBCONNECTOR_SCART',
}
DRM_MODE_SUBCONNECTOR_Automatic = 0
DRM_MODE_SUBCONNECTOR_Unknown = 0
DRM_MODE_SUBCONNECTOR_DVID = 3
DRM_MODE_SUBCONNECTOR_DVIA = 4
DRM_MODE_SUBCONNECTOR_Composite = 5
DRM_MODE_SUBCONNECTOR_SVIDEO = 6
DRM_MODE_SUBCONNECTOR_Component = 8
DRM_MODE_SUBCONNECTOR_SCART = 9
drm_mode_subconnector = ctypes.c_uint32 # enum
class struct_drm_mode_get_connector(Structure):
    pass

struct_drm_mode_get_connector._pack_ = 1 # source:False
struct_drm_mode_get_connector._fields_ = [
    ('encoders_ptr', ctypes.c_uint64),
    ('modes_ptr', ctypes.c_uint64),
    ('props_ptr', ctypes.c_uint64),
    ('prop_values_ptr', ctypes.c_uint64),
    ('count_modes', ctypes.c_uint32),
    ('count_props', ctypes.c_uint32),
    ('count_encoders', ctypes.c_uint32),
    ('encoder_id', ctypes.c_uint32),
    ('connector_id', ctypes.c_uint32),
    ('connector_type', ctypes.c_uint32),
    ('connector_type_id', ctypes.c_uint32),
    ('connection', ctypes.c_uint32),
    ('mm_width', ctypes.c_uint32),
    ('mm_height', ctypes.c_uint32),
    ('subpixel', ctypes.c_uint32),
    ('pad', ctypes.c_uint32),
]

DRM_IOCTL_MODE_GETCONNECTOR = DRM_IOWR ( 0xA7 , struct_drm_mode_get_connector ) # macro (from list)
class struct_drm_mode_property_enum(Structure):
    pass

struct_drm_mode_property_enum._pack_ = 1 # source:False
struct_drm_mode_property_enum._fields_ = [
    ('value', ctypes.c_uint64),
    ('name', ctypes.c_ubyte * 32),
]

class struct_drm_mode_get_property(Structure):
    pass

struct_drm_mode_get_property._pack_ = 1 # source:False
struct_drm_mode_get_property._fields_ = [
    ('values_ptr', ctypes.c_uint64),
    ('enum_blob_ptr', ctypes.c_uint64),
    ('prop_id', ctypes.c_uint32),
    ('flags', ctypes.c_uint32),
    ('name', ctypes.c_ubyte * 32),
    ('count_values', ctypes.c_uint32),
    ('count_enum_blobs', ctypes.c_uint32),
]

DRM_IOCTL_MODE_GETPROPERTY = DRM_IOWR ( 0xAA , struct_drm_mode_get_property ) # macro (from list)
class struct_drm_mode_connector_set_property(Structure):
    pass

struct_drm_mode_connector_set_property._pack_ = 1 # source:False
struct_drm_mode_connector_set_property._fields_ = [
    ('value', ctypes.c_uint64),
    ('prop_id', ctypes.c_uint32),
    ('connector_id', ctypes.c_uint32),
]

DRM_IOCTL_MODE_SETPROPERTY = DRM_IOWR ( 0xAB , struct_drm_mode_connector_set_property ) # macro (from list)
class struct_drm_mode_obj_get_properties(Structure):
    pass

struct_drm_mode_obj_get_properties._pack_ = 1 # source:False
struct_drm_mode_obj_get_properties._fields_ = [
    ('props_ptr', ctypes.c_uint64),
    ('prop_values_ptr', ctypes.c_uint64),
    ('count_props', ctypes.c_uint32),
    ('obj_id', ctypes.c_uint32),
    ('obj_type', ctypes.c_uint32),
    ('PADDING_0', ctypes.c_ubyte * 4),
]

DRM_IOCTL_MODE_OBJ_GETPROPERTIES = DRM_IOWR ( 0xB9 , struct_drm_mode_obj_get_properties ) # macro (from list)
class struct_drm_mode_obj_set_property(Structure):
    pass

struct_drm_mode_obj_set_property._pack_ = 1 # source:False
struct_drm_mode_obj_set_property._fields_ = [
    ('value', ctypes.c_uint64),
    ('prop_id', ctypes.c_uint32),
    ('obj_id', ctypes.c_uint32),
    ('obj_type', ctypes.c_uint32),
    ('PADDING_0', ctypes.c_ubyte * 4),
]

DRM_IOCTL_MODE_OBJ_SETPROPERTY = DRM_IOWR ( 0xBA , struct_drm_mode_obj_set_property ) # macro (from list)
class struct_drm_mode_get_blob(Structure):
    pass

struct_drm_mode_get_blob._pack_ = 1 # source:False
struct_drm_mode_get_blob._fields_ = [
    ('blob_id', ctypes.c_uint32),
    ('length', ctypes.c_uint32),
    ('data', ctypes.c_uint64),
]

DRM_IOCTL_MODE_GETPROPBLOB = DRM_IOWR ( 0xAC , struct_drm_mode_get_blob ) # macro (from list)
class struct_drm_mode_fb_cmd(Structure):
    pass

struct_drm_mode_fb_cmd._pack_ = 1 # source:False
struct_drm_mode_fb_cmd._fields_ = [
    ('fb_id', ctypes.c_uint32),
    ('width', ctypes.c_uint32),
    ('height', ctypes.c_uint32),
    ('pitch', ctypes.c_uint32),
    ('bpp', ctypes.c_uint32),
    ('depth', ctypes.c_uint32),
    ('handle', ctypes.c_uint32),
]

DRM_IOCTL_MODE_GETFB = DRM_IOWR ( 0xAD , struct_drm_mode_fb_cmd ) # macro (from list)
DRM_IOCTL_MODE_ADDFB = DRM_IOWR ( 0xAE , struct_drm_mode_fb_cmd ) # macro (from list)
class struct_drm_mode_fb_cmd2(Structure):
    pass

struct_drm_mode_fb_cmd2._pack_ = 1 # source:False
struct_drm_mode_fb_cmd2._fields_ = [
    ('fb_id', ctypes.c_uint32),
    ('width', ctypes.c_uint32),
    ('height', ctypes.c_uint32),
    ('pixel_format', ctypes.c_uint32),
    ('flags', ctypes.c_uint32),
    ('handles', ctypes.c_uint32 * 4),
    ('pitches', ctypes.c_uint32 * 4),
    ('offsets', ctypes.c_uint32 * 4),
    ('PADDING_0', ctypes.c_ubyte * 4),
    ('modifier', ctypes.c_uint64 * 4),
]

DRM_IOCTL_MODE_ADDFB2 = DRM_IOWR ( 0xB8 , struct_drm_mode_fb_cmd2 ) # macro (from list)
class struct_drm_mode_fb_dirty_cmd(Structure):
    pass

struct_drm_mode_fb_dirty_cmd._pack_ = 1 # source:False
struct_drm_mode_fb_dirty_cmd._fields_ = [
    ('fb_id', ctypes.c_uint32),
    ('flags', ctypes.c_uint32),
    ('color', ctypes.c_uint32),
    ('num_clips', ctypes.c_uint32),
    ('clips_ptr', ctypes.c_uint64),
]

DRM_IOCTL_MODE_DIRTYFB = DRM_IOWR ( 0xB1 , struct_drm_mode_fb_dirty_cmd ) # macro (from list)
class struct_drm_mode_mode_cmd(Structure):
    pass

struct_drm_mode_mode_cmd._pack_ = 1 # source:False
struct_drm_mode_mode_cmd._fields_ = [
    ('connector_id', ctypes.c_uint32),
    ('mode', struct_drm_mode_modeinfo),
]

DRM_IOCTL_MODE_ATTACHMODE = DRM_IOWR ( 0xA8 , struct_drm_mode_mode_cmd ) # macro (from list)
DRM_IOCTL_MODE_DETACHMODE = DRM_IOWR ( 0xA9 , struct_drm_mode_mode_cmd ) # macro (from list)
class struct_drm_mode_cursor(Structure):
    pass

struct_drm_mode_cursor._pack_ = 1 # source:False
struct_drm_mode_cursor._fields_ = [
    ('flags', ctypes.c_uint32),
    ('crtc_id', ctypes.c_uint32),
    ('x', ctypes.c_int32),
    ('y', ctypes.c_int32),
    ('width', ctypes.c_uint32),
    ('height', ctypes.c_uint32),
    ('handle', ctypes.c_uint32),
]

DRM_IOCTL_MODE_CURSOR = DRM_IOWR ( 0xA3 , struct_drm_mode_cursor ) # macro (from list)
class struct_drm_mode_cursor2(Structure):
    pass

struct_drm_mode_cursor2._pack_ = 1 # source:False
struct_drm_mode_cursor2._fields_ = [
    ('flags', ctypes.c_uint32),
    ('crtc_id', ctypes.c_uint32),
    ('x', ctypes.c_int32),
    ('y', ctypes.c_int32),
    ('width', ctypes.c_uint32),
    ('height', ctypes.c_uint32),
    ('handle', ctypes.c_uint32),
    ('hot_x', ctypes.c_int32),
    ('hot_y', ctypes.c_int32),
]

DRM_IOCTL_MODE_CURSOR2 = DRM_IOWR ( 0xBB , struct_drm_mode_cursor2 ) # macro (from list)
class struct_drm_mode_crtc_lut(Structure):
    pass

struct_drm_mode_crtc_lut._pack_ = 1 # source:False
struct_drm_mode_crtc_lut._fields_ = [
    ('crtc_id', ctypes.c_uint32),
    ('gamma_size', ctypes.c_uint32),
    ('red', ctypes.c_uint64),
    ('green', ctypes.c_uint64),
    ('blue', ctypes.c_uint64),
]

DRM_IOCTL_MODE_GETGAMMA = DRM_IOWR ( 0xA4 , struct_drm_mode_crtc_lut ) # macro (from list)
DRM_IOCTL_MODE_SETGAMMA = DRM_IOWR ( 0xA5 , struct_drm_mode_crtc_lut ) # macro (from list)
class struct_drm_color_ctm(Structure):
    pass

struct_drm_color_ctm._pack_ = 1 # source:False
struct_drm_color_ctm._fields_ = [
    ('matrix', ctypes.c_uint64 * 9),
]

class struct_drm_color_lut(Structure):
    pass

struct_drm_color_lut._pack_ = 1 # source:False
struct_drm_color_lut._fields_ = [
    ('red', ctypes.c_uint16),
    ('green', ctypes.c_uint16),
    ('blue', ctypes.c_uint16),
    ('reserved', ctypes.c_uint16),
]

class struct_drm_mode_crtc_page_flip(Structure):
    pass

struct_drm_mode_crtc_page_flip._pack_ = 1 # source:False
struct_drm_mode_crtc_page_flip._fields_ = [
    ('crtc_id', ctypes.c_uint32),
    ('fb_id', ctypes.c_uint32),
    ('flags', ctypes.c_uint32),
    ('reserved', ctypes.c_uint32),
    ('user_data', ctypes.c_uint64),
]

DRM_IOCTL_MODE_PAGE_FLIP = DRM_IOWR ( 0xB0 , struct_drm_mode_crtc_page_flip ) # macro (from list)
class struct_drm_mode_crtc_page_flip_target(Structure):
    pass

struct_drm_mode_crtc_page_flip_target._pack_ = 1 # source:False
struct_drm_mode_crtc_page_flip_target._fields_ = [
    ('crtc_id', ctypes.c_uint32),
    ('fb_id', ctypes.c_uint32),
    ('flags', ctypes.c_uint32),
    ('sequence', ctypes.c_uint32),
    ('user_data', ctypes.c_uint64),
]

class struct_drm_mode_create_dumb(Structure):
    pass

struct_drm_mode_create_dumb._pack_ = 1 # source:False
struct_drm_mode_create_dumb._fields_ = [
    ('height', ctypes.c_uint32),
    ('width', ctypes.c_uint32),
    ('bpp', ctypes.c_uint32),
    ('flags', ctypes.c_uint32),
    ('handle', ctypes.c_uint32),
    ('pitch', ctypes.c_uint32),
    ('size', ctypes.c_uint64),
]

DRM_IOCTL_MODE_CREATE_DUMB = DRM_IOWR ( 0xB2 , struct_drm_mode_create_dumb ) # macro (from list)
class struct_drm_mode_map_dumb(Structure):
    pass

struct_drm_mode_map_dumb._pack_ = 1 # source:False
struct_drm_mode_map_dumb._fields_ = [
    ('handle', ctypes.c_uint32),
    ('pad', ctypes.c_uint32),
    ('offset', ctypes.c_uint64),
]

DRM_IOCTL_MODE_MAP_DUMB = DRM_IOWR ( 0xB3 , struct_drm_mode_map_dumb ) # macro (from list)
class struct_drm_mode_destroy_dumb(Structure):
    pass

struct_drm_mode_destroy_dumb._pack_ = 1 # source:False
struct_drm_mode_destroy_dumb._fields_ = [
    ('handle', ctypes.c_uint32),
]

DRM_IOCTL_MODE_DESTROY_DUMB = DRM_IOWR ( 0xB4 , struct_drm_mode_destroy_dumb ) # macro (from list)
class struct_drm_mode_atomic(Structure):
    pass

struct_drm_mode_atomic._pack_ = 1 # source:False
struct_drm_mode_atomic._fields_ = [
    ('flags', ctypes.c_uint32),
    ('count_objs', ctypes.c_uint32),
    ('objs_ptr', ctypes.c_uint64),
    ('count_props_ptr', ctypes.c_uint64),
    ('props_ptr', ctypes.c_uint64),
    ('prop_values_ptr', ctypes.c_uint64),
    ('reserved', ctypes.c_uint64),
    ('user_data', ctypes.c_uint64),
]

DRM_IOCTL_MODE_ATOMIC = DRM_IOWR ( 0xBC , struct_drm_mode_atomic ) # macro (from list)
class struct_drm_format_modifier_blob(Structure):
    pass

struct_drm_format_modifier_blob._pack_ = 1 # source:False
struct_drm_format_modifier_blob._fields_ = [
    ('version', ctypes.c_uint32),
    ('flags', ctypes.c_uint32),
    ('count_formats', ctypes.c_uint32),
    ('formats_offset', ctypes.c_uint32),
    ('count_modifiers', ctypes.c_uint32),
    ('modifiers_offset', ctypes.c_uint32),
]

class struct_drm_format_modifier(Structure):
    pass

struct_drm_format_modifier._pack_ = 1 # source:False
struct_drm_format_modifier._fields_ = [
    ('formats', ctypes.c_uint64),
    ('offset', ctypes.c_uint32),
    ('pad', ctypes.c_uint32),
    ('modifier', ctypes.c_uint64),
]

class struct_drm_mode_create_blob(Structure):
    pass

struct_drm_mode_create_blob._pack_ = 1 # source:False
struct_drm_mode_create_blob._fields_ = [
    ('data', ctypes.c_uint64),
    ('length', ctypes.c_uint32),
    ('blob_id', ctypes.c_uint32),
]

DRM_IOCTL_MODE_CREATEPROPBLOB = DRM_IOWR ( 0xBD , struct_drm_mode_create_blob ) # macro (from list)
class struct_drm_mode_destroy_blob(Structure):
    pass

struct_drm_mode_destroy_blob._pack_ = 1 # source:False
struct_drm_mode_destroy_blob._fields_ = [
    ('blob_id', ctypes.c_uint32),
]

DRM_IOCTL_MODE_DESTROYPROPBLOB = DRM_IOWR ( 0xBE , struct_drm_mode_destroy_blob ) # macro (from list)
class struct_drm_mode_create_lease(Structure):
    pass

struct_drm_mode_create_lease._pack_ = 1 # source:False
struct_drm_mode_create_lease._fields_ = [
    ('object_ids', ctypes.c_uint64),
    ('object_count', ctypes.c_uint32),
    ('flags', ctypes.c_uint32),
    ('lessee_id', ctypes.c_uint32),
    ('fd', ctypes.c_uint32),
]

DRM_IOCTL_MODE_CREATE_LEASE = DRM_IOWR ( 0xC6 , struct_drm_mode_create_lease ) # macro (from list)
class struct_drm_mode_list_lessees(Structure):
    pass

struct_drm_mode_list_lessees._pack_ = 1 # source:False
struct_drm_mode_list_lessees._fields_ = [
    ('count_lessees', ctypes.c_uint32),
    ('pad', ctypes.c_uint32),
    ('lessees_ptr', ctypes.c_uint64),
]

DRM_IOCTL_MODE_LIST_LESSEES = DRM_IOWR ( 0xC7 , struct_drm_mode_list_lessees ) # macro (from list)
class struct_drm_mode_get_lease(Structure):
    pass

struct_drm_mode_get_lease._pack_ = 1 # source:False
struct_drm_mode_get_lease._fields_ = [
    ('count_objects', ctypes.c_uint32),
    ('pad', ctypes.c_uint32),
    ('objects_ptr', ctypes.c_uint64),
]

DRM_IOCTL_MODE_GET_LEASE = DRM_IOWR ( 0xC8 , struct_drm_mode_get_lease ) # macro (from list)
class struct_drm_mode_revoke_lease(Structure):
    pass

struct_drm_mode_revoke_lease._pack_ = 1 # source:False
struct_drm_mode_revoke_lease._fields_ = [
    ('lessee_id', ctypes.c_uint32),
]

DRM_IOCTL_MODE_REVOKE_LEASE = DRM_IOWR ( 0xC9 , struct_drm_mode_revoke_lease ) # macro (from list)
__user = True # macro
# __packed = ((packed)) # macro
RKNPU_OFFSET_VERSION = 0x0 # macro
RKNPU_OFFSET_VERSION_NUM = 0x4 # macro
RKNPU_OFFSET_PC_OP_EN = 0x8 # macro
RKNPU_OFFSET_PC_DATA_ADDR = 0x10 # macro
RKNPU_OFFSET_PC_DATA_AMOUNT = 0x14 # macro
RKNPU_OFFSET_PC_TASK_CONTROL = 0x30 # macro
RKNPU_OFFSET_PC_DMA_BASE_ADDR = 0x34 # macro
RKNPU_OFFSET_PC_TASK_STATUS = 0x3c # macro
RKNPU_OFFSET_INT_MASK = 0x20 # macro
RKNPU_OFFSET_INT_CLEAR = 0x24 # macro
RKNPU_OFFSET_INT_STATUS = 0x28 # macro
RKNPU_OFFSET_INT_RAW_STATUS = 0x2c # macro
RKNPU_OFFSET_CLR_ALL_RW_AMOUNT = 0x8010 # macro
RKNPU_OFFSET_DT_WR_AMOUNT = 0x8034 # macro
RKNPU_OFFSET_DT_RD_AMOUNT = 0x8038 # macro
RKNPU_OFFSET_WT_RD_AMOUNT = 0x803c # macro
RKNPU_OFFSET_ENABLE_MASK = 0xf008 # macro
RKNPU_INT_CLEAR = 0x1ffff # macro
RKNPU_PC_DATA_EXTRA_AMOUNT = 4 # macro
def RKNPU_STR_HELPER(x):  # macro
   return #x
def RKNPU_GET_DRV_VERSION_CODE(MAJOR, MINOR, PATCHLEVEL):  # macro
   return (MAJOR*10000+MINOR*100+PATCHLEVEL)
def RKNPU_GET_DRV_VERSION_MAJOR(CODE):  # macro
   return (CODE/10000)
def RKNPU_GET_DRV_VERSION_MINOR(CODE):  # macro
   return ((CODE%10000)/100)
def RKNPU_GET_DRV_VERSION_PATCHLEVEL(CODE):  # macro
   return (CODE%100)
RKNPU_ACTION = 0x00 # macro
RKNPU_SUBMIT = 0x01 # macro
RKNPU_MEM_CREATE = 0x02 # macro
RKNPU_MEM_MAP = 0x03 # macro
RKNPU_MEM_DESTROY = 0x04 # macro
RKNPU_MEM_SYNC = 0x05 # macro
RKNPU_IOC_MAGIC = 'r' # macro
def RKNPU_IOW(nr, type):  # macro
   return _IOW('r',nr,type)
def RKNPU_IOR(nr, type):  # macro
   return _IOR('r',nr,type)
def RKNPU_IOWR(nr, type):  # macro
   return _IOWR('r',nr,type)

# values for enumeration 'e_rknpu_mem_type'
e_rknpu_mem_type__enumvalues = {
    0: 'RKNPU_MEM_CONTIGUOUS',
    1: 'RKNPU_MEM_NON_CONTIGUOUS',
    0: 'RKNPU_MEM_NON_CACHEABLE',
    2: 'RKNPU_MEM_CACHEABLE',
    4: 'RKNPU_MEM_WRITE_COMBINE',
    8: 'RKNPU_MEM_KERNEL_MAPPING',
    16: 'RKNPU_MEM_IOMMU',
    32: 'RKNPU_MEM_ZEROING',
    64: 'RKNPU_MEM_SECURE',
    128: 'RKNPU_MEM_NON_DMA32',
    256: 'RKNPU_MEM_TRY_ALLOC_SRAM',
    511: 'RKNPU_MEM_MASK',
}
RKNPU_MEM_CONTIGUOUS = 0
RKNPU_MEM_NON_CONTIGUOUS = 1
RKNPU_MEM_NON_CACHEABLE = 0
RKNPU_MEM_CACHEABLE = 2
RKNPU_MEM_WRITE_COMBINE = 4
RKNPU_MEM_KERNEL_MAPPING = 8
RKNPU_MEM_IOMMU = 16
RKNPU_MEM_ZEROING = 32
RKNPU_MEM_SECURE = 64
RKNPU_MEM_NON_DMA32 = 128
RKNPU_MEM_TRY_ALLOC_SRAM = 256
RKNPU_MEM_MASK = 511
e_rknpu_mem_type = ctypes.c_uint32 # enum

# values for enumeration 'e_rknpu_mem_sync_mode'
e_rknpu_mem_sync_mode__enumvalues = {
    1: 'RKNPU_MEM_SYNC_TO_DEVICE',
    2: 'RKNPU_MEM_SYNC_FROM_DEVICE',
    3: 'RKNPU_MEM_SYNC_MASK',
}
RKNPU_MEM_SYNC_TO_DEVICE = 1
RKNPU_MEM_SYNC_FROM_DEVICE = 2
RKNPU_MEM_SYNC_MASK = 3
e_rknpu_mem_sync_mode = ctypes.c_uint32 # enum

# values for enumeration 'e_rknpu_job_mode'
e_rknpu_job_mode__enumvalues = {
    0: 'RKNPU_JOB_SLAVE',
    1: 'RKNPU_JOB_PC',
    0: 'RKNPU_JOB_BLOCK',
    2: 'RKNPU_JOB_NONBLOCK',
    4: 'RKNPU_JOB_PINGPONG',
    8: 'RKNPU_JOB_FENCE_IN',
    16: 'RKNPU_JOB_FENCE_OUT',
    31: 'RKNPU_JOB_MASK',
}
RKNPU_JOB_SLAVE = 0
RKNPU_JOB_PC = 1
RKNPU_JOB_BLOCK = 0
RKNPU_JOB_NONBLOCK = 2
RKNPU_JOB_PINGPONG = 4
RKNPU_JOB_FENCE_IN = 8
RKNPU_JOB_FENCE_OUT = 16
RKNPU_JOB_MASK = 31
e_rknpu_job_mode = ctypes.c_uint32 # enum

# values for enumeration 'e_rknpu_action'
e_rknpu_action__enumvalues = {
    0: 'RKNPU_GET_HW_VERSION',
    1: 'RKNPU_GET_DRV_VERSION',
    2: 'RKNPU_GET_FREQ',
    3: 'RKNPU_SET_FREQ',
    4: 'RKNPU_GET_VOLT',
    5: 'RKNPU_SET_VOLT',
    6: 'RKNPU_ACT_RESET',
    7: 'RKNPU_GET_BW_PRIORITY',
    8: 'RKNPU_SET_BW_PRIORITY',
    9: 'RKNPU_GET_BW_EXPECT',
    10: 'RKNPU_SET_BW_EXPECT',
    11: 'RKNPU_GET_BW_TW',
    12: 'RKNPU_SET_BW_TW',
    13: 'RKNPU_ACT_CLR_TOTAL_RW_AMOUNT',
    14: 'RKNPU_GET_DT_WR_AMOUNT',
    15: 'RKNPU_GET_DT_RD_AMOUNT',
    16: 'RKNPU_GET_WT_RD_AMOUNT',
    17: 'RKNPU_GET_TOTAL_RW_AMOUNT',
    18: 'RKNPU_GET_IOMMU_EN',
    19: 'RKNPU_SET_PROC_NICE',
    20: 'RKNPU_POWER_ON',
    21: 'RKNPU_POWER_OFF',
    22: 'RKNPU_GET_TOTAL_SRAM_SIZE',
    23: 'RKNPU_GET_FREE_SRAM_SIZE',
}
RKNPU_GET_HW_VERSION = 0
RKNPU_GET_DRV_VERSION = 1
RKNPU_GET_FREQ = 2
RKNPU_SET_FREQ = 3
RKNPU_GET_VOLT = 4
RKNPU_SET_VOLT = 5
RKNPU_ACT_RESET = 6
RKNPU_GET_BW_PRIORITY = 7
RKNPU_SET_BW_PRIORITY = 8
RKNPU_GET_BW_EXPECT = 9
RKNPU_SET_BW_EXPECT = 10
RKNPU_GET_BW_TW = 11
RKNPU_SET_BW_TW = 12
RKNPU_ACT_CLR_TOTAL_RW_AMOUNT = 13
RKNPU_GET_DT_WR_AMOUNT = 14
RKNPU_GET_DT_RD_AMOUNT = 15
RKNPU_GET_WT_RD_AMOUNT = 16
RKNPU_GET_TOTAL_RW_AMOUNT = 17
RKNPU_GET_IOMMU_EN = 18
RKNPU_SET_PROC_NICE = 19
RKNPU_POWER_ON = 20
RKNPU_POWER_OFF = 21
RKNPU_GET_TOTAL_SRAM_SIZE = 22
RKNPU_GET_FREE_SRAM_SIZE = 23
e_rknpu_action = ctypes.c_uint32 # enum
class struct_rknpu_mem_create(Structure):
    pass

struct_rknpu_mem_create._pack_ = 1 # source:False
struct_rknpu_mem_create._fields_ = [
    ('handle', ctypes.c_uint32),
    ('flags', ctypes.c_uint32),
    ('size', ctypes.c_uint64),
    ('obj_addr', ctypes.c_uint64),
    ('dma_addr', ctypes.c_uint64),
    ('sram_size', ctypes.c_uint64),
]

DRM_IOCTL_RKNPU_MEM_CREATE = DRM_IOWR ( 0x40 + 0x02 , struct_rknpu_mem_create ) # macro (from list)
IOCTL_RKNPU_MEM_CREATE = RKNPU_IOWR ( 0x02 , struct_rknpu_mem_create ) # macro (from list)
class struct_rknpu_mem_map(Structure):
    pass

struct_rknpu_mem_map._pack_ = 1 # source:False
struct_rknpu_mem_map._fields_ = [
    ('handle', ctypes.c_uint32),
    ('reserved', ctypes.c_uint32),
    ('offset', ctypes.c_uint64),
]

DRM_IOCTL_RKNPU_MEM_MAP = DRM_IOWR ( 0x40 + 0x03 , struct_rknpu_mem_map ) # macro (from list)
IOCTL_RKNPU_MEM_MAP = RKNPU_IOWR ( 0x03 , struct_rknpu_mem_map ) # macro (from list)
class struct_rknpu_mem_destroy(Structure):
    pass

struct_rknpu_mem_destroy._pack_ = 1 # source:False
struct_rknpu_mem_destroy._fields_ = [
    ('handle', ctypes.c_uint32),
    ('reserved', ctypes.c_uint32),
    ('obj_addr', ctypes.c_uint64),
]

DRM_IOCTL_RKNPU_MEM_DESTROY = DRM_IOWR ( 0x40 + 0x04 , struct_rknpu_mem_destroy ) # macro (from list)
IOCTL_RKNPU_MEM_DESTROY = RKNPU_IOWR ( 0x04 , struct_rknpu_mem_destroy ) # macro (from list)
class struct_rknpu_mem_sync(Structure):
    pass

struct_rknpu_mem_sync._pack_ = 1 # source:False
struct_rknpu_mem_sync._fields_ = [
    ('flags', ctypes.c_uint32),
    ('reserved', ctypes.c_uint32),
    ('obj_addr', ctypes.c_uint64),
    ('offset', ctypes.c_uint64),
    ('size', ctypes.c_uint64),
]

DRM_IOCTL_RKNPU_MEM_SYNC = DRM_IOWR ( 0x40 + 0x05 , struct_rknpu_mem_sync ) # macro (from list)
IOCTL_RKNPU_MEM_SYNC = RKNPU_IOWR ( 0x05 , struct_rknpu_mem_sync ) # macro (from list)
class struct_rknpu_task(Structure):
    pass

struct_rknpu_task._pack_ = 1 # source:True
struct_rknpu_task._fields_ = [
    ('flags', ctypes.c_uint32),
    ('op_idx', ctypes.c_uint32),
    ('enable_mask', ctypes.c_uint32),
    ('int_mask', ctypes.c_uint32),
    ('int_clear', ctypes.c_uint32),
    ('int_status', ctypes.c_uint32),
    ('regcfg_amount', ctypes.c_uint32),
    ('regcfg_offset', ctypes.c_uint32),
    ('regcmd_addr', ctypes.c_uint64),
]

class struct_rknpu_subcore_task(Structure):
    pass

struct_rknpu_subcore_task._pack_ = 1 # source:False
struct_rknpu_subcore_task._fields_ = [
    ('task_start', ctypes.c_uint32),
    ('task_number', ctypes.c_uint32),
]

class struct_rknpu_submit(Structure):
    pass

struct_rknpu_submit._pack_ = 1 # source:False
struct_rknpu_submit._fields_ = [
    ('flags', ctypes.c_uint32),
    ('timeout', ctypes.c_uint32),
    ('task_start', ctypes.c_uint32),
    ('task_number', ctypes.c_uint32),
    ('task_counter', ctypes.c_uint32),
    ('priority', ctypes.c_int32),
    ('task_obj_addr', ctypes.c_uint64),
    ('regcfg_obj_addr', ctypes.c_uint64),
    ('task_base_addr', ctypes.c_uint64),
    ('user_data', ctypes.c_uint64),
    ('core_mask', ctypes.c_uint32),
    ('fence_fd', ctypes.c_int32),
    ('subcore_task', struct_rknpu_subcore_task * 5),
]

DRM_IOCTL_RKNPU_SUBMIT = DRM_IOWR ( 0x40 + 0x01 , struct_rknpu_submit ) # macro (from list)
IOCTL_RKNPU_SUBMIT = RKNPU_IOWR ( 0x01 , struct_rknpu_submit ) # macro (from list)
class struct_rknpu_action(Structure):
    pass

struct_rknpu_action._pack_ = 1 # source:False
struct_rknpu_action._fields_ = [
    ('flags', ctypes.c_uint32),
    ('value', ctypes.c_uint32),
]

DRM_IOCTL_RKNPU_ACTION = DRM_IOWR ( 0x40 + 0x00 , struct_rknpu_action ) # macro (from list)
IOCTL_RKNPU_ACTION = RKNPU_IOWR ( 0x00 , struct_rknpu_action ) # macro (from list)
__all__ = \
    ['CNA', 'CNA_CBUF_CON0_DATA_BANK',
    'CNA_CBUF_CON0_DATA_BANK__MASK', 'CNA_CBUF_CON0_DATA_BANK__SHIFT',
    'CNA_CBUF_CON0_DATA_REUSE', 'CNA_CBUF_CON0_DATA_REUSE__MASK',
    'CNA_CBUF_CON0_DATA_REUSE__SHIFT', 'CNA_CBUF_CON0_FC_DATA_BANK',
    'CNA_CBUF_CON0_FC_DATA_BANK__MASK',
    'CNA_CBUF_CON0_FC_DATA_BANK__SHIFT', 'CNA_CBUF_CON0_RESERVED_0',
    'CNA_CBUF_CON0_RESERVED_0__MASK',
    'CNA_CBUF_CON0_RESERVED_0__SHIFT', 'CNA_CBUF_CON0_RESERVED_1',
    'CNA_CBUF_CON0_RESERVED_1__MASK',
    'CNA_CBUF_CON0_RESERVED_1__SHIFT', 'CNA_CBUF_CON0_WEIGHT_BANK',
    'CNA_CBUF_CON0_WEIGHT_BANK__MASK',
    'CNA_CBUF_CON0_WEIGHT_BANK__SHIFT', 'CNA_CBUF_CON0_WEIGHT_REUSE',
    'CNA_CBUF_CON0_WEIGHT_REUSE__MASK',
    'CNA_CBUF_CON0_WEIGHT_REUSE__SHIFT', 'CNA_CBUF_CON1_DATA_ENTRIES',
    'CNA_CBUF_CON1_DATA_ENTRIES__MASK',
    'CNA_CBUF_CON1_DATA_ENTRIES__SHIFT', 'CNA_CBUF_CON1_RESERVED_0',
    'CNA_CBUF_CON1_RESERVED_0__MASK',
    'CNA_CBUF_CON1_RESERVED_0__SHIFT',
    'CNA_CLK_GATE_CBUF_CS_DISABLE_CLKGATE',
    'CNA_CLK_GATE_CBUF_CS_DISABLE_CLKGATE__MASK',
    'CNA_CLK_GATE_CBUF_CS_DISABLE_CLKGATE__SHIFT',
    'CNA_CLK_GATE_CNA_FEATURE_DISABLE_CLKGATE',
    'CNA_CLK_GATE_CNA_FEATURE_DISABLE_CLKGATE__MASK',
    'CNA_CLK_GATE_CNA_FEATURE_DISABLE_CLKGATE__SHIFT',
    'CNA_CLK_GATE_CNA_WEIGHT_DISABLE_CLKGATE',
    'CNA_CLK_GATE_CNA_WEIGHT_DISABLE_CLKGATE__MASK',
    'CNA_CLK_GATE_CNA_WEIGHT_DISABLE_CLKGATE__SHIFT',
    'CNA_CLK_GATE_CSC_DISABLE_CLKGATE',
    'CNA_CLK_GATE_CSC_DISABLE_CLKGATE__MASK',
    'CNA_CLK_GATE_CSC_DISABLE_CLKGATE__SHIFT',
    'CNA_CLK_GATE_RESERVED_0', 'CNA_CLK_GATE_RESERVED_0__MASK',
    'CNA_CLK_GATE_RESERVED_0__SHIFT', 'CNA_CLK_GATE_RESERVED_1',
    'CNA_CLK_GATE_RESERVED_1__MASK', 'CNA_CLK_GATE_RESERVED_1__SHIFT',
    'CNA_CONV_CON1_ARGB_IN', 'CNA_CONV_CON1_ARGB_IN__MASK',
    'CNA_CONV_CON1_ARGB_IN__SHIFT', 'CNA_CONV_CON1_CONV_MODE',
    'CNA_CONV_CON1_CONV_MODE__MASK', 'CNA_CONV_CON1_CONV_MODE__SHIFT',
    'CNA_CONV_CON1_DECONV', 'CNA_CONV_CON1_DECONV__MASK',
    'CNA_CONV_CON1_DECONV__SHIFT', 'CNA_CONV_CON1_GROUP_LINE_OFF',
    'CNA_CONV_CON1_GROUP_LINE_OFF__MASK',
    'CNA_CONV_CON1_GROUP_LINE_OFF__SHIFT',
    'CNA_CONV_CON1_IN_PRECISION', 'CNA_CONV_CON1_IN_PRECISION__MASK',
    'CNA_CONV_CON1_IN_PRECISION__SHIFT', 'CNA_CONV_CON1_NONALIGN_DMA',
    'CNA_CONV_CON1_NONALIGN_DMA__MASK',
    'CNA_CONV_CON1_NONALIGN_DMA__SHIFT',
    'CNA_CONV_CON1_PROC_PRECISION',
    'CNA_CONV_CON1_PROC_PRECISION__MASK',
    'CNA_CONV_CON1_PROC_PRECISION__SHIFT', 'CNA_CONV_CON1_RESERVED_0',
    'CNA_CONV_CON1_RESERVED_0__MASK',
    'CNA_CONV_CON1_RESERVED_0__SHIFT', 'CNA_CONV_CON1_RESERVED_1',
    'CNA_CONV_CON1_RESERVED_1__MASK',
    'CNA_CONV_CON1_RESERVED_1__SHIFT', 'CNA_CONV_CON1_RESERVED_2',
    'CNA_CONV_CON1_RESERVED_2__MASK',
    'CNA_CONV_CON1_RESERVED_2__SHIFT', 'CNA_CONV_CON2_CMD_FIFO_SRST',
    'CNA_CONV_CON2_CMD_FIFO_SRST__MASK',
    'CNA_CONV_CON2_CMD_FIFO_SRST__SHIFT', 'CNA_CONV_CON2_CSC_DO_EN',
    'CNA_CONV_CON2_CSC_DO_EN__MASK', 'CNA_CONV_CON2_CSC_DO_EN__SHIFT',
    'CNA_CONV_CON2_CSC_WO_EN', 'CNA_CONV_CON2_CSC_WO_EN__MASK',
    'CNA_CONV_CON2_CSC_WO_EN__SHIFT', 'CNA_CONV_CON2_FEATURE_GRAINS',
    'CNA_CONV_CON2_FEATURE_GRAINS__MASK',
    'CNA_CONV_CON2_FEATURE_GRAINS__SHIFT',
    'CNA_CONV_CON2_KERNEL_GROUP', 'CNA_CONV_CON2_KERNEL_GROUP__MASK',
    'CNA_CONV_CON2_KERNEL_GROUP__SHIFT', 'CNA_CONV_CON2_RESERVED_0',
    'CNA_CONV_CON2_RESERVED_0__MASK',
    'CNA_CONV_CON2_RESERVED_0__SHIFT', 'CNA_CONV_CON2_RESERVED_1',
    'CNA_CONV_CON2_RESERVED_1__MASK',
    'CNA_CONV_CON2_RESERVED_1__SHIFT', 'CNA_CONV_CON2_RESERVED_2',
    'CNA_CONV_CON2_RESERVED_2__MASK',
    'CNA_CONV_CON2_RESERVED_2__SHIFT',
    'CNA_CONV_CON3_ATROUS_X_DILATION',
    'CNA_CONV_CON3_ATROUS_X_DILATION__MASK',
    'CNA_CONV_CON3_ATROUS_X_DILATION__SHIFT',
    'CNA_CONV_CON3_ATROUS_Y_DILATION',
    'CNA_CONV_CON3_ATROUS_Y_DILATION__MASK',
    'CNA_CONV_CON3_ATROUS_Y_DILATION__SHIFT',
    'CNA_CONV_CON3_CONV_X_STRIDE',
    'CNA_CONV_CON3_CONV_X_STRIDE__MASK',
    'CNA_CONV_CON3_CONV_X_STRIDE__SHIFT',
    'CNA_CONV_CON3_CONV_Y_STRIDE',
    'CNA_CONV_CON3_CONV_Y_STRIDE__MASK',
    'CNA_CONV_CON3_CONV_Y_STRIDE__SHIFT',
    'CNA_CONV_CON3_DECONV_X_STRIDE',
    'CNA_CONV_CON3_DECONV_X_STRIDE__MASK',
    'CNA_CONV_CON3_DECONV_X_STRIDE__SHIFT',
    'CNA_CONV_CON3_DECONV_Y_STRIDE',
    'CNA_CONV_CON3_DECONV_Y_STRIDE__MASK',
    'CNA_CONV_CON3_DECONV_Y_STRIDE__SHIFT', 'CNA_CONV_CON3_NN_MODE',
    'CNA_CONV_CON3_NN_MODE__MASK', 'CNA_CONV_CON3_NN_MODE__SHIFT',
    'CNA_CONV_CON3_RESERVED_0', 'CNA_CONV_CON3_RESERVED_0__MASK',
    'CNA_CONV_CON3_RESERVED_0__SHIFT', 'CNA_CONV_CON3_RESERVED_1',
    'CNA_CONV_CON3_RESERVED_1__MASK',
    'CNA_CONV_CON3_RESERVED_1__SHIFT', 'CNA_CONV_CON3_RESERVED_2',
    'CNA_CONV_CON3_RESERVED_2__MASK',
    'CNA_CONV_CON3_RESERVED_2__SHIFT', 'CNA_CONV_CON3_RESERVED_3',
    'CNA_CONV_CON3_RESERVED_3__MASK',
    'CNA_CONV_CON3_RESERVED_3__SHIFT', 'CNA_CVT_CON0_CVT_BYPASS',
    'CNA_CVT_CON0_CVT_BYPASS__MASK', 'CNA_CVT_CON0_CVT_BYPASS__SHIFT',
    'CNA_CVT_CON0_CVT_TRUNCATE_0',
    'CNA_CVT_CON0_CVT_TRUNCATE_0__MASK',
    'CNA_CVT_CON0_CVT_TRUNCATE_0__SHIFT',
    'CNA_CVT_CON0_CVT_TRUNCATE_1',
    'CNA_CVT_CON0_CVT_TRUNCATE_1__MASK',
    'CNA_CVT_CON0_CVT_TRUNCATE_1__SHIFT',
    'CNA_CVT_CON0_CVT_TRUNCATE_2',
    'CNA_CVT_CON0_CVT_TRUNCATE_2__MASK',
    'CNA_CVT_CON0_CVT_TRUNCATE_2__SHIFT',
    'CNA_CVT_CON0_CVT_TRUNCATE_3',
    'CNA_CVT_CON0_CVT_TRUNCATE_3__MASK',
    'CNA_CVT_CON0_CVT_TRUNCATE_3__SHIFT', 'CNA_CVT_CON0_CVT_TYPE',
    'CNA_CVT_CON0_CVT_TYPE__MASK', 'CNA_CVT_CON0_CVT_TYPE__SHIFT',
    'CNA_CVT_CON0_DATA_SIGN', 'CNA_CVT_CON0_DATA_SIGN__MASK',
    'CNA_CVT_CON0_DATA_SIGN__SHIFT', 'CNA_CVT_CON0_RESERVED_0',
    'CNA_CVT_CON0_RESERVED_0__MASK', 'CNA_CVT_CON0_RESERVED_0__SHIFT',
    'CNA_CVT_CON0_ROUND_TYPE', 'CNA_CVT_CON0_ROUND_TYPE__MASK',
    'CNA_CVT_CON0_ROUND_TYPE__SHIFT', 'CNA_CVT_CON1_CVT_OFFSET0',
    'CNA_CVT_CON1_CVT_OFFSET0__MASK',
    'CNA_CVT_CON1_CVT_OFFSET0__SHIFT', 'CNA_CVT_CON1_CVT_SCALE0',
    'CNA_CVT_CON1_CVT_SCALE0__MASK', 'CNA_CVT_CON1_CVT_SCALE0__SHIFT',
    'CNA_CVT_CON2_CVT_OFFSET1', 'CNA_CVT_CON2_CVT_OFFSET1__MASK',
    'CNA_CVT_CON2_CVT_OFFSET1__SHIFT', 'CNA_CVT_CON2_CVT_SCALE1',
    'CNA_CVT_CON2_CVT_SCALE1__MASK', 'CNA_CVT_CON2_CVT_SCALE1__SHIFT',
    'CNA_CVT_CON3_CVT_OFFSET2', 'CNA_CVT_CON3_CVT_OFFSET2__MASK',
    'CNA_CVT_CON3_CVT_OFFSET2__SHIFT', 'CNA_CVT_CON3_CVT_SCALE2',
    'CNA_CVT_CON3_CVT_SCALE2__MASK', 'CNA_CVT_CON3_CVT_SCALE2__SHIFT',
    'CNA_CVT_CON4_CVT_OFFSET3', 'CNA_CVT_CON4_CVT_OFFSET3__MASK',
    'CNA_CVT_CON4_CVT_OFFSET3__SHIFT', 'CNA_CVT_CON4_CVT_SCALE3',
    'CNA_CVT_CON4_CVT_SCALE3__MASK', 'CNA_CVT_CON4_CVT_SCALE3__SHIFT',
    'CNA_CVT_CON5_PER_CHANNEL_CVT_EN',
    'CNA_CVT_CON5_PER_CHANNEL_CVT_EN__MASK',
    'CNA_CVT_CON5_PER_CHANNEL_CVT_EN__SHIFT',
    'CNA_DATA_SIZE0_DATAIN_HEIGHT',
    'CNA_DATA_SIZE0_DATAIN_HEIGHT__MASK',
    'CNA_DATA_SIZE0_DATAIN_HEIGHT__SHIFT',
    'CNA_DATA_SIZE0_DATAIN_WIDTH',
    'CNA_DATA_SIZE0_DATAIN_WIDTH__MASK',
    'CNA_DATA_SIZE0_DATAIN_WIDTH__SHIFT', 'CNA_DATA_SIZE0_RESERVED_0',
    'CNA_DATA_SIZE0_RESERVED_0__MASK',
    'CNA_DATA_SIZE0_RESERVED_0__SHIFT', 'CNA_DATA_SIZE0_RESERVED_1',
    'CNA_DATA_SIZE0_RESERVED_1__MASK',
    'CNA_DATA_SIZE0_RESERVED_1__SHIFT',
    'CNA_DATA_SIZE1_DATAIN_CHANNEL',
    'CNA_DATA_SIZE1_DATAIN_CHANNEL_REAL',
    'CNA_DATA_SIZE1_DATAIN_CHANNEL_REAL__MASK',
    'CNA_DATA_SIZE1_DATAIN_CHANNEL_REAL__SHIFT',
    'CNA_DATA_SIZE1_DATAIN_CHANNEL__MASK',
    'CNA_DATA_SIZE1_DATAIN_CHANNEL__SHIFT',
    'CNA_DATA_SIZE1_RESERVED_0', 'CNA_DATA_SIZE1_RESERVED_0__MASK',
    'CNA_DATA_SIZE1_RESERVED_0__SHIFT',
    'CNA_DATA_SIZE2_DATAOUT_WIDTH',
    'CNA_DATA_SIZE2_DATAOUT_WIDTH__MASK',
    'CNA_DATA_SIZE2_DATAOUT_WIDTH__SHIFT',
    'CNA_DATA_SIZE2_RESERVED_0', 'CNA_DATA_SIZE2_RESERVED_0__MASK',
    'CNA_DATA_SIZE2_RESERVED_0__SHIFT',
    'CNA_DATA_SIZE3_DATAOUT_ATOMICS',
    'CNA_DATA_SIZE3_DATAOUT_ATOMICS__MASK',
    'CNA_DATA_SIZE3_DATAOUT_ATOMICS__SHIFT',
    'CNA_DATA_SIZE3_RESERVED_0', 'CNA_DATA_SIZE3_RESERVED_0__MASK',
    'CNA_DATA_SIZE3_RESERVED_0__SHIFT', 'CNA_DATA_SIZE3_SURF_MODE',
    'CNA_DATA_SIZE3_SURF_MODE__MASK',
    'CNA_DATA_SIZE3_SURF_MODE__SHIFT',
    'CNA_DCOMP_ADDR0_DECOMPRESS_ADDR0',
    'CNA_DCOMP_ADDR0_DECOMPRESS_ADDR0__MASK',
    'CNA_DCOMP_ADDR0_DECOMPRESS_ADDR0__SHIFT',
    'CNA_DCOMP_AMOUNT0_DCOMP_AMOUNT0',
    'CNA_DCOMP_AMOUNT0_DCOMP_AMOUNT0__MASK',
    'CNA_DCOMP_AMOUNT0_DCOMP_AMOUNT0__SHIFT',
    'CNA_DCOMP_AMOUNT10_DCOMP_AMOUNT10',
    'CNA_DCOMP_AMOUNT10_DCOMP_AMOUNT10__MASK',
    'CNA_DCOMP_AMOUNT10_DCOMP_AMOUNT10__SHIFT',
    'CNA_DCOMP_AMOUNT11_DCOMP_AMOUNT11',
    'CNA_DCOMP_AMOUNT11_DCOMP_AMOUNT11__MASK',
    'CNA_DCOMP_AMOUNT11_DCOMP_AMOUNT11__SHIFT',
    'CNA_DCOMP_AMOUNT12_DCOMP_AMOUNT12',
    'CNA_DCOMP_AMOUNT12_DCOMP_AMOUNT12__MASK',
    'CNA_DCOMP_AMOUNT12_DCOMP_AMOUNT12__SHIFT',
    'CNA_DCOMP_AMOUNT13_DCOMP_AMOUNT13',
    'CNA_DCOMP_AMOUNT13_DCOMP_AMOUNT13__MASK',
    'CNA_DCOMP_AMOUNT13_DCOMP_AMOUNT13__SHIFT',
    'CNA_DCOMP_AMOUNT14_DCOMP_AMOUNT14',
    'CNA_DCOMP_AMOUNT14_DCOMP_AMOUNT14__MASK',
    'CNA_DCOMP_AMOUNT14_DCOMP_AMOUNT14__SHIFT',
    'CNA_DCOMP_AMOUNT15_DCOMP_AMOUNT15',
    'CNA_DCOMP_AMOUNT15_DCOMP_AMOUNT15__MASK',
    'CNA_DCOMP_AMOUNT15_DCOMP_AMOUNT15__SHIFT',
    'CNA_DCOMP_AMOUNT1_DCOMP_AMOUNT1',
    'CNA_DCOMP_AMOUNT1_DCOMP_AMOUNT1__MASK',
    'CNA_DCOMP_AMOUNT1_DCOMP_AMOUNT1__SHIFT',
    'CNA_DCOMP_AMOUNT2_DCOMP_AMOUNT2',
    'CNA_DCOMP_AMOUNT2_DCOMP_AMOUNT2__MASK',
    'CNA_DCOMP_AMOUNT2_DCOMP_AMOUNT2__SHIFT',
    'CNA_DCOMP_AMOUNT3_DCOMP_AMOUNT3',
    'CNA_DCOMP_AMOUNT3_DCOMP_AMOUNT3__MASK',
    'CNA_DCOMP_AMOUNT3_DCOMP_AMOUNT3__SHIFT',
    'CNA_DCOMP_AMOUNT4_DCOMP_AMOUNT4',
    'CNA_DCOMP_AMOUNT4_DCOMP_AMOUNT4__MASK',
    'CNA_DCOMP_AMOUNT4_DCOMP_AMOUNT4__SHIFT',
    'CNA_DCOMP_AMOUNT5_DCOMP_AMOUNT5',
    'CNA_DCOMP_AMOUNT5_DCOMP_AMOUNT5__MASK',
    'CNA_DCOMP_AMOUNT5_DCOMP_AMOUNT5__SHIFT',
    'CNA_DCOMP_AMOUNT6_DCOMP_AMOUNT6',
    'CNA_DCOMP_AMOUNT6_DCOMP_AMOUNT6__MASK',
    'CNA_DCOMP_AMOUNT6_DCOMP_AMOUNT6__SHIFT',
    'CNA_DCOMP_AMOUNT7_DCOMP_AMOUNT7',
    'CNA_DCOMP_AMOUNT7_DCOMP_AMOUNT7__MASK',
    'CNA_DCOMP_AMOUNT7_DCOMP_AMOUNT7__SHIFT',
    'CNA_DCOMP_AMOUNT8_DCOMP_AMOUNT8',
    'CNA_DCOMP_AMOUNT8_DCOMP_AMOUNT8__MASK',
    'CNA_DCOMP_AMOUNT8_DCOMP_AMOUNT8__SHIFT',
    'CNA_DCOMP_AMOUNT9_DCOMP_AMOUNT9',
    'CNA_DCOMP_AMOUNT9_DCOMP_AMOUNT9__MASK',
    'CNA_DCOMP_AMOUNT9_DCOMP_AMOUNT9__SHIFT',
    'CNA_DCOMP_CTRL_DECOMP_CONTROL',
    'CNA_DCOMP_CTRL_DECOMP_CONTROL__MASK',
    'CNA_DCOMP_CTRL_DECOMP_CONTROL__SHIFT',
    'CNA_DCOMP_CTRL_RESERVED_0', 'CNA_DCOMP_CTRL_RESERVED_0__MASK',
    'CNA_DCOMP_CTRL_RESERVED_0__SHIFT',
    'CNA_DCOMP_CTRL_WT_DEC_BYPASS',
    'CNA_DCOMP_CTRL_WT_DEC_BYPASS__MASK',
    'CNA_DCOMP_CTRL_WT_DEC_BYPASS__SHIFT',
    'CNA_DCOMP_REGNUM_DCOMP_REGNUM',
    'CNA_DCOMP_REGNUM_DCOMP_REGNUM__MASK',
    'CNA_DCOMP_REGNUM_DCOMP_REGNUM__SHIFT',
    'CNA_DMA_CON0_DATA_BURST_LEN',
    'CNA_DMA_CON0_DATA_BURST_LEN__MASK',
    'CNA_DMA_CON0_DATA_BURST_LEN__SHIFT', 'CNA_DMA_CON0_OV4K_BYPASS',
    'CNA_DMA_CON0_OV4K_BYPASS__MASK',
    'CNA_DMA_CON0_OV4K_BYPASS__SHIFT', 'CNA_DMA_CON0_RESERVED_0',
    'CNA_DMA_CON0_RESERVED_0__MASK', 'CNA_DMA_CON0_RESERVED_0__SHIFT',
    'CNA_DMA_CON0_RESERVED_1', 'CNA_DMA_CON0_RESERVED_1__MASK',
    'CNA_DMA_CON0_RESERVED_1__SHIFT', 'CNA_DMA_CON0_WEIGHT_BURST_LEN',
    'CNA_DMA_CON0_WEIGHT_BURST_LEN__MASK',
    'CNA_DMA_CON0_WEIGHT_BURST_LEN__SHIFT',
    'CNA_DMA_CON1_LINE_STRIDE', 'CNA_DMA_CON1_LINE_STRIDE__MASK',
    'CNA_DMA_CON1_LINE_STRIDE__SHIFT', 'CNA_DMA_CON1_RESERVED_0',
    'CNA_DMA_CON1_RESERVED_0__MASK', 'CNA_DMA_CON1_RESERVED_0__SHIFT',
    'CNA_DMA_CON2_RESERVED_0', 'CNA_DMA_CON2_RESERVED_0__MASK',
    'CNA_DMA_CON2_RESERVED_0__SHIFT', 'CNA_DMA_CON2_SURF_STRIDE',
    'CNA_DMA_CON2_SURF_STRIDE__MASK',
    'CNA_DMA_CON2_SURF_STRIDE__SHIFT', 'CNA_FC_CON0_FC_SKIP_DATA',
    'CNA_FC_CON0_FC_SKIP_DATA__MASK',
    'CNA_FC_CON0_FC_SKIP_DATA__SHIFT', 'CNA_FC_CON0_FC_SKIP_EN',
    'CNA_FC_CON0_FC_SKIP_EN__MASK', 'CNA_FC_CON0_FC_SKIP_EN__SHIFT',
    'CNA_FC_CON0_RESERVED_0', 'CNA_FC_CON0_RESERVED_0__MASK',
    'CNA_FC_CON0_RESERVED_0__SHIFT', 'CNA_FC_CON1_DATA_OFFSET',
    'CNA_FC_CON1_DATA_OFFSET__MASK', 'CNA_FC_CON1_DATA_OFFSET__SHIFT',
    'CNA_FC_CON1_RESERVED_0', 'CNA_FC_CON1_RESERVED_0__MASK',
    'CNA_FC_CON1_RESERVED_0__SHIFT', 'CNA_FC_CON2_RESERVED_0',
    'CNA_FC_CON2_RESERVED_0__MASK', 'CNA_FC_CON2_RESERVED_0__SHIFT',
    'CNA_FC_CON2_WEIGHT_OFFSET', 'CNA_FC_CON2_WEIGHT_OFFSET__MASK',
    'CNA_FC_CON2_WEIGHT_OFFSET__SHIFT',
    'CNA_FC_DATA_SIZE0_DMA_HEIGHT',
    'CNA_FC_DATA_SIZE0_DMA_HEIGHT__MASK',
    'CNA_FC_DATA_SIZE0_DMA_HEIGHT__SHIFT',
    'CNA_FC_DATA_SIZE0_DMA_WIDTH',
    'CNA_FC_DATA_SIZE0_DMA_WIDTH__MASK',
    'CNA_FC_DATA_SIZE0_DMA_WIDTH__SHIFT',
    'CNA_FC_DATA_SIZE0_RESERVED_0',
    'CNA_FC_DATA_SIZE0_RESERVED_0__MASK',
    'CNA_FC_DATA_SIZE0_RESERVED_0__SHIFT',
    'CNA_FC_DATA_SIZE0_RESERVED_1',
    'CNA_FC_DATA_SIZE0_RESERVED_1__MASK',
    'CNA_FC_DATA_SIZE0_RESERVED_1__SHIFT',
    'CNA_FC_DATA_SIZE1_DMA_CHANNEL',
    'CNA_FC_DATA_SIZE1_DMA_CHANNEL__MASK',
    'CNA_FC_DATA_SIZE1_DMA_CHANNEL__SHIFT',
    'CNA_FC_DATA_SIZE1_RESERVED_0',
    'CNA_FC_DATA_SIZE1_RESERVED_0__MASK',
    'CNA_FC_DATA_SIZE1_RESERVED_0__SHIFT',
    'CNA_FEATURE_DATA_ADDR_FEATURE_BASE_ADDR',
    'CNA_FEATURE_DATA_ADDR_FEATURE_BASE_ADDR__MASK',
    'CNA_FEATURE_DATA_ADDR_FEATURE_BASE_ADDR__SHIFT',
    'CNA_OPERATION_ENABLE_OP_EN', 'CNA_OPERATION_ENABLE_OP_EN__MASK',
    'CNA_OPERATION_ENABLE_OP_EN__SHIFT',
    'CNA_OPERATION_ENABLE_RESERVED_0',
    'CNA_OPERATION_ENABLE_RESERVED_0__MASK',
    'CNA_OPERATION_ENABLE_RESERVED_0__SHIFT', 'CNA_PAD_CON0_PAD_LEFT',
    'CNA_PAD_CON0_PAD_LEFT__MASK', 'CNA_PAD_CON0_PAD_LEFT__SHIFT',
    'CNA_PAD_CON0_PAD_TOP', 'CNA_PAD_CON0_PAD_TOP__MASK',
    'CNA_PAD_CON0_PAD_TOP__SHIFT', 'CNA_PAD_CON0_RESERVED_0',
    'CNA_PAD_CON0_RESERVED_0__MASK', 'CNA_PAD_CON0_RESERVED_0__SHIFT',
    'CNA_PAD_CON1_PAD_VALUE', 'CNA_PAD_CON1_PAD_VALUE__MASK',
    'CNA_PAD_CON1_PAD_VALUE__SHIFT', 'CNA_S_POINTER_EXECUTER',
    'CNA_S_POINTER_EXECUTER_PP_CLEAR',
    'CNA_S_POINTER_EXECUTER_PP_CLEAR__MASK',
    'CNA_S_POINTER_EXECUTER_PP_CLEAR__SHIFT',
    'CNA_S_POINTER_EXECUTER_PP_EN',
    'CNA_S_POINTER_EXECUTER_PP_EN__MASK',
    'CNA_S_POINTER_EXECUTER_PP_EN__SHIFT',
    'CNA_S_POINTER_EXECUTER__MASK', 'CNA_S_POINTER_EXECUTER__SHIFT',
    'CNA_S_POINTER_POINTER', 'CNA_S_POINTER_POINTER_PP_CLEAR',
    'CNA_S_POINTER_POINTER_PP_CLEAR__MASK',
    'CNA_S_POINTER_POINTER_PP_CLEAR__SHIFT',
    'CNA_S_POINTER_POINTER_PP_EN',
    'CNA_S_POINTER_POINTER_PP_EN__MASK',
    'CNA_S_POINTER_POINTER_PP_EN__SHIFT',
    'CNA_S_POINTER_POINTER_PP_MODE',
    'CNA_S_POINTER_POINTER_PP_MODE__MASK',
    'CNA_S_POINTER_POINTER_PP_MODE__SHIFT',
    'CNA_S_POINTER_POINTER__MASK', 'CNA_S_POINTER_POINTER__SHIFT',
    'CNA_S_POINTER_RESERVED_0', 'CNA_S_POINTER_RESERVED_0__MASK',
    'CNA_S_POINTER_RESERVED_0__SHIFT', 'CNA_S_POINTER_RESERVED_1',
    'CNA_S_POINTER_RESERVED_1__MASK',
    'CNA_S_POINTER_RESERVED_1__SHIFT', 'CNA_S_STATUS_RESERVED_0',
    'CNA_S_STATUS_RESERVED_0__MASK', 'CNA_S_STATUS_RESERVED_0__SHIFT',
    'CNA_S_STATUS_RESERVED_1', 'CNA_S_STATUS_RESERVED_1__MASK',
    'CNA_S_STATUS_RESERVED_1__SHIFT', 'CNA_S_STATUS_STATUS_0',
    'CNA_S_STATUS_STATUS_0__MASK', 'CNA_S_STATUS_STATUS_0__SHIFT',
    'CNA_S_STATUS_STATUS_1', 'CNA_S_STATUS_STATUS_1__MASK',
    'CNA_S_STATUS_STATUS_1__SHIFT', 'CNA_WEIGHT_SIZE0_WEIGHT_BYTES',
    'CNA_WEIGHT_SIZE0_WEIGHT_BYTES__MASK',
    'CNA_WEIGHT_SIZE0_WEIGHT_BYTES__SHIFT',
    'CNA_WEIGHT_SIZE1_RESERVED_0',
    'CNA_WEIGHT_SIZE1_RESERVED_0__MASK',
    'CNA_WEIGHT_SIZE1_RESERVED_0__SHIFT',
    'CNA_WEIGHT_SIZE1_WEIGHT_BYTES_PER_KERNEL',
    'CNA_WEIGHT_SIZE1_WEIGHT_BYTES_PER_KERNEL__MASK',
    'CNA_WEIGHT_SIZE1_WEIGHT_BYTES_PER_KERNEL__SHIFT',
    'CNA_WEIGHT_SIZE2_RESERVED_0',
    'CNA_WEIGHT_SIZE2_RESERVED_0__MASK',
    'CNA_WEIGHT_SIZE2_RESERVED_0__SHIFT',
    'CNA_WEIGHT_SIZE2_RESERVED_1',
    'CNA_WEIGHT_SIZE2_RESERVED_1__MASK',
    'CNA_WEIGHT_SIZE2_RESERVED_1__SHIFT',
    'CNA_WEIGHT_SIZE2_RESERVED_2',
    'CNA_WEIGHT_SIZE2_RESERVED_2__MASK',
    'CNA_WEIGHT_SIZE2_RESERVED_2__SHIFT',
    'CNA_WEIGHT_SIZE2_WEIGHT_HEIGHT',
    'CNA_WEIGHT_SIZE2_WEIGHT_HEIGHT__MASK',
    'CNA_WEIGHT_SIZE2_WEIGHT_HEIGHT__SHIFT',
    'CNA_WEIGHT_SIZE2_WEIGHT_KERNELS',
    'CNA_WEIGHT_SIZE2_WEIGHT_KERNELS__MASK',
    'CNA_WEIGHT_SIZE2_WEIGHT_KERNELS__SHIFT',
    'CNA_WEIGHT_SIZE2_WEIGHT_WIDTH',
    'CNA_WEIGHT_SIZE2_WEIGHT_WIDTH__MASK',
    'CNA_WEIGHT_SIZE2_WEIGHT_WIDTH__SHIFT', 'CORE',
    'CORE_CLIP_TRUNCATE_CLIP_TRUNCATE',
    'CORE_CLIP_TRUNCATE_CLIP_TRUNCATE__MASK',
    'CORE_CLIP_TRUNCATE_CLIP_TRUNCATE__SHIFT',
    'CORE_CLIP_TRUNCATE_RESERVED_0',
    'CORE_CLIP_TRUNCATE_RESERVED_0__MASK',
    'CORE_CLIP_TRUNCATE_RESERVED_0__SHIFT',
    'CORE_CLIP_TRUNCATE_RESERVED_1',
    'CORE_CLIP_TRUNCATE_RESERVED_1__MASK',
    'CORE_CLIP_TRUNCATE_RESERVED_1__SHIFT',
    'CORE_CLIP_TRUNCATE_ROUND_TYPE',
    'CORE_CLIP_TRUNCATE_ROUND_TYPE__MASK',
    'CORE_CLIP_TRUNCATE_ROUND_TYPE__SHIFT',
    'CORE_DATAOUT_SIZE_0_DATAOUT_HEIGHT',
    'CORE_DATAOUT_SIZE_0_DATAOUT_HEIGHT__MASK',
    'CORE_DATAOUT_SIZE_0_DATAOUT_HEIGHT__SHIFT',
    'CORE_DATAOUT_SIZE_0_DATAOUT_WIDTH',
    'CORE_DATAOUT_SIZE_0_DATAOUT_WIDTH__MASK',
    'CORE_DATAOUT_SIZE_0_DATAOUT_WIDTH__SHIFT',
    'CORE_DATAOUT_SIZE_1_DATAOUT_CHANNEL',
    'CORE_DATAOUT_SIZE_1_DATAOUT_CHANNEL__MASK',
    'CORE_DATAOUT_SIZE_1_DATAOUT_CHANNEL__SHIFT',
    'CORE_DATAOUT_SIZE_1_RESERVED_0',
    'CORE_DATAOUT_SIZE_1_RESERVED_0__MASK',
    'CORE_DATAOUT_SIZE_1_RESERVED_0__SHIFT',
    'CORE_MAC_GATING_RESERVED_0', 'CORE_MAC_GATING_RESERVED_0__MASK',
    'CORE_MAC_GATING_RESERVED_0__SHIFT', 'CORE_MAC_GATING_SLCG_OP_EN',
    'CORE_MAC_GATING_SLCG_OP_EN__MASK',
    'CORE_MAC_GATING_SLCG_OP_EN__SHIFT', 'CORE_MISC_CFG_DW_EN',
    'CORE_MISC_CFG_DW_EN__MASK', 'CORE_MISC_CFG_DW_EN__SHIFT',
    'CORE_MISC_CFG_PROC_PRECISION',
    'CORE_MISC_CFG_PROC_PRECISION__MASK',
    'CORE_MISC_CFG_PROC_PRECISION__SHIFT', 'CORE_MISC_CFG_QD_EN',
    'CORE_MISC_CFG_QD_EN__MASK', 'CORE_MISC_CFG_QD_EN__SHIFT',
    'CORE_MISC_CFG_RESERVED_0', 'CORE_MISC_CFG_RESERVED_0__MASK',
    'CORE_MISC_CFG_RESERVED_0__SHIFT', 'CORE_MISC_CFG_RESERVED_1',
    'CORE_MISC_CFG_RESERVED_1__MASK',
    'CORE_MISC_CFG_RESERVED_1__SHIFT', 'CORE_MISC_CFG_RESERVED_2',
    'CORE_MISC_CFG_RESERVED_2__MASK',
    'CORE_MISC_CFG_RESERVED_2__SHIFT', 'CORE_MISC_CFG_SOFT_GATING',
    'CORE_MISC_CFG_SOFT_GATING__MASK',
    'CORE_MISC_CFG_SOFT_GATING__SHIFT', 'CORE_OPERATION_ENABLE_OP_EN',
    'CORE_OPERATION_ENABLE_OP_EN__MASK',
    'CORE_OPERATION_ENABLE_OP_EN__SHIFT',
    'CORE_OPERATION_ENABLE_RESERVED_0',
    'CORE_OPERATION_ENABLE_RESERVED_0__MASK',
    'CORE_OPERATION_ENABLE_RESERVED_0__SHIFT',
    'CORE_S_POINTER_EXECUTER', 'CORE_S_POINTER_EXECUTER_PP_CLEAR',
    'CORE_S_POINTER_EXECUTER_PP_CLEAR__MASK',
    'CORE_S_POINTER_EXECUTER_PP_CLEAR__SHIFT',
    'CORE_S_POINTER_EXECUTER_PP_EN',
    'CORE_S_POINTER_EXECUTER_PP_EN__MASK',
    'CORE_S_POINTER_EXECUTER_PP_EN__SHIFT',
    'CORE_S_POINTER_EXECUTER__MASK', 'CORE_S_POINTER_EXECUTER__SHIFT',
    'CORE_S_POINTER_POINTER', 'CORE_S_POINTER_POINTER_PP_CLEAR',
    'CORE_S_POINTER_POINTER_PP_CLEAR__MASK',
    'CORE_S_POINTER_POINTER_PP_CLEAR__SHIFT',
    'CORE_S_POINTER_POINTER_PP_EN',
    'CORE_S_POINTER_POINTER_PP_EN__MASK',
    'CORE_S_POINTER_POINTER_PP_EN__SHIFT',
    'CORE_S_POINTER_POINTER_PP_MODE',
    'CORE_S_POINTER_POINTER_PP_MODE__MASK',
    'CORE_S_POINTER_POINTER_PP_MODE__SHIFT',
    'CORE_S_POINTER_POINTER__MASK', 'CORE_S_POINTER_POINTER__SHIFT',
    'CORE_S_POINTER_RESERVED_0', 'CORE_S_POINTER_RESERVED_0__MASK',
    'CORE_S_POINTER_RESERVED_0__SHIFT', 'CORE_S_POINTER_RESERVED_1',
    'CORE_S_POINTER_RESERVED_1__MASK',
    'CORE_S_POINTER_RESERVED_1__SHIFT', 'CORE_S_STATUS_RESERVED_0',
    'CORE_S_STATUS_RESERVED_0__MASK',
    'CORE_S_STATUS_RESERVED_0__SHIFT', 'CORE_S_STATUS_RESERVED_1',
    'CORE_S_STATUS_RESERVED_1__MASK',
    'CORE_S_STATUS_RESERVED_1__SHIFT', 'CORE_S_STATUS_STATUS_0',
    'CORE_S_STATUS_STATUS_0__MASK', 'CORE_S_STATUS_STATUS_0__SHIFT',
    'CORE_S_STATUS_STATUS_1', 'CORE_S_STATUS_STATUS_1__MASK',
    'CORE_S_STATUS_STATUS_1__SHIFT', 'DDMA',
    'DDMA_CFG_DMA_ARB_RD_ARBIT_MODEL',
    'DDMA_CFG_DMA_ARB_RD_ARBIT_MODEL__MASK',
    'DDMA_CFG_DMA_ARB_RD_ARBIT_MODEL__SHIFT',
    'DDMA_CFG_DMA_ARB_RD_FIX_ARB',
    'DDMA_CFG_DMA_ARB_RD_FIX_ARB__MASK',
    'DDMA_CFG_DMA_ARB_RD_FIX_ARB__SHIFT',
    'DDMA_CFG_DMA_ARB_RESERVED_0',
    'DDMA_CFG_DMA_ARB_RESERVED_0__MASK',
    'DDMA_CFG_DMA_ARB_RESERVED_0__SHIFT',
    'DDMA_CFG_DMA_ARB_RESERVED_1',
    'DDMA_CFG_DMA_ARB_RESERVED_1__MASK',
    'DDMA_CFG_DMA_ARB_RESERVED_1__SHIFT',
    'DDMA_CFG_DMA_ARB_RESERVED_2',
    'DDMA_CFG_DMA_ARB_RESERVED_2__MASK',
    'DDMA_CFG_DMA_ARB_RESERVED_2__SHIFT',
    'DDMA_CFG_DMA_ARB_WR_ARBIT_MODEL',
    'DDMA_CFG_DMA_ARB_WR_ARBIT_MODEL__MASK',
    'DDMA_CFG_DMA_ARB_WR_ARBIT_MODEL__SHIFT',
    'DDMA_CFG_DMA_ARB_WR_FIX_ARB',
    'DDMA_CFG_DMA_ARB_WR_FIX_ARB__MASK',
    'DDMA_CFG_DMA_ARB_WR_FIX_ARB__SHIFT',
    'DDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR',
    'DDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR__MASK',
    'DDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR__SHIFT',
    'DDMA_CFG_DMA_FIFO_CLR_RESERVED_0',
    'DDMA_CFG_DMA_FIFO_CLR_RESERVED_0__MASK',
    'DDMA_CFG_DMA_FIFO_CLR_RESERVED_0__SHIFT',
    'DDMA_CFG_DMA_RD_CFG_RD_ARBURST',
    'DDMA_CFG_DMA_RD_CFG_RD_ARBURST__MASK',
    'DDMA_CFG_DMA_RD_CFG_RD_ARBURST__SHIFT',
    'DDMA_CFG_DMA_RD_CFG_RD_ARCACHE',
    'DDMA_CFG_DMA_RD_CFG_RD_ARCACHE__MASK',
    'DDMA_CFG_DMA_RD_CFG_RD_ARCACHE__SHIFT',
    'DDMA_CFG_DMA_RD_CFG_RD_ARLOCK',
    'DDMA_CFG_DMA_RD_CFG_RD_ARLOCK__MASK',
    'DDMA_CFG_DMA_RD_CFG_RD_ARLOCK__SHIFT',
    'DDMA_CFG_DMA_RD_CFG_RD_ARPROT',
    'DDMA_CFG_DMA_RD_CFG_RD_ARPROT__MASK',
    'DDMA_CFG_DMA_RD_CFG_RD_ARPROT__SHIFT',
    'DDMA_CFG_DMA_RD_CFG_RD_ARSIZE',
    'DDMA_CFG_DMA_RD_CFG_RD_ARSIZE__MASK',
    'DDMA_CFG_DMA_RD_CFG_RD_ARSIZE__SHIFT',
    'DDMA_CFG_DMA_RD_CFG_RESERVED_0',
    'DDMA_CFG_DMA_RD_CFG_RESERVED_0__MASK',
    'DDMA_CFG_DMA_RD_CFG_RESERVED_0__SHIFT',
    'DDMA_CFG_DMA_RD_QOS_RD_DPU_QOS',
    'DDMA_CFG_DMA_RD_QOS_RD_DPU_QOS__MASK',
    'DDMA_CFG_DMA_RD_QOS_RD_DPU_QOS__SHIFT',
    'DDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS',
    'DDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS__MASK',
    'DDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS__SHIFT',
    'DDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS',
    'DDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS__MASK',
    'DDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS__SHIFT',
    'DDMA_CFG_DMA_RD_QOS_RD_PC_QOS',
    'DDMA_CFG_DMA_RD_QOS_RD_PC_QOS__MASK',
    'DDMA_CFG_DMA_RD_QOS_RD_PC_QOS__SHIFT',
    'DDMA_CFG_DMA_RD_QOS_RD_PPU_QOS',
    'DDMA_CFG_DMA_RD_QOS_RD_PPU_QOS__MASK',
    'DDMA_CFG_DMA_RD_QOS_RD_PPU_QOS__SHIFT',
    'DDMA_CFG_DMA_RD_QOS_RESERVED_0',
    'DDMA_CFG_DMA_RD_QOS_RESERVED_0__MASK',
    'DDMA_CFG_DMA_RD_QOS_RESERVED_0__SHIFT',
    'DDMA_CFG_DMA_WR_CFG_RESERVED_0',
    'DDMA_CFG_DMA_WR_CFG_RESERVED_0__MASK',
    'DDMA_CFG_DMA_WR_CFG_RESERVED_0__SHIFT',
    'DDMA_CFG_DMA_WR_CFG_WR_AWBURST',
    'DDMA_CFG_DMA_WR_CFG_WR_AWBURST__MASK',
    'DDMA_CFG_DMA_WR_CFG_WR_AWBURST__SHIFT',
    'DDMA_CFG_DMA_WR_CFG_WR_AWCACHE',
    'DDMA_CFG_DMA_WR_CFG_WR_AWCACHE__MASK',
    'DDMA_CFG_DMA_WR_CFG_WR_AWCACHE__SHIFT',
    'DDMA_CFG_DMA_WR_CFG_WR_AWLOCK',
    'DDMA_CFG_DMA_WR_CFG_WR_AWLOCK__MASK',
    'DDMA_CFG_DMA_WR_CFG_WR_AWLOCK__SHIFT',
    'DDMA_CFG_DMA_WR_CFG_WR_AWPROT',
    'DDMA_CFG_DMA_WR_CFG_WR_AWPROT__MASK',
    'DDMA_CFG_DMA_WR_CFG_WR_AWPROT__SHIFT',
    'DDMA_CFG_DMA_WR_CFG_WR_AWSIZE',
    'DDMA_CFG_DMA_WR_CFG_WR_AWSIZE__MASK',
    'DDMA_CFG_DMA_WR_CFG_WR_AWSIZE__SHIFT',
    'DDMA_CFG_DMA_WSTRB_WR_WSTRB',
    'DDMA_CFG_DMA_WSTRB_WR_WSTRB__MASK',
    'DDMA_CFG_DMA_WSTRB_WR_WSTRB__SHIFT',
    'DDMA_CFG_ID_ERROR_RD_RESP_ID',
    'DDMA_CFG_ID_ERROR_RD_RESP_ID__MASK',
    'DDMA_CFG_ID_ERROR_RD_RESP_ID__SHIFT',
    'DDMA_CFG_ID_ERROR_RESERVED_0',
    'DDMA_CFG_ID_ERROR_RESERVED_0__MASK',
    'DDMA_CFG_ID_ERROR_RESERVED_0__SHIFT',
    'DDMA_CFG_ID_ERROR_RESERVED_1',
    'DDMA_CFG_ID_ERROR_RESERVED_1__MASK',
    'DDMA_CFG_ID_ERROR_RESERVED_1__SHIFT',
    'DDMA_CFG_ID_ERROR_WR_RESP_ID',
    'DDMA_CFG_ID_ERROR_WR_RESP_ID__MASK',
    'DDMA_CFG_ID_ERROR_WR_RESP_ID__SHIFT',
    'DDMA_CFG_OUTSTANDING_RD_OS_CNT',
    'DDMA_CFG_OUTSTANDING_RD_OS_CNT__MASK',
    'DDMA_CFG_OUTSTANDING_RD_OS_CNT__SHIFT',
    'DDMA_CFG_OUTSTANDING_RESERVED_0',
    'DDMA_CFG_OUTSTANDING_RESERVED_0__MASK',
    'DDMA_CFG_OUTSTANDING_RESERVED_0__SHIFT',
    'DDMA_CFG_OUTSTANDING_WR_OS_CNT',
    'DDMA_CFG_OUTSTANDING_WR_OS_CNT__MASK',
    'DDMA_CFG_OUTSTANDING_WR_OS_CNT__SHIFT', 'DDMA_CFG_STATUS_IDEL',
    'DDMA_CFG_STATUS_IDEL__MASK', 'DDMA_CFG_STATUS_IDEL__SHIFT',
    'DDMA_CFG_STATUS_RESERVED_0', 'DDMA_CFG_STATUS_RESERVED_0__MASK',
    'DDMA_CFG_STATUS_RESERVED_0__SHIFT', 'DDMA_CFG_STATUS_RESERVED_1',
    'DDMA_CFG_STATUS_RESERVED_1__MASK',
    'DDMA_CFG_STATUS_RESERVED_1__SHIFT',
    'DDMA_RD_WEIGHT_0_RD_WEIGHT_DPU',
    'DDMA_RD_WEIGHT_0_RD_WEIGHT_DPU__MASK',
    'DDMA_RD_WEIGHT_0_RD_WEIGHT_DPU__SHIFT',
    'DDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE',
    'DDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE__MASK',
    'DDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE__SHIFT',
    'DDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL',
    'DDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL__MASK',
    'DDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL__SHIFT',
    'DDMA_RD_WEIGHT_0_RD_WEIGHT_PDP',
    'DDMA_RD_WEIGHT_0_RD_WEIGHT_PDP__MASK',
    'DDMA_RD_WEIGHT_0_RD_WEIGHT_PDP__SHIFT',
    'DDMA_RD_WEIGHT_1_RD_WEIGHT_PC',
    'DDMA_RD_WEIGHT_1_RD_WEIGHT_PC__MASK',
    'DDMA_RD_WEIGHT_1_RD_WEIGHT_PC__SHIFT',
    'DDMA_RD_WEIGHT_1_RESERVED_0',
    'DDMA_RD_WEIGHT_1_RESERVED_0__MASK',
    'DDMA_RD_WEIGHT_1_RESERVED_0__SHIFT',
    'DDMA_WR_WEIGHT_0_RESERVED_0',
    'DDMA_WR_WEIGHT_0_RESERVED_0__MASK',
    'DDMA_WR_WEIGHT_0_RESERVED_0__SHIFT',
    'DDMA_WR_WEIGHT_0_WR_WEIGHT_DPU',
    'DDMA_WR_WEIGHT_0_WR_WEIGHT_DPU__MASK',
    'DDMA_WR_WEIGHT_0_WR_WEIGHT_DPU__SHIFT',
    'DDMA_WR_WEIGHT_0_WR_WEIGHT_PDP',
    'DDMA_WR_WEIGHT_0_WR_WEIGHT_PDP__MASK',
    'DDMA_WR_WEIGHT_0_WR_WEIGHT_PDP__SHIFT', 'DPU',
    'DPU_BN_ALU_CFG_BN_ALU_OPERAND',
    'DPU_BN_ALU_CFG_BN_ALU_OPERAND__MASK',
    'DPU_BN_ALU_CFG_BN_ALU_OPERAND__SHIFT', 'DPU_BN_CFG_BN_ALU_ALGO',
    'DPU_BN_CFG_BN_ALU_ALGO__MASK', 'DPU_BN_CFG_BN_ALU_ALGO__SHIFT',
    'DPU_BN_CFG_BN_ALU_BYPASS', 'DPU_BN_CFG_BN_ALU_BYPASS__MASK',
    'DPU_BN_CFG_BN_ALU_BYPASS__SHIFT', 'DPU_BN_CFG_BN_ALU_SRC',
    'DPU_BN_CFG_BN_ALU_SRC__MASK', 'DPU_BN_CFG_BN_ALU_SRC__SHIFT',
    'DPU_BN_CFG_BN_BYPASS', 'DPU_BN_CFG_BN_BYPASS__MASK',
    'DPU_BN_CFG_BN_BYPASS__SHIFT', 'DPU_BN_CFG_BN_MUL_BYPASS',
    'DPU_BN_CFG_BN_MUL_BYPASS__MASK',
    'DPU_BN_CFG_BN_MUL_BYPASS__SHIFT', 'DPU_BN_CFG_BN_MUL_PRELU',
    'DPU_BN_CFG_BN_MUL_PRELU__MASK', 'DPU_BN_CFG_BN_MUL_PRELU__SHIFT',
    'DPU_BN_CFG_BN_RELUX_EN', 'DPU_BN_CFG_BN_RELUX_EN__MASK',
    'DPU_BN_CFG_BN_RELUX_EN__SHIFT', 'DPU_BN_CFG_BN_RELU_BYPASS',
    'DPU_BN_CFG_BN_RELU_BYPASS__MASK',
    'DPU_BN_CFG_BN_RELU_BYPASS__SHIFT', 'DPU_BN_CFG_RESERVED_0',
    'DPU_BN_CFG_RESERVED_0__MASK', 'DPU_BN_CFG_RESERVED_0__SHIFT',
    'DPU_BN_CFG_RESERVED_1', 'DPU_BN_CFG_RESERVED_1__MASK',
    'DPU_BN_CFG_RESERVED_1__SHIFT', 'DPU_BN_CFG_RESERVED_2',
    'DPU_BN_CFG_RESERVED_2__MASK', 'DPU_BN_CFG_RESERVED_2__SHIFT',
    'DPU_BN_MUL_CFG_BN_MUL_OPERAND',
    'DPU_BN_MUL_CFG_BN_MUL_OPERAND__MASK',
    'DPU_BN_MUL_CFG_BN_MUL_OPERAND__SHIFT',
    'DPU_BN_MUL_CFG_BN_MUL_SHIFT_VALUE',
    'DPU_BN_MUL_CFG_BN_MUL_SHIFT_VALUE__MASK',
    'DPU_BN_MUL_CFG_BN_MUL_SHIFT_VALUE__SHIFT',
    'DPU_BN_MUL_CFG_BN_MUL_SRC', 'DPU_BN_MUL_CFG_BN_MUL_SRC__MASK',
    'DPU_BN_MUL_CFG_BN_MUL_SRC__SHIFT',
    'DPU_BN_MUL_CFG_BN_TRUNCATE_SRC',
    'DPU_BN_MUL_CFG_BN_TRUNCATE_SRC__MASK',
    'DPU_BN_MUL_CFG_BN_TRUNCATE_SRC__SHIFT',
    'DPU_BN_MUL_CFG_RESERVED_0', 'DPU_BN_MUL_CFG_RESERVED_0__MASK',
    'DPU_BN_MUL_CFG_RESERVED_0__SHIFT', 'DPU_BN_MUL_CFG_RESERVED_1',
    'DPU_BN_MUL_CFG_RESERVED_1__MASK',
    'DPU_BN_MUL_CFG_RESERVED_1__SHIFT',
    'DPU_BN_RELUX_CMP_VALUE_BN_RELUX_CMP_DAT',
    'DPU_BN_RELUX_CMP_VALUE_BN_RELUX_CMP_DAT__MASK',
    'DPU_BN_RELUX_CMP_VALUE_BN_RELUX_CMP_DAT__SHIFT',
    'DPU_BS_ALU_CFG_BS_ALU_OPERAND',
    'DPU_BS_ALU_CFG_BS_ALU_OPERAND__MASK',
    'DPU_BS_ALU_CFG_BS_ALU_OPERAND__SHIFT', 'DPU_BS_CFG_BS_ALU_ALGO',
    'DPU_BS_CFG_BS_ALU_ALGO__MASK', 'DPU_BS_CFG_BS_ALU_ALGO__SHIFT',
    'DPU_BS_CFG_BS_ALU_BYPASS', 'DPU_BS_CFG_BS_ALU_BYPASS__MASK',
    'DPU_BS_CFG_BS_ALU_BYPASS__SHIFT', 'DPU_BS_CFG_BS_ALU_SRC',
    'DPU_BS_CFG_BS_ALU_SRC__MASK', 'DPU_BS_CFG_BS_ALU_SRC__SHIFT',
    'DPU_BS_CFG_BS_BYPASS', 'DPU_BS_CFG_BS_BYPASS__MASK',
    'DPU_BS_CFG_BS_BYPASS__SHIFT', 'DPU_BS_CFG_BS_MUL_BYPASS',
    'DPU_BS_CFG_BS_MUL_BYPASS__MASK',
    'DPU_BS_CFG_BS_MUL_BYPASS__SHIFT', 'DPU_BS_CFG_BS_MUL_PRELU',
    'DPU_BS_CFG_BS_MUL_PRELU__MASK', 'DPU_BS_CFG_BS_MUL_PRELU__SHIFT',
    'DPU_BS_CFG_BS_RELUX_EN', 'DPU_BS_CFG_BS_RELUX_EN__MASK',
    'DPU_BS_CFG_BS_RELUX_EN__SHIFT', 'DPU_BS_CFG_BS_RELU_BYPASS',
    'DPU_BS_CFG_BS_RELU_BYPASS__MASK',
    'DPU_BS_CFG_BS_RELU_BYPASS__SHIFT', 'DPU_BS_CFG_RESERVED_0',
    'DPU_BS_CFG_RESERVED_0__MASK', 'DPU_BS_CFG_RESERVED_0__SHIFT',
    'DPU_BS_CFG_RESERVED_1', 'DPU_BS_CFG_RESERVED_1__MASK',
    'DPU_BS_CFG_RESERVED_1__SHIFT', 'DPU_BS_CFG_RESERVED_2',
    'DPU_BS_CFG_RESERVED_2__MASK', 'DPU_BS_CFG_RESERVED_2__SHIFT',
    'DPU_BS_MUL_CFG_BS_MUL_OPERAND',
    'DPU_BS_MUL_CFG_BS_MUL_OPERAND__MASK',
    'DPU_BS_MUL_CFG_BS_MUL_OPERAND__SHIFT',
    'DPU_BS_MUL_CFG_BS_MUL_SHIFT_VALUE',
    'DPU_BS_MUL_CFG_BS_MUL_SHIFT_VALUE__MASK',
    'DPU_BS_MUL_CFG_BS_MUL_SHIFT_VALUE__SHIFT',
    'DPU_BS_MUL_CFG_BS_MUL_SRC', 'DPU_BS_MUL_CFG_BS_MUL_SRC__MASK',
    'DPU_BS_MUL_CFG_BS_MUL_SRC__SHIFT',
    'DPU_BS_MUL_CFG_BS_TRUNCATE_SRC',
    'DPU_BS_MUL_CFG_BS_TRUNCATE_SRC__MASK',
    'DPU_BS_MUL_CFG_BS_TRUNCATE_SRC__SHIFT',
    'DPU_BS_MUL_CFG_RESERVED_0', 'DPU_BS_MUL_CFG_RESERVED_0__MASK',
    'DPU_BS_MUL_CFG_RESERVED_0__SHIFT', 'DPU_BS_MUL_CFG_RESERVED_1',
    'DPU_BS_MUL_CFG_RESERVED_1__MASK',
    'DPU_BS_MUL_CFG_RESERVED_1__SHIFT', 'DPU_BS_OW_CFG_OD_BYPASS',
    'DPU_BS_OW_CFG_OD_BYPASS__MASK', 'DPU_BS_OW_CFG_OD_BYPASS__SHIFT',
    'DPU_BS_OW_CFG_OW_SRC', 'DPU_BS_OW_CFG_OW_SRC__MASK',
    'DPU_BS_OW_CFG_OW_SRC__SHIFT', 'DPU_BS_OW_CFG_RESERVED_0',
    'DPU_BS_OW_CFG_RESERVED_0__MASK',
    'DPU_BS_OW_CFG_RESERVED_0__SHIFT', 'DPU_BS_OW_CFG_RGP_CNTER',
    'DPU_BS_OW_CFG_RGP_CNTER__MASK', 'DPU_BS_OW_CFG_RGP_CNTER__SHIFT',
    'DPU_BS_OW_CFG_SIZE_E_0', 'DPU_BS_OW_CFG_SIZE_E_0__MASK',
    'DPU_BS_OW_CFG_SIZE_E_0__SHIFT', 'DPU_BS_OW_CFG_SIZE_E_1',
    'DPU_BS_OW_CFG_SIZE_E_1__MASK', 'DPU_BS_OW_CFG_SIZE_E_1__SHIFT',
    'DPU_BS_OW_CFG_SIZE_E_2', 'DPU_BS_OW_CFG_SIZE_E_2__MASK',
    'DPU_BS_OW_CFG_SIZE_E_2__SHIFT', 'DPU_BS_OW_CFG_TP_ORG_EN',
    'DPU_BS_OW_CFG_TP_ORG_EN__MASK', 'DPU_BS_OW_CFG_TP_ORG_EN__SHIFT',
    'DPU_BS_OW_OP_OW_OP', 'DPU_BS_OW_OP_OW_OP__MASK',
    'DPU_BS_OW_OP_OW_OP__SHIFT', 'DPU_BS_OW_OP_RESERVED_0',
    'DPU_BS_OW_OP_RESERVED_0__MASK', 'DPU_BS_OW_OP_RESERVED_0__SHIFT',
    'DPU_BS_RELUX_CMP_VALUE_BS_RELUX_CMP_DAT',
    'DPU_BS_RELUX_CMP_VALUE_BS_RELUX_CMP_DAT__MASK',
    'DPU_BS_RELUX_CMP_VALUE_BS_RELUX_CMP_DAT__SHIFT',
    'DPU_DATA_CUBE_CHANNEL_CHANNEL',
    'DPU_DATA_CUBE_CHANNEL_CHANNEL__MASK',
    'DPU_DATA_CUBE_CHANNEL_CHANNEL__SHIFT',
    'DPU_DATA_CUBE_CHANNEL_ORIG_CHANNEL',
    'DPU_DATA_CUBE_CHANNEL_ORIG_CHANNEL__MASK',
    'DPU_DATA_CUBE_CHANNEL_ORIG_CHANNEL__SHIFT',
    'DPU_DATA_CUBE_CHANNEL_RESERVED_0',
    'DPU_DATA_CUBE_CHANNEL_RESERVED_0__MASK',
    'DPU_DATA_CUBE_CHANNEL_RESERVED_0__SHIFT',
    'DPU_DATA_CUBE_CHANNEL_RESERVED_1',
    'DPU_DATA_CUBE_CHANNEL_RESERVED_1__MASK',
    'DPU_DATA_CUBE_CHANNEL_RESERVED_1__SHIFT',
    'DPU_DATA_CUBE_HEIGHT_HEIGHT',
    'DPU_DATA_CUBE_HEIGHT_HEIGHT__MASK',
    'DPU_DATA_CUBE_HEIGHT_HEIGHT__SHIFT',
    'DPU_DATA_CUBE_HEIGHT_MINMAX_CTL',
    'DPU_DATA_CUBE_HEIGHT_MINMAX_CTL__MASK',
    'DPU_DATA_CUBE_HEIGHT_MINMAX_CTL__SHIFT',
    'DPU_DATA_CUBE_HEIGHT_RESERVED_0',
    'DPU_DATA_CUBE_HEIGHT_RESERVED_0__MASK',
    'DPU_DATA_CUBE_HEIGHT_RESERVED_0__SHIFT',
    'DPU_DATA_CUBE_HEIGHT_RESERVED_1',
    'DPU_DATA_CUBE_HEIGHT_RESERVED_1__MASK',
    'DPU_DATA_CUBE_HEIGHT_RESERVED_1__SHIFT',
    'DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_0',
    'DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_0__MASK',
    'DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_0__SHIFT',
    'DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_1',
    'DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_1__MASK',
    'DPU_DATA_CUBE_NOTCH_ADDR_NOTCH_ADDR_1__SHIFT',
    'DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_0',
    'DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_0__MASK',
    'DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_0__SHIFT',
    'DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_1',
    'DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_1__MASK',
    'DPU_DATA_CUBE_NOTCH_ADDR_RESERVED_1__SHIFT',
    'DPU_DATA_CUBE_WIDTH_RESERVED_0',
    'DPU_DATA_CUBE_WIDTH_RESERVED_0__MASK',
    'DPU_DATA_CUBE_WIDTH_RESERVED_0__SHIFT',
    'DPU_DATA_CUBE_WIDTH_WIDTH', 'DPU_DATA_CUBE_WIDTH_WIDTH__MASK',
    'DPU_DATA_CUBE_WIDTH_WIDTH__SHIFT',
    'DPU_DATA_FORMAT_BN_MUL_SHIFT_VALUE_NEG',
    'DPU_DATA_FORMAT_BN_MUL_SHIFT_VALUE_NEG__MASK',
    'DPU_DATA_FORMAT_BN_MUL_SHIFT_VALUE_NEG__SHIFT',
    'DPU_DATA_FORMAT_BS_MUL_SHIFT_VALUE_NEG',
    'DPU_DATA_FORMAT_BS_MUL_SHIFT_VALUE_NEG__MASK',
    'DPU_DATA_FORMAT_BS_MUL_SHIFT_VALUE_NEG__SHIFT',
    'DPU_DATA_FORMAT_EW_TRUNCATE_NEG',
    'DPU_DATA_FORMAT_EW_TRUNCATE_NEG__MASK',
    'DPU_DATA_FORMAT_EW_TRUNCATE_NEG__SHIFT',
    'DPU_DATA_FORMAT_IN_PRECISION',
    'DPU_DATA_FORMAT_IN_PRECISION__MASK',
    'DPU_DATA_FORMAT_IN_PRECISION__SHIFT',
    'DPU_DATA_FORMAT_MC_SURF_OUT',
    'DPU_DATA_FORMAT_MC_SURF_OUT__MASK',
    'DPU_DATA_FORMAT_MC_SURF_OUT__SHIFT',
    'DPU_DATA_FORMAT_OUT_PRECISION',
    'DPU_DATA_FORMAT_OUT_PRECISION__MASK',
    'DPU_DATA_FORMAT_OUT_PRECISION__SHIFT',
    'DPU_DATA_FORMAT_PROC_PRECISION',
    'DPU_DATA_FORMAT_PROC_PRECISION__MASK',
    'DPU_DATA_FORMAT_PROC_PRECISION__SHIFT',
    'DPU_DST_BASE_ADDR_DST_BASE_ADDR',
    'DPU_DST_BASE_ADDR_DST_BASE_ADDR__MASK',
    'DPU_DST_BASE_ADDR_DST_BASE_ADDR__SHIFT',
    'DPU_DST_SURF_STRIDE_DST_SURF_STRIDE',
    'DPU_DST_SURF_STRIDE_DST_SURF_STRIDE__MASK',
    'DPU_DST_SURF_STRIDE_DST_SURF_STRIDE__SHIFT',
    'DPU_DST_SURF_STRIDE_RESERVED_0',
    'DPU_DST_SURF_STRIDE_RESERVED_0__MASK',
    'DPU_DST_SURF_STRIDE_RESERVED_0__SHIFT', 'DPU_EW_CFG_EDATA_SIZE',
    'DPU_EW_CFG_EDATA_SIZE__MASK', 'DPU_EW_CFG_EDATA_SIZE__SHIFT',
    'DPU_EW_CFG_EW_ALU_ALGO', 'DPU_EW_CFG_EW_ALU_ALGO__MASK',
    'DPU_EW_CFG_EW_ALU_ALGO__SHIFT', 'DPU_EW_CFG_EW_BINARY_EN',
    'DPU_EW_CFG_EW_BINARY_EN__MASK', 'DPU_EW_CFG_EW_BINARY_EN__SHIFT',
    'DPU_EW_CFG_EW_BYPASS', 'DPU_EW_CFG_EW_BYPASS__MASK',
    'DPU_EW_CFG_EW_BYPASS__SHIFT', 'DPU_EW_CFG_EW_CVT_ROUND',
    'DPU_EW_CFG_EW_CVT_ROUND__MASK', 'DPU_EW_CFG_EW_CVT_ROUND__SHIFT',
    'DPU_EW_CFG_EW_CVT_TYPE', 'DPU_EW_CFG_EW_CVT_TYPE__MASK',
    'DPU_EW_CFG_EW_CVT_TYPE__SHIFT', 'DPU_EW_CFG_EW_DATA_MODE',
    'DPU_EW_CFG_EW_DATA_MODE__MASK', 'DPU_EW_CFG_EW_DATA_MODE__SHIFT',
    'DPU_EW_CFG_EW_EQUAL_EN', 'DPU_EW_CFG_EW_EQUAL_EN__MASK',
    'DPU_EW_CFG_EW_EQUAL_EN__SHIFT', 'DPU_EW_CFG_EW_LUT_BYPASS',
    'DPU_EW_CFG_EW_LUT_BYPASS__MASK',
    'DPU_EW_CFG_EW_LUT_BYPASS__SHIFT', 'DPU_EW_CFG_EW_MUL_PRELU',
    'DPU_EW_CFG_EW_MUL_PRELU__MASK', 'DPU_EW_CFG_EW_MUL_PRELU__SHIFT',
    'DPU_EW_CFG_EW_OP_BYPASS', 'DPU_EW_CFG_EW_OP_BYPASS__MASK',
    'DPU_EW_CFG_EW_OP_BYPASS__SHIFT', 'DPU_EW_CFG_EW_OP_CVT_BYPASS',
    'DPU_EW_CFG_EW_OP_CVT_BYPASS__MASK',
    'DPU_EW_CFG_EW_OP_CVT_BYPASS__SHIFT', 'DPU_EW_CFG_EW_OP_SRC',
    'DPU_EW_CFG_EW_OP_SRC__MASK', 'DPU_EW_CFG_EW_OP_SRC__SHIFT',
    'DPU_EW_CFG_EW_OP_TYPE', 'DPU_EW_CFG_EW_OP_TYPE__MASK',
    'DPU_EW_CFG_EW_OP_TYPE__SHIFT', 'DPU_EW_CFG_EW_RELUX_EN',
    'DPU_EW_CFG_EW_RELUX_EN__MASK', 'DPU_EW_CFG_EW_RELUX_EN__SHIFT',
    'DPU_EW_CFG_EW_RELU_BYPASS', 'DPU_EW_CFG_EW_RELU_BYPASS__MASK',
    'DPU_EW_CFG_EW_RELU_BYPASS__SHIFT', 'DPU_EW_CFG_RESERVED_0',
    'DPU_EW_CFG_RESERVED_0__MASK', 'DPU_EW_CFG_RESERVED_0__SHIFT',
    'DPU_EW_CFG_RESERVED_1', 'DPU_EW_CFG_RESERVED_1__MASK',
    'DPU_EW_CFG_RESERVED_1__SHIFT', 'DPU_EW_CFG_RESERVED_2',
    'DPU_EW_CFG_RESERVED_2__MASK', 'DPU_EW_CFG_RESERVED_2__SHIFT',
    'DPU_EW_CVT_OFFSET_VALUE_EW_OP_CVT_OFFSET',
    'DPU_EW_CVT_OFFSET_VALUE_EW_OP_CVT_OFFSET__MASK',
    'DPU_EW_CVT_OFFSET_VALUE_EW_OP_CVT_OFFSET__SHIFT',
    'DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SCALE',
    'DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SCALE__MASK',
    'DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SCALE__SHIFT',
    'DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SHIFT',
    'DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SHIFT__MASK',
    'DPU_EW_CVT_SCALE_VALUE_EW_OP_CVT_SHIFT__SHIFT',
    'DPU_EW_CVT_SCALE_VALUE_EW_TRUNCATE',
    'DPU_EW_CVT_SCALE_VALUE_EW_TRUNCATE__MASK',
    'DPU_EW_CVT_SCALE_VALUE_EW_TRUNCATE__SHIFT',
    'DPU_EW_OP_VALUE_0_EW_OPERAND_0',
    'DPU_EW_OP_VALUE_0_EW_OPERAND_0__MASK',
    'DPU_EW_OP_VALUE_0_EW_OPERAND_0__SHIFT',
    'DPU_EW_OP_VALUE_1_EW_OPERAND_1',
    'DPU_EW_OP_VALUE_1_EW_OPERAND_1__MASK',
    'DPU_EW_OP_VALUE_1_EW_OPERAND_1__SHIFT',
    'DPU_EW_OP_VALUE_2_EW_OPERAND_2',
    'DPU_EW_OP_VALUE_2_EW_OPERAND_2__MASK',
    'DPU_EW_OP_VALUE_2_EW_OPERAND_2__SHIFT',
    'DPU_EW_OP_VALUE_3_EW_OPERAND_3',
    'DPU_EW_OP_VALUE_3_EW_OPERAND_3__MASK',
    'DPU_EW_OP_VALUE_3_EW_OPERAND_3__SHIFT',
    'DPU_EW_OP_VALUE_4_EW_OPERAND_4',
    'DPU_EW_OP_VALUE_4_EW_OPERAND_4__MASK',
    'DPU_EW_OP_VALUE_4_EW_OPERAND_4__SHIFT',
    'DPU_EW_OP_VALUE_5_EW_OPERAND_5',
    'DPU_EW_OP_VALUE_5_EW_OPERAND_5__MASK',
    'DPU_EW_OP_VALUE_5_EW_OPERAND_5__SHIFT',
    'DPU_EW_OP_VALUE_6_EW_OPERAND_6',
    'DPU_EW_OP_VALUE_6_EW_OPERAND_6__MASK',
    'DPU_EW_OP_VALUE_6_EW_OPERAND_6__SHIFT',
    'DPU_EW_OP_VALUE_7_EW_OPERAND_7',
    'DPU_EW_OP_VALUE_7_EW_OPERAND_7__MASK',
    'DPU_EW_OP_VALUE_7_EW_OPERAND_7__SHIFT',
    'DPU_EW_RELUX_CMP_VALUE_EW_RELUX_CMP_DAT',
    'DPU_EW_RELUX_CMP_VALUE_EW_RELUX_CMP_DAT__MASK',
    'DPU_EW_RELUX_CMP_VALUE_EW_RELUX_CMP_DAT__SHIFT',
    'DPU_FEATURE_MODE_CFG_BURST_LEN',
    'DPU_FEATURE_MODE_CFG_BURST_LEN__MASK',
    'DPU_FEATURE_MODE_CFG_BURST_LEN__SHIFT',
    'DPU_FEATURE_MODE_CFG_COMB_USE',
    'DPU_FEATURE_MODE_CFG_COMB_USE__MASK',
    'DPU_FEATURE_MODE_CFG_COMB_USE__SHIFT',
    'DPU_FEATURE_MODE_CFG_CONV_MODE',
    'DPU_FEATURE_MODE_CFG_CONV_MODE__MASK',
    'DPU_FEATURE_MODE_CFG_CONV_MODE__SHIFT',
    'DPU_FEATURE_MODE_CFG_FLYING_MODE',
    'DPU_FEATURE_MODE_CFG_FLYING_MODE__MASK',
    'DPU_FEATURE_MODE_CFG_FLYING_MODE__SHIFT',
    'DPU_FEATURE_MODE_CFG_NONALIGN',
    'DPU_FEATURE_MODE_CFG_NONALIGN__MASK',
    'DPU_FEATURE_MODE_CFG_NONALIGN__SHIFT',
    'DPU_FEATURE_MODE_CFG_OUTPUT_MODE',
    'DPU_FEATURE_MODE_CFG_OUTPUT_MODE__MASK',
    'DPU_FEATURE_MODE_CFG_OUTPUT_MODE__SHIFT',
    'DPU_FEATURE_MODE_CFG_RGP_TYPE',
    'DPU_FEATURE_MODE_CFG_RGP_TYPE__MASK',
    'DPU_FEATURE_MODE_CFG_RGP_TYPE__SHIFT',
    'DPU_FEATURE_MODE_CFG_SURF_LEN',
    'DPU_FEATURE_MODE_CFG_SURF_LEN__MASK',
    'DPU_FEATURE_MODE_CFG_SURF_LEN__SHIFT',
    'DPU_FEATURE_MODE_CFG_TP_EN', 'DPU_FEATURE_MODE_CFG_TP_EN__MASK',
    'DPU_FEATURE_MODE_CFG_TP_EN__SHIFT',
    'DPU_LUT_ACCESS_CFG_LUT_ACCESS_TYPE',
    'DPU_LUT_ACCESS_CFG_LUT_ACCESS_TYPE__MASK',
    'DPU_LUT_ACCESS_CFG_LUT_ACCESS_TYPE__SHIFT',
    'DPU_LUT_ACCESS_CFG_LUT_ADDR',
    'DPU_LUT_ACCESS_CFG_LUT_ADDR__MASK',
    'DPU_LUT_ACCESS_CFG_LUT_ADDR__SHIFT',
    'DPU_LUT_ACCESS_CFG_LUT_TABLE_ID',
    'DPU_LUT_ACCESS_CFG_LUT_TABLE_ID__MASK',
    'DPU_LUT_ACCESS_CFG_LUT_TABLE_ID__SHIFT',
    'DPU_LUT_ACCESS_CFG_RESERVED_0',
    'DPU_LUT_ACCESS_CFG_RESERVED_0__MASK',
    'DPU_LUT_ACCESS_CFG_RESERVED_0__SHIFT',
    'DPU_LUT_ACCESS_CFG_RESERVED_1',
    'DPU_LUT_ACCESS_CFG_RESERVED_1__MASK',
    'DPU_LUT_ACCESS_CFG_RESERVED_1__SHIFT',
    'DPU_LUT_ACCESS_DATA_LUT_ACCESS_DATA',
    'DPU_LUT_ACCESS_DATA_LUT_ACCESS_DATA__MASK',
    'DPU_LUT_ACCESS_DATA_LUT_ACCESS_DATA__SHIFT',
    'DPU_LUT_ACCESS_DATA_RESERVED_0',
    'DPU_LUT_ACCESS_DATA_RESERVED_0__MASK',
    'DPU_LUT_ACCESS_DATA_RESERVED_0__SHIFT',
    'DPU_LUT_CFG_LUT_CAL_SEL', 'DPU_LUT_CFG_LUT_CAL_SEL__MASK',
    'DPU_LUT_CFG_LUT_CAL_SEL__SHIFT', 'DPU_LUT_CFG_LUT_EXPAND_EN',
    'DPU_LUT_CFG_LUT_EXPAND_EN__MASK',
    'DPU_LUT_CFG_LUT_EXPAND_EN__SHIFT',
    'DPU_LUT_CFG_LUT_HYBRID_PRIORITY',
    'DPU_LUT_CFG_LUT_HYBRID_PRIORITY__MASK',
    'DPU_LUT_CFG_LUT_HYBRID_PRIORITY__SHIFT',
    'DPU_LUT_CFG_LUT_LO_LE_MUX', 'DPU_LUT_CFG_LUT_LO_LE_MUX__MASK',
    'DPU_LUT_CFG_LUT_LO_LE_MUX__SHIFT',
    'DPU_LUT_CFG_LUT_OFLOW_PRIORITY',
    'DPU_LUT_CFG_LUT_OFLOW_PRIORITY__MASK',
    'DPU_LUT_CFG_LUT_OFLOW_PRIORITY__SHIFT',
    'DPU_LUT_CFG_LUT_ROAD_SEL', 'DPU_LUT_CFG_LUT_ROAD_SEL__MASK',
    'DPU_LUT_CFG_LUT_ROAD_SEL__SHIFT',
    'DPU_LUT_CFG_LUT_UFLOW_PRIORITY',
    'DPU_LUT_CFG_LUT_UFLOW_PRIORITY__MASK',
    'DPU_LUT_CFG_LUT_UFLOW_PRIORITY__SHIFT', 'DPU_LUT_CFG_RESERVED_0',
    'DPU_LUT_CFG_RESERVED_0__MASK', 'DPU_LUT_CFG_RESERVED_0__SHIFT',
    'DPU_LUT_INFO_LUT_LE_INDEX_SELECT',
    'DPU_LUT_INFO_LUT_LE_INDEX_SELECT__MASK',
    'DPU_LUT_INFO_LUT_LE_INDEX_SELECT__SHIFT',
    'DPU_LUT_INFO_LUT_LO_INDEX_SELECT',
    'DPU_LUT_INFO_LUT_LO_INDEX_SELECT__MASK',
    'DPU_LUT_INFO_LUT_LO_INDEX_SELECT__SHIFT',
    'DPU_LUT_INFO_RESERVED_0', 'DPU_LUT_INFO_RESERVED_0__MASK',
    'DPU_LUT_INFO_RESERVED_0__SHIFT', 'DPU_LUT_INFO_RESERVED_1',
    'DPU_LUT_INFO_RESERVED_1__MASK', 'DPU_LUT_INFO_RESERVED_1__SHIFT',
    'DPU_LUT_LE_END_LUT_LE_END', 'DPU_LUT_LE_END_LUT_LE_END__MASK',
    'DPU_LUT_LE_END_LUT_LE_END__SHIFT',
    'DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE',
    'DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE__MASK',
    'DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE__SHIFT',
    'DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE',
    'DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE__MASK',
    'DPU_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE__SHIFT',
    'DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT',
    'DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT__MASK',
    'DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT__SHIFT',
    'DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT',
    'DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT__MASK',
    'DPU_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT__SHIFT',
    'DPU_LUT_LE_SLOPE_SHIFT_RESERVED_0',
    'DPU_LUT_LE_SLOPE_SHIFT_RESERVED_0__MASK',
    'DPU_LUT_LE_SLOPE_SHIFT_RESERVED_0__SHIFT',
    'DPU_LUT_LE_START_LUT_LE_START',
    'DPU_LUT_LE_START_LUT_LE_START__MASK',
    'DPU_LUT_LE_START_LUT_LE_START__SHIFT',
    'DPU_LUT_LO_END_LUT_LO_END', 'DPU_LUT_LO_END_LUT_LO_END__MASK',
    'DPU_LUT_LO_END_LUT_LO_END__SHIFT',
    'DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE',
    'DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE__MASK',
    'DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE__SHIFT',
    'DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE',
    'DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE__MASK',
    'DPU_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE__SHIFT',
    'DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT',
    'DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT__MASK',
    'DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT__SHIFT',
    'DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT',
    'DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT__MASK',
    'DPU_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT__SHIFT',
    'DPU_LUT_LO_SLOPE_SHIFT_RESERVED_0',
    'DPU_LUT_LO_SLOPE_SHIFT_RESERVED_0__MASK',
    'DPU_LUT_LO_SLOPE_SHIFT_RESERVED_0__SHIFT',
    'DPU_LUT_LO_START_LUT_LO_START',
    'DPU_LUT_LO_START_LUT_LO_START__MASK',
    'DPU_LUT_LO_START_LUT_LO_START__SHIFT',
    'DPU_OFFSET_PEND_OFFSET_PEND',
    'DPU_OFFSET_PEND_OFFSET_PEND__MASK',
    'DPU_OFFSET_PEND_OFFSET_PEND__SHIFT',
    'DPU_OFFSET_PEND_RESERVED_0', 'DPU_OFFSET_PEND_RESERVED_0__MASK',
    'DPU_OFFSET_PEND_RESERVED_0__SHIFT', 'DPU_OPERATION_ENABLE_OP_EN',
    'DPU_OPERATION_ENABLE_OP_EN__MASK',
    'DPU_OPERATION_ENABLE_OP_EN__SHIFT',
    'DPU_OPERATION_ENABLE_RESERVED_0',
    'DPU_OPERATION_ENABLE_RESERVED_0__MASK',
    'DPU_OPERATION_ENABLE_RESERVED_0__SHIFT',
    'DPU_OUT_CVT_OFFSET_OUT_CVT_OFFSET',
    'DPU_OUT_CVT_OFFSET_OUT_CVT_OFFSET__MASK',
    'DPU_OUT_CVT_OFFSET_OUT_CVT_OFFSET__SHIFT',
    'DPU_OUT_CVT_SCALE_FP32TOFP16_EN',
    'DPU_OUT_CVT_SCALE_FP32TOFP16_EN__MASK',
    'DPU_OUT_CVT_SCALE_FP32TOFP16_EN__SHIFT',
    'DPU_OUT_CVT_SCALE_OUT_CVT_SCALE',
    'DPU_OUT_CVT_SCALE_OUT_CVT_SCALE__MASK',
    'DPU_OUT_CVT_SCALE_OUT_CVT_SCALE__SHIFT',
    'DPU_OUT_CVT_SCALE_RESERVED_0',
    'DPU_OUT_CVT_SCALE_RESERVED_0__MASK',
    'DPU_OUT_CVT_SCALE_RESERVED_0__SHIFT',
    'DPU_OUT_CVT_SHIFT_CVT_ROUND',
    'DPU_OUT_CVT_SHIFT_CVT_ROUND__MASK',
    'DPU_OUT_CVT_SHIFT_CVT_ROUND__SHIFT',
    'DPU_OUT_CVT_SHIFT_CVT_TYPE', 'DPU_OUT_CVT_SHIFT_CVT_TYPE__MASK',
    'DPU_OUT_CVT_SHIFT_CVT_TYPE__SHIFT',
    'DPU_OUT_CVT_SHIFT_MINUS_EXP',
    'DPU_OUT_CVT_SHIFT_MINUS_EXP__MASK',
    'DPU_OUT_CVT_SHIFT_MINUS_EXP__SHIFT',
    'DPU_OUT_CVT_SHIFT_OUT_CVT_SHIFT',
    'DPU_OUT_CVT_SHIFT_OUT_CVT_SHIFT__MASK',
    'DPU_OUT_CVT_SHIFT_OUT_CVT_SHIFT__SHIFT',
    'DPU_OUT_CVT_SHIFT_RESERVED_0',
    'DPU_OUT_CVT_SHIFT_RESERVED_0__MASK',
    'DPU_OUT_CVT_SHIFT_RESERVED_0__SHIFT', 'DPU_RDMA',
    'DPU_RDMA_RDMA_BN_BASE_ADDR_BN_BASE_ADDR',
    'DPU_RDMA_RDMA_BN_BASE_ADDR_BN_BASE_ADDR__MASK',
    'DPU_RDMA_RDMA_BN_BASE_ADDR_BN_BASE_ADDR__SHIFT',
    'DPU_RDMA_RDMA_BRDMA_CFG_BRDMA_DATA_USE',
    'DPU_RDMA_RDMA_BRDMA_CFG_BRDMA_DATA_USE__MASK',
    'DPU_RDMA_RDMA_BRDMA_CFG_BRDMA_DATA_USE__SHIFT',
    'DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_0',
    'DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_0__MASK',
    'DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_0__SHIFT',
    'DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_1',
    'DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_1__MASK',
    'DPU_RDMA_RDMA_BRDMA_CFG_RESERVED_1__SHIFT',
    'DPU_RDMA_RDMA_BS_BASE_ADDR_BS_BASE_ADDR',
    'DPU_RDMA_RDMA_BS_BASE_ADDR_BS_BASE_ADDR__MASK',
    'DPU_RDMA_RDMA_BS_BASE_ADDR_BS_BASE_ADDR__SHIFT',
    'DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_CHANNEL',
    'DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_CHANNEL__MASK',
    'DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_CHANNEL__SHIFT',
    'DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_RESERVED_0',
    'DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_RESERVED_0__MASK',
    'DPU_RDMA_RDMA_DATA_CUBE_CHANNEL_RESERVED_0__SHIFT',
    'DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_EW_LINE_NOTCH_ADDR',
    'DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_EW_LINE_NOTCH_ADDR__MASK',
    'DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_EW_LINE_NOTCH_ADDR__SHIFT',
    'DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_HEIGHT',
    'DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_HEIGHT__MASK',
    'DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_HEIGHT__SHIFT',
    'DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_0',
    'DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_0__MASK',
    'DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_0__SHIFT',
    'DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_1',
    'DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_1__MASK',
    'DPU_RDMA_RDMA_DATA_CUBE_HEIGHT_RESERVED_1__SHIFT',
    'DPU_RDMA_RDMA_DATA_CUBE_WIDTH_RESERVED_0',
    'DPU_RDMA_RDMA_DATA_CUBE_WIDTH_RESERVED_0__MASK',
    'DPU_RDMA_RDMA_DATA_CUBE_WIDTH_RESERVED_0__SHIFT',
    'DPU_RDMA_RDMA_DATA_CUBE_WIDTH_WIDTH',
    'DPU_RDMA_RDMA_DATA_CUBE_WIDTH_WIDTH__MASK',
    'DPU_RDMA_RDMA_DATA_CUBE_WIDTH_WIDTH__SHIFT',
    'DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_MODE',
    'DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_MODE__MASK',
    'DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_MODE__SHIFT',
    'DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_SIZE',
    'DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_SIZE__MASK',
    'DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DATA_SIZE__SHIFT',
    'DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DISABLE',
    'DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DISABLE__MASK',
    'DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_DISABLE__SHIFT',
    'DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_NONALIGN',
    'DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_NONALIGN__MASK',
    'DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_NONALIGN__SHIFT',
    'DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_SURF_MODE',
    'DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_SURF_MODE__MASK',
    'DPU_RDMA_RDMA_ERDMA_CFG_ERDMA_SURF_MODE__SHIFT',
    'DPU_RDMA_RDMA_ERDMA_CFG_OV4K_BYPASS',
    'DPU_RDMA_RDMA_ERDMA_CFG_OV4K_BYPASS__MASK',
    'DPU_RDMA_RDMA_ERDMA_CFG_OV4K_BYPASS__SHIFT',
    'DPU_RDMA_RDMA_ERDMA_CFG_RESERVED_0',
    'DPU_RDMA_RDMA_ERDMA_CFG_RESERVED_0__MASK',
    'DPU_RDMA_RDMA_ERDMA_CFG_RESERVED_0__SHIFT',
    'DPU_RDMA_RDMA_EW_BASE_ADDR_EW_BASE_ADDR',
    'DPU_RDMA_RDMA_EW_BASE_ADDR_EW_BASE_ADDR__MASK',
    'DPU_RDMA_RDMA_EW_BASE_ADDR_EW_BASE_ADDR__SHIFT',
    'DPU_RDMA_RDMA_EW_SURF_NOTCH_EW_SURF_NOTCH',
    'DPU_RDMA_RDMA_EW_SURF_NOTCH_EW_SURF_NOTCH__MASK',
    'DPU_RDMA_RDMA_EW_SURF_NOTCH_EW_SURF_NOTCH__SHIFT',
    'DPU_RDMA_RDMA_EW_SURF_NOTCH_RESERVED_0',
    'DPU_RDMA_RDMA_EW_SURF_NOTCH_RESERVED_0__MASK',
    'DPU_RDMA_RDMA_EW_SURF_NOTCH_RESERVED_0__SHIFT',
    'DPU_RDMA_RDMA_EW_SURF_STRIDE_EW_SURF_STRIDE',
    'DPU_RDMA_RDMA_EW_SURF_STRIDE_EW_SURF_STRIDE__MASK',
    'DPU_RDMA_RDMA_EW_SURF_STRIDE_EW_SURF_STRIDE__SHIFT',
    'DPU_RDMA_RDMA_EW_SURF_STRIDE_RESERVED_0',
    'DPU_RDMA_RDMA_EW_SURF_STRIDE_RESERVED_0__MASK',
    'DPU_RDMA_RDMA_EW_SURF_STRIDE_RESERVED_0__SHIFT',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_BURST_LEN',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_BURST_LEN__MASK',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_BURST_LEN__SHIFT',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_COMB_USE',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_COMB_USE__MASK',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_COMB_USE__SHIFT',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_CONV_MODE',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_CONV_MODE__MASK',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_CONV_MODE__SHIFT',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_FLYING_MODE',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_FLYING_MODE__MASK',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_FLYING_MODE__SHIFT',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_IN_PRECISION',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_IN_PRECISION__MASK',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_IN_PRECISION__SHIFT',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_DISABLE',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_DISABLE__MASK',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_DISABLE__SHIFT',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_FP16TOFP32_EN',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_FP16TOFP32_EN__MASK',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_MRDMA_FP16TOFP32_EN__SHIFT',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_PROC_PRECISION',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_PROC_PRECISION__MASK',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_PROC_PRECISION__SHIFT',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_RESERVED_0',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_RESERVED_0__MASK',
    'DPU_RDMA_RDMA_FEATURE_MODE_CFG_RESERVED_0__SHIFT',
    'DPU_RDMA_RDMA_NRDMA_CFG_NRDMA_DATA_USE',
    'DPU_RDMA_RDMA_NRDMA_CFG_NRDMA_DATA_USE__MASK',
    'DPU_RDMA_RDMA_NRDMA_CFG_NRDMA_DATA_USE__SHIFT',
    'DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_0',
    'DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_0__MASK',
    'DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_0__SHIFT',
    'DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_1',
    'DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_1__MASK',
    'DPU_RDMA_RDMA_NRDMA_CFG_RESERVED_1__SHIFT',
    'DPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN',
    'DPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN__MASK',
    'DPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN__SHIFT',
    'DPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0',
    'DPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0__MASK',
    'DPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0__SHIFT',
    'DPU_RDMA_RDMA_PAD_CFG_PAD_LEFT',
    'DPU_RDMA_RDMA_PAD_CFG_PAD_LEFT__MASK',
    'DPU_RDMA_RDMA_PAD_CFG_PAD_LEFT__SHIFT',
    'DPU_RDMA_RDMA_PAD_CFG_PAD_TOP',
    'DPU_RDMA_RDMA_PAD_CFG_PAD_TOP__MASK',
    'DPU_RDMA_RDMA_PAD_CFG_PAD_TOP__SHIFT',
    'DPU_RDMA_RDMA_PAD_CFG_PAD_VALUE',
    'DPU_RDMA_RDMA_PAD_CFG_PAD_VALUE__MASK',
    'DPU_RDMA_RDMA_PAD_CFG_PAD_VALUE__SHIFT',
    'DPU_RDMA_RDMA_PAD_CFG_RESERVED_0',
    'DPU_RDMA_RDMA_PAD_CFG_RESERVED_0__MASK',
    'DPU_RDMA_RDMA_PAD_CFG_RESERVED_0__SHIFT',
    'DPU_RDMA_RDMA_PAD_CFG_RESERVED_1',
    'DPU_RDMA_RDMA_PAD_CFG_RESERVED_1__MASK',
    'DPU_RDMA_RDMA_PAD_CFG_RESERVED_1__SHIFT',
    'DPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR',
    'DPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR__MASK',
    'DPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR__SHIFT',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_HEIGHT',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_HEIGHT__MASK',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_HEIGHT__SHIFT',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_HEIGHT',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_HEIGHT__MASK',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_HEIGHT__SHIFT',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_WIDTH',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_WIDTH__MASK',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_STRIDE_WIDTH__SHIFT',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_WIDTH',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_WIDTH__MASK',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_KERNEL_WIDTH__SHIFT',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_LINE_NOTCH_ADDR',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_LINE_NOTCH_ADDR__MASK',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_LINE_NOTCH_ADDR__SHIFT',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_POOLING_METHOD',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_POOLING_METHOD__MASK',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_POOLING_METHOD__SHIFT',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_RESERVED_0',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_RESERVED_0__MASK',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_RESERVED_0__SHIFT',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_UNPOOLING_EN',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_UNPOOLING_EN__MASK',
    'DPU_RDMA_RDMA_SRC_DMA_CFG_UNPOOLING_EN__SHIFT',
    'DPU_RDMA_RDMA_SURF_NOTCH_RESERVED_0',
    'DPU_RDMA_RDMA_SURF_NOTCH_RESERVED_0__MASK',
    'DPU_RDMA_RDMA_SURF_NOTCH_RESERVED_0__SHIFT',
    'DPU_RDMA_RDMA_SURF_NOTCH_SURF_NOTCH_ADDR',
    'DPU_RDMA_RDMA_SURF_NOTCH_SURF_NOTCH_ADDR__MASK',
    'DPU_RDMA_RDMA_SURF_NOTCH_SURF_NOTCH_ADDR__SHIFT',
    'DPU_RDMA_RDMA_S_POINTER_EXECUTER',
    'DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR',
    'DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR__MASK',
    'DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR__SHIFT',
    'DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN',
    'DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN__MASK',
    'DPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN__SHIFT',
    'DPU_RDMA_RDMA_S_POINTER_EXECUTER__MASK',
    'DPU_RDMA_RDMA_S_POINTER_EXECUTER__SHIFT',
    'DPU_RDMA_RDMA_S_POINTER_POINTER',
    'DPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR',
    'DPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR__MASK',
    'DPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR__SHIFT',
    'DPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN',
    'DPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN__MASK',
    'DPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN__SHIFT',
    'DPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE',
    'DPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE__MASK',
    'DPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE__SHIFT',
    'DPU_RDMA_RDMA_S_POINTER_POINTER__MASK',
    'DPU_RDMA_RDMA_S_POINTER_POINTER__SHIFT',
    'DPU_RDMA_RDMA_S_POINTER_RESERVED_0',
    'DPU_RDMA_RDMA_S_POINTER_RESERVED_0__MASK',
    'DPU_RDMA_RDMA_S_POINTER_RESERVED_0__SHIFT',
    'DPU_RDMA_RDMA_S_POINTER_RESERVED_1',
    'DPU_RDMA_RDMA_S_POINTER_RESERVED_1__MASK',
    'DPU_RDMA_RDMA_S_POINTER_RESERVED_1__SHIFT',
    'DPU_RDMA_RDMA_S_STATUS_RESERVED_0',
    'DPU_RDMA_RDMA_S_STATUS_RESERVED_0__MASK',
    'DPU_RDMA_RDMA_S_STATUS_RESERVED_0__SHIFT',
    'DPU_RDMA_RDMA_S_STATUS_RESERVED_1',
    'DPU_RDMA_RDMA_S_STATUS_RESERVED_1__MASK',
    'DPU_RDMA_RDMA_S_STATUS_RESERVED_1__SHIFT',
    'DPU_RDMA_RDMA_S_STATUS_STATUS_0',
    'DPU_RDMA_RDMA_S_STATUS_STATUS_0__MASK',
    'DPU_RDMA_RDMA_S_STATUS_STATUS_0__SHIFT',
    'DPU_RDMA_RDMA_S_STATUS_STATUS_1',
    'DPU_RDMA_RDMA_S_STATUS_STATUS_1__MASK',
    'DPU_RDMA_RDMA_S_STATUS_STATUS_1__SHIFT',
    'DPU_RDMA_RDMA_WEIGHT_B_WEIGHT',
    'DPU_RDMA_RDMA_WEIGHT_B_WEIGHT__MASK',
    'DPU_RDMA_RDMA_WEIGHT_B_WEIGHT__SHIFT',
    'DPU_RDMA_RDMA_WEIGHT_E_WEIGHT',
    'DPU_RDMA_RDMA_WEIGHT_E_WEIGHT__MASK',
    'DPU_RDMA_RDMA_WEIGHT_E_WEIGHT__SHIFT',
    'DPU_RDMA_RDMA_WEIGHT_M_WEIGHT',
    'DPU_RDMA_RDMA_WEIGHT_M_WEIGHT__MASK',
    'DPU_RDMA_RDMA_WEIGHT_M_WEIGHT__SHIFT',
    'DPU_RDMA_RDMA_WEIGHT_N_WEIGHT',
    'DPU_RDMA_RDMA_WEIGHT_N_WEIGHT__MASK',
    'DPU_RDMA_RDMA_WEIGHT_N_WEIGHT__SHIFT',
    'DPU_SURFACE_ADD_RESERVED_0', 'DPU_SURFACE_ADD_RESERVED_0__MASK',
    'DPU_SURFACE_ADD_RESERVED_0__SHIFT', 'DPU_SURFACE_ADD_SURF_ADD',
    'DPU_SURFACE_ADD_SURF_ADD__MASK',
    'DPU_SURFACE_ADD_SURF_ADD__SHIFT', 'DPU_S_POINTER_EXECUTER',
    'DPU_S_POINTER_EXECUTER_PP_CLEAR',
    'DPU_S_POINTER_EXECUTER_PP_CLEAR__MASK',
    'DPU_S_POINTER_EXECUTER_PP_CLEAR__SHIFT',
    'DPU_S_POINTER_EXECUTER_PP_EN',
    'DPU_S_POINTER_EXECUTER_PP_EN__MASK',
    'DPU_S_POINTER_EXECUTER_PP_EN__SHIFT',
    'DPU_S_POINTER_EXECUTER__MASK', 'DPU_S_POINTER_EXECUTER__SHIFT',
    'DPU_S_POINTER_POINTER', 'DPU_S_POINTER_POINTER_PP_CLEAR',
    'DPU_S_POINTER_POINTER_PP_CLEAR__MASK',
    'DPU_S_POINTER_POINTER_PP_CLEAR__SHIFT',
    'DPU_S_POINTER_POINTER_PP_EN',
    'DPU_S_POINTER_POINTER_PP_EN__MASK',
    'DPU_S_POINTER_POINTER_PP_EN__SHIFT',
    'DPU_S_POINTER_POINTER_PP_MODE',
    'DPU_S_POINTER_POINTER_PP_MODE__MASK',
    'DPU_S_POINTER_POINTER_PP_MODE__SHIFT',
    'DPU_S_POINTER_POINTER__MASK', 'DPU_S_POINTER_POINTER__SHIFT',
    'DPU_S_POINTER_RESERVED_0', 'DPU_S_POINTER_RESERVED_0__MASK',
    'DPU_S_POINTER_RESERVED_0__SHIFT', 'DPU_S_POINTER_RESERVED_1',
    'DPU_S_POINTER_RESERVED_1__MASK',
    'DPU_S_POINTER_RESERVED_1__SHIFT', 'DPU_S_STATUS_RESERVED_0',
    'DPU_S_STATUS_RESERVED_0__MASK', 'DPU_S_STATUS_RESERVED_0__SHIFT',
    'DPU_S_STATUS_RESERVED_1', 'DPU_S_STATUS_RESERVED_1__MASK',
    'DPU_S_STATUS_RESERVED_1__SHIFT', 'DPU_S_STATUS_STATUS_0',
    'DPU_S_STATUS_STATUS_0__MASK', 'DPU_S_STATUS_STATUS_0__SHIFT',
    'DPU_S_STATUS_STATUS_1', 'DPU_S_STATUS_STATUS_1__MASK',
    'DPU_S_STATUS_STATUS_1__SHIFT', 'DPU_WDMA_SIZE_0_CHANNEL_WDMA',
    'DPU_WDMA_SIZE_0_CHANNEL_WDMA__MASK',
    'DPU_WDMA_SIZE_0_CHANNEL_WDMA__SHIFT',
    'DPU_WDMA_SIZE_0_RESERVED_0', 'DPU_WDMA_SIZE_0_RESERVED_0__MASK',
    'DPU_WDMA_SIZE_0_RESERVED_0__SHIFT', 'DPU_WDMA_SIZE_0_RESERVED_1',
    'DPU_WDMA_SIZE_0_RESERVED_1__MASK',
    'DPU_WDMA_SIZE_0_RESERVED_1__SHIFT',
    'DPU_WDMA_SIZE_0_SIZE_C_WDMA',
    'DPU_WDMA_SIZE_0_SIZE_C_WDMA__MASK',
    'DPU_WDMA_SIZE_0_SIZE_C_WDMA__SHIFT',
    'DPU_WDMA_SIZE_0_TP_PRECISION',
    'DPU_WDMA_SIZE_0_TP_PRECISION__MASK',
    'DPU_WDMA_SIZE_0_TP_PRECISION__SHIFT',
    'DPU_WDMA_SIZE_1_HEIGHT_WDMA',
    'DPU_WDMA_SIZE_1_HEIGHT_WDMA__MASK',
    'DPU_WDMA_SIZE_1_HEIGHT_WDMA__SHIFT',
    'DPU_WDMA_SIZE_1_RESERVED_0', 'DPU_WDMA_SIZE_1_RESERVED_0__MASK',
    'DPU_WDMA_SIZE_1_RESERVED_0__SHIFT', 'DPU_WDMA_SIZE_1_RESERVED_1',
    'DPU_WDMA_SIZE_1_RESERVED_1__MASK',
    'DPU_WDMA_SIZE_1_RESERVED_1__SHIFT', 'DPU_WDMA_SIZE_1_WIDTH_WDMA',
    'DPU_WDMA_SIZE_1_WIDTH_WDMA__MASK',
    'DPU_WDMA_SIZE_1_WIDTH_WDMA__SHIFT', 'DRM_CAP_ADDFB2_MODIFIERS',
    'DRM_CAP_ASYNC_PAGE_FLIP', 'DRM_CAP_CRTC_IN_VBLANK_EVENT',
    'DRM_CAP_CURSOR_HEIGHT', 'DRM_CAP_CURSOR_WIDTH',
    'DRM_CAP_DUMB_BUFFER', 'DRM_CAP_DUMB_PREFERRED_DEPTH',
    'DRM_CAP_DUMB_PREFER_SHADOW', 'DRM_CAP_PAGE_FLIP_TARGET',
    'DRM_CAP_PRIME', 'DRM_CAP_SYNCOBJ', 'DRM_CAP_TIMESTAMP_MONOTONIC',
    'DRM_CAP_VBLANK_HIGH_CRTC', 'DRM_CLIENT_CAP_ASPECT_RATIO',
    'DRM_CLIENT_CAP_ATOMIC', 'DRM_CLIENT_CAP_STEREO_3D',
    'DRM_CLIENT_CAP_UNIVERSAL_PLANES',
    'DRM_CLIENT_CAP_WRITEBACK_CONNECTORS', 'DRM_COMMAND_BASE',
    'DRM_COMMAND_END', 'DRM_CONNECTOR_NAME_LEN',
    'DRM_CRTC_SEQUENCE_NEXT_ON_MISS', 'DRM_CRTC_SEQUENCE_RELATIVE',
    'DRM_DISPLAY_INFO_LEN', 'DRM_DISPLAY_MODE_LEN',
    'DRM_DRAWABLE_CLIPRECTS', 'DRM_EVENT_CRTC_SEQUENCE',
    'DRM_EVENT_FLIP_COMPLETE', 'DRM_EVENT_VBLANK',
    'DRM_IOCTL_AGP_ACQUIRE', 'DRM_IOCTL_AGP_RELEASE',
    'DRM_IOCTL_BASE', 'DRM_IOCTL_DROP_MASTER', 'DRM_IOCTL_SET_MASTER',
    'DRM_MAX_ORDER', 'DRM_MIN_ORDER', 'DRM_MODE_ATOMIC_ALLOW_MODESET',
    'DRM_MODE_ATOMIC_FLAGS', 'DRM_MODE_ATOMIC_NONBLOCK',
    'DRM_MODE_ATOMIC_TEST_ONLY', 'DRM_MODE_CONNECTOR_9PinDIN',
    'DRM_MODE_CONNECTOR_Component', 'DRM_MODE_CONNECTOR_Composite',
    'DRM_MODE_CONNECTOR_DPI', 'DRM_MODE_CONNECTOR_DSI',
    'DRM_MODE_CONNECTOR_DVIA', 'DRM_MODE_CONNECTOR_DVID',
    'DRM_MODE_CONNECTOR_DVII', 'DRM_MODE_CONNECTOR_DisplayPort',
    'DRM_MODE_CONNECTOR_HDMIA', 'DRM_MODE_CONNECTOR_HDMIB',
    'DRM_MODE_CONNECTOR_LVDS', 'DRM_MODE_CONNECTOR_SVIDEO',
    'DRM_MODE_CONNECTOR_TV', 'DRM_MODE_CONNECTOR_Unknown',
    'DRM_MODE_CONNECTOR_VGA', 'DRM_MODE_CONNECTOR_VIRTUAL',
    'DRM_MODE_CONNECTOR_WRITEBACK', 'DRM_MODE_CONNECTOR_eDP',
    'DRM_MODE_CONTENT_PROTECTION_DESIRED',
    'DRM_MODE_CONTENT_PROTECTION_ENABLED',
    'DRM_MODE_CONTENT_PROTECTION_UNDESIRED',
    'DRM_MODE_CONTENT_TYPE_CINEMA', 'DRM_MODE_CONTENT_TYPE_GAME',
    'DRM_MODE_CONTENT_TYPE_GRAPHICS', 'DRM_MODE_CONTENT_TYPE_NO_DATA',
    'DRM_MODE_CONTENT_TYPE_PHOTO', 'DRM_MODE_CURSOR_BO',
    'DRM_MODE_CURSOR_FLAGS', 'DRM_MODE_CURSOR_MOVE',
    'DRM_MODE_DIRTY_ANNOTATE', 'DRM_MODE_DIRTY_OFF',
    'DRM_MODE_DIRTY_ON', 'DRM_MODE_DITHERING_AUTO',
    'DRM_MODE_DITHERING_OFF', 'DRM_MODE_DITHERING_ON',
    'DRM_MODE_DPMS_OFF', 'DRM_MODE_DPMS_ON', 'DRM_MODE_DPMS_STANDBY',
    'DRM_MODE_DPMS_SUSPEND', 'DRM_MODE_ENCODER_DAC',
    'DRM_MODE_ENCODER_DPI', 'DRM_MODE_ENCODER_DPMST',
    'DRM_MODE_ENCODER_DSI', 'DRM_MODE_ENCODER_LVDS',
    'DRM_MODE_ENCODER_NONE', 'DRM_MODE_ENCODER_TMDS',
    'DRM_MODE_ENCODER_TVDAC', 'DRM_MODE_ENCODER_VIRTUAL',
    'DRM_MODE_FB_DIRTY_ANNOTATE_COPY',
    'DRM_MODE_FB_DIRTY_ANNOTATE_FILL', 'DRM_MODE_FB_DIRTY_FLAGS',
    'DRM_MODE_FB_DIRTY_MAX_CLIPS', 'DRM_MODE_FB_INTERLACED',
    'DRM_MODE_FB_MODIFIERS', 'DRM_MODE_FLAG_3D_FIELD_ALTERNATIVE',
    'DRM_MODE_FLAG_3D_FRAME_PACKING',
    'DRM_MODE_FLAG_3D_LINE_ALTERNATIVE', 'DRM_MODE_FLAG_3D_L_DEPTH',
    'DRM_MODE_FLAG_3D_L_DEPTH_GFX_GFX_DEPTH', 'DRM_MODE_FLAG_3D_MASK',
    'DRM_MODE_FLAG_3D_NONE', 'DRM_MODE_FLAG_3D_SIDE_BY_SIDE_FULL',
    'DRM_MODE_FLAG_3D_SIDE_BY_SIDE_HALF',
    'DRM_MODE_FLAG_3D_TOP_AND_BOTTOM', 'DRM_MODE_FLAG_ALL',
    'DRM_MODE_FLAG_BCAST', 'DRM_MODE_FLAG_CLKDIV2',
    'DRM_MODE_FLAG_CSYNC', 'DRM_MODE_FLAG_DBLCLK',
    'DRM_MODE_FLAG_DBLSCAN', 'DRM_MODE_FLAG_HSKEW',
    'DRM_MODE_FLAG_INTERLACE', 'DRM_MODE_FLAG_NCSYNC',
    'DRM_MODE_FLAG_NHSYNC', 'DRM_MODE_FLAG_NVSYNC',
    'DRM_MODE_FLAG_PCSYNC', 'DRM_MODE_FLAG_PHSYNC',
    'DRM_MODE_FLAG_PIC_AR_16_9', 'DRM_MODE_FLAG_PIC_AR_256_135',
    'DRM_MODE_FLAG_PIC_AR_4_3', 'DRM_MODE_FLAG_PIC_AR_64_27',
    'DRM_MODE_FLAG_PIC_AR_MASK', 'DRM_MODE_FLAG_PIC_AR_NONE',
    'DRM_MODE_FLAG_PIXMUX', 'DRM_MODE_FLAG_PVSYNC',
    'DRM_MODE_LINK_STATUS_BAD', 'DRM_MODE_LINK_STATUS_GOOD',
    'DRM_MODE_OBJECT_ANY', 'DRM_MODE_OBJECT_BLOB',
    'DRM_MODE_OBJECT_CONNECTOR', 'DRM_MODE_OBJECT_CRTC',
    'DRM_MODE_OBJECT_ENCODER', 'DRM_MODE_OBJECT_FB',
    'DRM_MODE_OBJECT_MODE', 'DRM_MODE_OBJECT_PLANE',
    'DRM_MODE_OBJECT_PROPERTY', 'DRM_MODE_PAGE_FLIP_ASYNC',
    'DRM_MODE_PAGE_FLIP_EVENT', 'DRM_MODE_PAGE_FLIP_FLAGS',
    'DRM_MODE_PAGE_FLIP_TARGET', 'DRM_MODE_PAGE_FLIP_TARGET_ABSOLUTE',
    'DRM_MODE_PAGE_FLIP_TARGET_RELATIVE',
    'DRM_MODE_PICTURE_ASPECT_16_9', 'DRM_MODE_PICTURE_ASPECT_256_135',
    'DRM_MODE_PICTURE_ASPECT_4_3', 'DRM_MODE_PICTURE_ASPECT_64_27',
    'DRM_MODE_PICTURE_ASPECT_NONE', 'DRM_MODE_PRESENT_BOTTOM_FIELD',
    'DRM_MODE_PRESENT_TOP_FIELD', 'DRM_MODE_PROP_ATOMIC',
    'DRM_MODE_PROP_BITMASK', 'DRM_MODE_PROP_BLOB',
    'DRM_MODE_PROP_ENUM', 'DRM_MODE_PROP_EXTENDED_TYPE',
    'DRM_MODE_PROP_IMMUTABLE', 'DRM_MODE_PROP_LEGACY_TYPE',
    'DRM_MODE_PROP_OBJECT', 'DRM_MODE_PROP_PENDING',
    'DRM_MODE_PROP_RANGE', 'DRM_MODE_PROP_SIGNED_RANGE',
    'DRM_MODE_REFLECT_MASK', 'DRM_MODE_REFLECT_X',
    'DRM_MODE_REFLECT_Y', 'DRM_MODE_ROTATE_0', 'DRM_MODE_ROTATE_180',
    'DRM_MODE_ROTATE_270', 'DRM_MODE_ROTATE_90',
    'DRM_MODE_ROTATE_MASK', 'DRM_MODE_SCALE_ASPECT',
    'DRM_MODE_SCALE_CENTER', 'DRM_MODE_SCALE_FULLSCREEN',
    'DRM_MODE_SCALE_NONE', 'DRM_MODE_SUBCONNECTOR_Automatic',
    'DRM_MODE_SUBCONNECTOR_Component',
    'DRM_MODE_SUBCONNECTOR_Composite', 'DRM_MODE_SUBCONNECTOR_DVIA',
    'DRM_MODE_SUBCONNECTOR_DVID', 'DRM_MODE_SUBCONNECTOR_SCART',
    'DRM_MODE_SUBCONNECTOR_SVIDEO', 'DRM_MODE_SUBCONNECTOR_Unknown',
    'DRM_MODE_TYPE_ALL', 'DRM_MODE_TYPE_BUILTIN',
    'DRM_MODE_TYPE_CLOCK_C', 'DRM_MODE_TYPE_CRTC_C',
    'DRM_MODE_TYPE_DEFAULT', 'DRM_MODE_TYPE_DRIVER',
    'DRM_MODE_TYPE_PREFERRED', 'DRM_MODE_TYPE_USERDEF', 'DRM_NAME',
    'DRM_PRIME_CAP_EXPORT', 'DRM_PRIME_CAP_IMPORT',
    'DRM_PROP_NAME_LEN', 'DRM_RAM_PERCENT',
    'DRM_SYNCOBJ_CREATE_SIGNALED',
    'DRM_SYNCOBJ_FD_TO_HANDLE_FLAGS_IMPORT_SYNC_FILE',
    'DRM_SYNCOBJ_HANDLE_TO_FD_FLAGS_EXPORT_SYNC_FILE',
    'DRM_SYNCOBJ_WAIT_FLAGS_WAIT_ALL',
    'DRM_SYNCOBJ_WAIT_FLAGS_WAIT_FOR_SUBMIT', 'FORMAT_BLOB_CURRENT',
    'GLOBAL', 'GLOBAL_OPERATION_ENABLE_CNA_OP_EN',
    'GLOBAL_OPERATION_ENABLE_CNA_OP_EN__MASK',
    'GLOBAL_OPERATION_ENABLE_CNA_OP_EN__SHIFT',
    'GLOBAL_OPERATION_ENABLE_CORE_OP_EN',
    'GLOBAL_OPERATION_ENABLE_CORE_OP_EN__MASK',
    'GLOBAL_OPERATION_ENABLE_CORE_OP_EN__SHIFT',
    'GLOBAL_OPERATION_ENABLE_DPU_OP_EN',
    'GLOBAL_OPERATION_ENABLE_DPU_OP_EN__MASK',
    'GLOBAL_OPERATION_ENABLE_DPU_OP_EN__SHIFT',
    'GLOBAL_OPERATION_ENABLE_DPU_RDMA_OP_EN',
    'GLOBAL_OPERATION_ENABLE_DPU_RDMA_OP_EN__MASK',
    'GLOBAL_OPERATION_ENABLE_DPU_RDMA_OP_EN__SHIFT',
    'GLOBAL_OPERATION_ENABLE_PPU_OP_EN',
    'GLOBAL_OPERATION_ENABLE_PPU_OP_EN__MASK',
    'GLOBAL_OPERATION_ENABLE_PPU_OP_EN__SHIFT',
    'GLOBAL_OPERATION_ENABLE_PPU_RDMA_OP_EN',
    'GLOBAL_OPERATION_ENABLE_PPU_RDMA_OP_EN__MASK',
    'GLOBAL_OPERATION_ENABLE_PPU_RDMA_OP_EN__SHIFT',
    'GLOBAL_OPERATION_ENABLE_RESERVED_0',
    'GLOBAL_OPERATION_ENABLE_RESERVED_0__MASK',
    'GLOBAL_OPERATION_ENABLE_RESERVED_0__SHIFT',
    'GLOBAL_OPERATION_ENABLE_RESERVED_1',
    'GLOBAL_OPERATION_ENABLE_RESERVED_1__MASK',
    'GLOBAL_OPERATION_ENABLE_RESERVED_1__SHIFT', 'PC',
    'PC_BASE_ADDRESS_PC_SEL', 'PC_BASE_ADDRESS_PC_SEL__MASK',
    'PC_BASE_ADDRESS_PC_SEL__SHIFT', 'PC_BASE_ADDRESS_PC_SOURCE_ADDR',
    'PC_BASE_ADDRESS_PC_SOURCE_ADDR__MASK',
    'PC_BASE_ADDRESS_PC_SOURCE_ADDR__SHIFT',
    'PC_BASE_ADDRESS_RESERVED_0', 'PC_BASE_ADDRESS_RESERVED_0__MASK',
    'PC_BASE_ADDRESS_RESERVED_0__SHIFT',
    'PC_INTERRUPT_CLEAR_CNA_CSC_0', 'PC_INTERRUPT_CLEAR_CNA_CSC_1',
    'PC_INTERRUPT_CLEAR_CNA_FEATURE_0',
    'PC_INTERRUPT_CLEAR_CNA_FEATURE_1',
    'PC_INTERRUPT_CLEAR_CNA_WEIGHT_0',
    'PC_INTERRUPT_CLEAR_CNA_WEIGHT_1', 'PC_INTERRUPT_CLEAR_CORE_0',
    'PC_INTERRUPT_CLEAR_CORE_1', 'PC_INTERRUPT_CLEAR_DMA_READ_ERROR',
    'PC_INTERRUPT_CLEAR_DMA_WRITE_ERROR', 'PC_INTERRUPT_CLEAR_DPU_0',
    'PC_INTERRUPT_CLEAR_DPU_1', 'PC_INTERRUPT_CLEAR_PPU_0',
    'PC_INTERRUPT_CLEAR_PPU_1', 'PC_INTERRUPT_CLEAR_RESERVED_0',
    'PC_INTERRUPT_CLEAR_RESERVED_0__MASK',
    'PC_INTERRUPT_CLEAR_RESERVED_0__SHIFT',
    'PC_INTERRUPT_MASK_CNA_CSC_0', 'PC_INTERRUPT_MASK_CNA_CSC_1',
    'PC_INTERRUPT_MASK_CNA_FEATURE_0',
    'PC_INTERRUPT_MASK_CNA_FEATURE_1',
    'PC_INTERRUPT_MASK_CNA_WEIGHT_0',
    'PC_INTERRUPT_MASK_CNA_WEIGHT_1', 'PC_INTERRUPT_MASK_CORE_0',
    'PC_INTERRUPT_MASK_CORE_1', 'PC_INTERRUPT_MASK_DMA_READ_ERROR',
    'PC_INTERRUPT_MASK_DMA_WRITE_ERROR', 'PC_INTERRUPT_MASK_DPU_0',
    'PC_INTERRUPT_MASK_DPU_1', 'PC_INTERRUPT_MASK_PPU_0',
    'PC_INTERRUPT_MASK_PPU_1', 'PC_INTERRUPT_MASK_RESERVED_0',
    'PC_INTERRUPT_MASK_RESERVED_0__MASK',
    'PC_INTERRUPT_MASK_RESERVED_0__SHIFT',
    'PC_INTERRUPT_RAW_STATUS_CNA_CSC_0',
    'PC_INTERRUPT_RAW_STATUS_CNA_CSC_1',
    'PC_INTERRUPT_RAW_STATUS_CNA_FEATURE_0',
    'PC_INTERRUPT_RAW_STATUS_CNA_FEATURE_1',
    'PC_INTERRUPT_RAW_STATUS_CNA_WEIGHT_0',
    'PC_INTERRUPT_RAW_STATUS_CNA_WEIGHT_1',
    'PC_INTERRUPT_RAW_STATUS_CORE_0',
    'PC_INTERRUPT_RAW_STATUS_CORE_1',
    'PC_INTERRUPT_RAW_STATUS_DMA_READ_ERROR',
    'PC_INTERRUPT_RAW_STATUS_DMA_WRITE_ERROR',
    'PC_INTERRUPT_RAW_STATUS_DPU_0', 'PC_INTERRUPT_RAW_STATUS_DPU_1',
    'PC_INTERRUPT_RAW_STATUS_PPU_0', 'PC_INTERRUPT_RAW_STATUS_PPU_1',
    'PC_INTERRUPT_RAW_STATUS_RESERVED_0',
    'PC_INTERRUPT_RAW_STATUS_RESERVED_0__MASK',
    'PC_INTERRUPT_RAW_STATUS_RESERVED_0__SHIFT',
    'PC_INTERRUPT_STATUS_CNA_CSC_0', 'PC_INTERRUPT_STATUS_CNA_CSC_1',
    'PC_INTERRUPT_STATUS_CNA_FEATURE_0',
    'PC_INTERRUPT_STATUS_CNA_FEATURE_1',
    'PC_INTERRUPT_STATUS_CNA_WEIGHT_0',
    'PC_INTERRUPT_STATUS_CNA_WEIGHT_1', 'PC_INTERRUPT_STATUS_CORE_0',
    'PC_INTERRUPT_STATUS_CORE_1',
    'PC_INTERRUPT_STATUS_DMA_READ_ERROR',
    'PC_INTERRUPT_STATUS_DMA_WRITE_ERROR',
    'PC_INTERRUPT_STATUS_DPU_0', 'PC_INTERRUPT_STATUS_DPU_1',
    'PC_INTERRUPT_STATUS_PPU_0', 'PC_INTERRUPT_STATUS_PPU_1',
    'PC_INTERRUPT_STATUS_RESERVED_0',
    'PC_INTERRUPT_STATUS_RESERVED_0__MASK',
    'PC_INTERRUPT_STATUS_RESERVED_0__SHIFT',
    'PC_OPERATION_ENABLE_OP_EN', 'PC_OPERATION_ENABLE_OP_EN__MASK',
    'PC_OPERATION_ENABLE_OP_EN__SHIFT',
    'PC_OPERATION_ENABLE_RESERVED_0',
    'PC_OPERATION_ENABLE_RESERVED_0__MASK',
    'PC_OPERATION_ENABLE_RESERVED_0__SHIFT',
    'PC_REGISTER_AMOUNTS_PC_DATA_AMOUNT',
    'PC_REGISTER_AMOUNTS_PC_DATA_AMOUNT__MASK',
    'PC_REGISTER_AMOUNTS_PC_DATA_AMOUNT__SHIFT',
    'PC_REGISTER_AMOUNTS_RESERVED_0',
    'PC_REGISTER_AMOUNTS_RESERVED_0__MASK',
    'PC_REGISTER_AMOUNTS_RESERVED_0__SHIFT', 'PC_TASK_CON_RESERVED_0',
    'PC_TASK_CON_RESERVED_0__MASK', 'PC_TASK_CON_RESERVED_0__SHIFT',
    'PC_TASK_CON_TASK_COUNT_CLEAR',
    'PC_TASK_CON_TASK_COUNT_CLEAR__MASK',
    'PC_TASK_CON_TASK_COUNT_CLEAR__SHIFT', 'PC_TASK_CON_TASK_NUMBER',
    'PC_TASK_CON_TASK_NUMBER__MASK', 'PC_TASK_CON_TASK_NUMBER__SHIFT',
    'PC_TASK_CON_TASK_PP_EN', 'PC_TASK_CON_TASK_PP_EN__MASK',
    'PC_TASK_CON_TASK_PP_EN__SHIFT',
    'PC_TASK_DMA_BASE_ADDR_DMA_BASE_ADDR',
    'PC_TASK_DMA_BASE_ADDR_DMA_BASE_ADDR__MASK',
    'PC_TASK_DMA_BASE_ADDR_DMA_BASE_ADDR__SHIFT',
    'PC_TASK_DMA_BASE_ADDR_RESERVED_0',
    'PC_TASK_DMA_BASE_ADDR_RESERVED_0__MASK',
    'PC_TASK_DMA_BASE_ADDR_RESERVED_0__SHIFT',
    'PC_TASK_STATUS_RESERVED_0', 'PC_TASK_STATUS_RESERVED_0__MASK',
    'PC_TASK_STATUS_RESERVED_0__SHIFT', 'PC_TASK_STATUS_TASK_STATUS',
    'PC_TASK_STATUS_TASK_STATUS__MASK',
    'PC_TASK_STATUS_TASK_STATUS__SHIFT', 'PC_VERSION_NUM_VERSION_NUM',
    'PC_VERSION_NUM_VERSION_NUM__MASK',
    'PC_VERSION_NUM_VERSION_NUM__SHIFT', 'PC_VERSION_VERSION',
    'PC_VERSION_VERSION__MASK', 'PC_VERSION_VERSION__SHIFT', 'PPU',
    'PPU_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL',
    'PPU_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL__MASK',
    'PPU_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL__SHIFT',
    'PPU_DATA_CUBE_IN_CHANNEL_RESERVED_0',
    'PPU_DATA_CUBE_IN_CHANNEL_RESERVED_0__MASK',
    'PPU_DATA_CUBE_IN_CHANNEL_RESERVED_0__SHIFT',
    'PPU_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT',
    'PPU_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT__MASK',
    'PPU_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT__SHIFT',
    'PPU_DATA_CUBE_IN_HEIGHT_RESERVED_0',
    'PPU_DATA_CUBE_IN_HEIGHT_RESERVED_0__MASK',
    'PPU_DATA_CUBE_IN_HEIGHT_RESERVED_0__SHIFT',
    'PPU_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH',
    'PPU_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH__MASK',
    'PPU_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH__SHIFT',
    'PPU_DATA_CUBE_IN_WIDTH_RESERVED_0',
    'PPU_DATA_CUBE_IN_WIDTH_RESERVED_0__MASK',
    'PPU_DATA_CUBE_IN_WIDTH_RESERVED_0__SHIFT',
    'PPU_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL',
    'PPU_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL__MASK',
    'PPU_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL__SHIFT',
    'PPU_DATA_CUBE_OUT_CHANNEL_RESERVED_0',
    'PPU_DATA_CUBE_OUT_CHANNEL_RESERVED_0__MASK',
    'PPU_DATA_CUBE_OUT_CHANNEL_RESERVED_0__SHIFT',
    'PPU_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT',
    'PPU_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT__MASK',
    'PPU_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT__SHIFT',
    'PPU_DATA_CUBE_OUT_HEIGHT_RESERVED_0',
    'PPU_DATA_CUBE_OUT_HEIGHT_RESERVED_0__MASK',
    'PPU_DATA_CUBE_OUT_HEIGHT_RESERVED_0__SHIFT',
    'PPU_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH',
    'PPU_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH__MASK',
    'PPU_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH__SHIFT',
    'PPU_DATA_CUBE_OUT_WIDTH_RESERVED_0',
    'PPU_DATA_CUBE_OUT_WIDTH_RESERVED_0__MASK',
    'PPU_DATA_CUBE_OUT_WIDTH_RESERVED_0__SHIFT',
    'PPU_DATA_FORMAT_DPU_FLYIN', 'PPU_DATA_FORMAT_DPU_FLYIN__MASK',
    'PPU_DATA_FORMAT_DPU_FLYIN__SHIFT', 'PPU_DATA_FORMAT_INDEX_ADD',
    'PPU_DATA_FORMAT_INDEX_ADD__MASK',
    'PPU_DATA_FORMAT_INDEX_ADD__SHIFT',
    'PPU_DATA_FORMAT_PROC_PRECISION',
    'PPU_DATA_FORMAT_PROC_PRECISION__MASK',
    'PPU_DATA_FORMAT_PROC_PRECISION__SHIFT',
    'PPU_DST_BASE_ADDR_DST_BASE_ADDR',
    'PPU_DST_BASE_ADDR_DST_BASE_ADDR__MASK',
    'PPU_DST_BASE_ADDR_DST_BASE_ADDR__SHIFT',
    'PPU_DST_BASE_ADDR_RESERVED_0',
    'PPU_DST_BASE_ADDR_RESERVED_0__MASK',
    'PPU_DST_BASE_ADDR_RESERVED_0__SHIFT',
    'PPU_DST_SURF_STRIDE_DST_SURF_STRIDE',
    'PPU_DST_SURF_STRIDE_DST_SURF_STRIDE__MASK',
    'PPU_DST_SURF_STRIDE_DST_SURF_STRIDE__SHIFT',
    'PPU_DST_SURF_STRIDE_RESERVED_0',
    'PPU_DST_SURF_STRIDE_RESERVED_0__MASK',
    'PPU_DST_SURF_STRIDE_RESERVED_0__SHIFT',
    'PPU_MISC_CTRL_BURST_LEN', 'PPU_MISC_CTRL_BURST_LEN__MASK',
    'PPU_MISC_CTRL_BURST_LEN__SHIFT', 'PPU_MISC_CTRL_MC_SURF_OUT',
    'PPU_MISC_CTRL_MC_SURF_OUT__MASK',
    'PPU_MISC_CTRL_MC_SURF_OUT__SHIFT', 'PPU_MISC_CTRL_NONALIGN',
    'PPU_MISC_CTRL_NONALIGN__MASK', 'PPU_MISC_CTRL_NONALIGN__SHIFT',
    'PPU_MISC_CTRL_RESERVED_0', 'PPU_MISC_CTRL_RESERVED_0__MASK',
    'PPU_MISC_CTRL_RESERVED_0__SHIFT', 'PPU_MISC_CTRL_RESERVED_1',
    'PPU_MISC_CTRL_RESERVED_1__MASK',
    'PPU_MISC_CTRL_RESERVED_1__SHIFT', 'PPU_MISC_CTRL_SURF_LEN',
    'PPU_MISC_CTRL_SURF_LEN__MASK', 'PPU_MISC_CTRL_SURF_LEN__SHIFT',
    'PPU_OPERATION_ENABLE_OP_EN', 'PPU_OPERATION_ENABLE_OP_EN__MASK',
    'PPU_OPERATION_ENABLE_OP_EN__SHIFT',
    'PPU_OPERATION_ENABLE_RESERVED_0',
    'PPU_OPERATION_ENABLE_RESERVED_0__MASK',
    'PPU_OPERATION_ENABLE_RESERVED_0__SHIFT',
    'PPU_OPERATION_MODE_CFG_FLYING_MODE',
    'PPU_OPERATION_MODE_CFG_FLYING_MODE__MASK',
    'PPU_OPERATION_MODE_CFG_FLYING_MODE__SHIFT',
    'PPU_OPERATION_MODE_CFG_INDEX_EN',
    'PPU_OPERATION_MODE_CFG_INDEX_EN__MASK',
    'PPU_OPERATION_MODE_CFG_INDEX_EN__SHIFT',
    'PPU_OPERATION_MODE_CFG_NOTCH_ADDR',
    'PPU_OPERATION_MODE_CFG_NOTCH_ADDR__MASK',
    'PPU_OPERATION_MODE_CFG_NOTCH_ADDR__SHIFT',
    'PPU_OPERATION_MODE_CFG_POOLING_METHOD',
    'PPU_OPERATION_MODE_CFG_POOLING_METHOD__MASK',
    'PPU_OPERATION_MODE_CFG_POOLING_METHOD__SHIFT',
    'PPU_OPERATION_MODE_CFG_RESERVED_0',
    'PPU_OPERATION_MODE_CFG_RESERVED_0__MASK',
    'PPU_OPERATION_MODE_CFG_RESERVED_0__SHIFT',
    'PPU_OPERATION_MODE_CFG_RESERVED_1',
    'PPU_OPERATION_MODE_CFG_RESERVED_1__MASK',
    'PPU_OPERATION_MODE_CFG_RESERVED_1__SHIFT',
    'PPU_OPERATION_MODE_CFG_RESERVED_2',
    'PPU_OPERATION_MODE_CFG_RESERVED_2__MASK',
    'PPU_OPERATION_MODE_CFG_RESERVED_2__SHIFT',
    'PPU_OPERATION_MODE_CFG_RESERVED_3',
    'PPU_OPERATION_MODE_CFG_RESERVED_3__MASK',
    'PPU_OPERATION_MODE_CFG_RESERVED_3__SHIFT',
    'PPU_OPERATION_MODE_CFG_USE_CNT',
    'PPU_OPERATION_MODE_CFG_USE_CNT__MASK',
    'PPU_OPERATION_MODE_CFG_USE_CNT__SHIFT',
    'PPU_PADDING_VALUE_1_CFG_PAD_VALUE_0',
    'PPU_PADDING_VALUE_1_CFG_PAD_VALUE_0__MASK',
    'PPU_PADDING_VALUE_1_CFG_PAD_VALUE_0__SHIFT',
    'PPU_PADDING_VALUE_2_CFG_PAD_VALUE_1',
    'PPU_PADDING_VALUE_2_CFG_PAD_VALUE_1__MASK',
    'PPU_PADDING_VALUE_2_CFG_PAD_VALUE_1__SHIFT',
    'PPU_PADDING_VALUE_2_CFG_RESERVED_0',
    'PPU_PADDING_VALUE_2_CFG_RESERVED_0__MASK',
    'PPU_PADDING_VALUE_2_CFG_RESERVED_0__SHIFT',
    'PPU_POOLING_KERNEL_CFG_KERNEL_HEIGHT',
    'PPU_POOLING_KERNEL_CFG_KERNEL_HEIGHT__MASK',
    'PPU_POOLING_KERNEL_CFG_KERNEL_HEIGHT__SHIFT',
    'PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT',
    'PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT__MASK',
    'PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT__SHIFT',
    'PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH',
    'PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH__MASK',
    'PPU_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH__SHIFT',
    'PPU_POOLING_KERNEL_CFG_KERNEL_WIDTH',
    'PPU_POOLING_KERNEL_CFG_KERNEL_WIDTH__MASK',
    'PPU_POOLING_KERNEL_CFG_KERNEL_WIDTH__SHIFT',
    'PPU_POOLING_KERNEL_CFG_RESERVED_0',
    'PPU_POOLING_KERNEL_CFG_RESERVED_0__MASK',
    'PPU_POOLING_KERNEL_CFG_RESERVED_0__SHIFT',
    'PPU_POOLING_KERNEL_CFG_RESERVED_1',
    'PPU_POOLING_KERNEL_CFG_RESERVED_1__MASK',
    'PPU_POOLING_KERNEL_CFG_RESERVED_1__SHIFT',
    'PPU_POOLING_KERNEL_CFG_RESERVED_2',
    'PPU_POOLING_KERNEL_CFG_RESERVED_2__MASK',
    'PPU_POOLING_KERNEL_CFG_RESERVED_2__SHIFT',
    'PPU_POOLING_PADDING_CFG_PAD_BOTTOM',
    'PPU_POOLING_PADDING_CFG_PAD_BOTTOM__MASK',
    'PPU_POOLING_PADDING_CFG_PAD_BOTTOM__SHIFT',
    'PPU_POOLING_PADDING_CFG_PAD_LEFT',
    'PPU_POOLING_PADDING_CFG_PAD_LEFT__MASK',
    'PPU_POOLING_PADDING_CFG_PAD_LEFT__SHIFT',
    'PPU_POOLING_PADDING_CFG_PAD_RIGHT',
    'PPU_POOLING_PADDING_CFG_PAD_RIGHT__MASK',
    'PPU_POOLING_PADDING_CFG_PAD_RIGHT__SHIFT',
    'PPU_POOLING_PADDING_CFG_PAD_TOP',
    'PPU_POOLING_PADDING_CFG_PAD_TOP__MASK',
    'PPU_POOLING_PADDING_CFG_PAD_TOP__SHIFT',
    'PPU_POOLING_PADDING_CFG_RESERVED_0',
    'PPU_POOLING_PADDING_CFG_RESERVED_0__MASK',
    'PPU_POOLING_PADDING_CFG_RESERVED_0__SHIFT',
    'PPU_POOLING_PADDING_CFG_RESERVED_1',
    'PPU_POOLING_PADDING_CFG_RESERVED_1__MASK',
    'PPU_POOLING_PADDING_CFG_RESERVED_1__SHIFT',
    'PPU_POOLING_PADDING_CFG_RESERVED_2',
    'PPU_POOLING_PADDING_CFG_RESERVED_2__MASK',
    'PPU_POOLING_PADDING_CFG_RESERVED_2__SHIFT',
    'PPU_POOLING_PADDING_CFG_RESERVED_3',
    'PPU_POOLING_PADDING_CFG_RESERVED_3__MASK',
    'PPU_POOLING_PADDING_CFG_RESERVED_3__SHIFT', 'PPU_RDMA',
    'PPU_RDMA_RDMA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL',
    'PPU_RDMA_RDMA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL__MASK',
    'PPU_RDMA_RDMA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL__SHIFT',
    'PPU_RDMA_RDMA_CUBE_IN_CHANNEL_RESERVED_0',
    'PPU_RDMA_RDMA_CUBE_IN_CHANNEL_RESERVED_0__MASK',
    'PPU_RDMA_RDMA_CUBE_IN_CHANNEL_RESERVED_0__SHIFT',
    'PPU_RDMA_RDMA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT',
    'PPU_RDMA_RDMA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT__MASK',
    'PPU_RDMA_RDMA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT__SHIFT',
    'PPU_RDMA_RDMA_CUBE_IN_HEIGHT_RESERVED_0',
    'PPU_RDMA_RDMA_CUBE_IN_HEIGHT_RESERVED_0__MASK',
    'PPU_RDMA_RDMA_CUBE_IN_HEIGHT_RESERVED_0__SHIFT',
    'PPU_RDMA_RDMA_CUBE_IN_WIDTH_CUBE_IN_WIDTH',
    'PPU_RDMA_RDMA_CUBE_IN_WIDTH_CUBE_IN_WIDTH__MASK',
    'PPU_RDMA_RDMA_CUBE_IN_WIDTH_CUBE_IN_WIDTH__SHIFT',
    'PPU_RDMA_RDMA_CUBE_IN_WIDTH_RESERVED_0',
    'PPU_RDMA_RDMA_CUBE_IN_WIDTH_RESERVED_0__MASK',
    'PPU_RDMA_RDMA_CUBE_IN_WIDTH_RESERVED_0__SHIFT',
    'PPU_RDMA_RDMA_DATA_FORMAT_IN_PRECISION',
    'PPU_RDMA_RDMA_DATA_FORMAT_IN_PRECISION__MASK',
    'PPU_RDMA_RDMA_DATA_FORMAT_IN_PRECISION__SHIFT',
    'PPU_RDMA_RDMA_DATA_FORMAT_RESERVED_0',
    'PPU_RDMA_RDMA_DATA_FORMAT_RESERVED_0__MASK',
    'PPU_RDMA_RDMA_DATA_FORMAT_RESERVED_0__SHIFT',
    'PPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN',
    'PPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN__MASK',
    'PPU_RDMA_RDMA_OPERATION_ENABLE_OP_EN__SHIFT',
    'PPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0',
    'PPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0__MASK',
    'PPU_RDMA_RDMA_OPERATION_ENABLE_RESERVED_0__SHIFT',
    'PPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR',
    'PPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR__MASK',
    'PPU_RDMA_RDMA_SRC_BASE_ADDR_SRC_BASE_ADDR__SHIFT',
    'PPU_RDMA_RDMA_SRC_LINE_STRIDE_RESERVED_0',
    'PPU_RDMA_RDMA_SRC_LINE_STRIDE_RESERVED_0__MASK',
    'PPU_RDMA_RDMA_SRC_LINE_STRIDE_RESERVED_0__SHIFT',
    'PPU_RDMA_RDMA_SRC_LINE_STRIDE_SRC_LINE_STRIDE',
    'PPU_RDMA_RDMA_SRC_LINE_STRIDE_SRC_LINE_STRIDE__MASK',
    'PPU_RDMA_RDMA_SRC_LINE_STRIDE_SRC_LINE_STRIDE__SHIFT',
    'PPU_RDMA_RDMA_SRC_SURF_STRIDE_RESERVED_0',
    'PPU_RDMA_RDMA_SRC_SURF_STRIDE_RESERVED_0__MASK',
    'PPU_RDMA_RDMA_SRC_SURF_STRIDE_RESERVED_0__SHIFT',
    'PPU_RDMA_RDMA_SRC_SURF_STRIDE_SRC_SURF_STRIDE',
    'PPU_RDMA_RDMA_SRC_SURF_STRIDE_SRC_SURF_STRIDE__MASK',
    'PPU_RDMA_RDMA_SRC_SURF_STRIDE_SRC_SURF_STRIDE__SHIFT',
    'PPU_RDMA_RDMA_S_POINTER_EXECUTER',
    'PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR',
    'PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR__MASK',
    'PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_CLEAR__SHIFT',
    'PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN',
    'PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN__MASK',
    'PPU_RDMA_RDMA_S_POINTER_EXECUTER_PP_EN__SHIFT',
    'PPU_RDMA_RDMA_S_POINTER_EXECUTER__MASK',
    'PPU_RDMA_RDMA_S_POINTER_EXECUTER__SHIFT',
    'PPU_RDMA_RDMA_S_POINTER_POINTER',
    'PPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR',
    'PPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR__MASK',
    'PPU_RDMA_RDMA_S_POINTER_POINTER_PP_CLEAR__SHIFT',
    'PPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN',
    'PPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN__MASK',
    'PPU_RDMA_RDMA_S_POINTER_POINTER_PP_EN__SHIFT',
    'PPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE',
    'PPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE__MASK',
    'PPU_RDMA_RDMA_S_POINTER_POINTER_PP_MODE__SHIFT',
    'PPU_RDMA_RDMA_S_POINTER_POINTER__MASK',
    'PPU_RDMA_RDMA_S_POINTER_POINTER__SHIFT',
    'PPU_RDMA_RDMA_S_POINTER_RESERVED_0',
    'PPU_RDMA_RDMA_S_POINTER_RESERVED_0__MASK',
    'PPU_RDMA_RDMA_S_POINTER_RESERVED_0__SHIFT',
    'PPU_RDMA_RDMA_S_POINTER_RESERVED_1',
    'PPU_RDMA_RDMA_S_POINTER_RESERVED_1__MASK',
    'PPU_RDMA_RDMA_S_POINTER_RESERVED_1__SHIFT',
    'PPU_RDMA_RDMA_S_STATUS_RESERVED_0',
    'PPU_RDMA_RDMA_S_STATUS_RESERVED_0__MASK',
    'PPU_RDMA_RDMA_S_STATUS_RESERVED_0__SHIFT',
    'PPU_RDMA_RDMA_S_STATUS_RESERVED_1',
    'PPU_RDMA_RDMA_S_STATUS_RESERVED_1__MASK',
    'PPU_RDMA_RDMA_S_STATUS_RESERVED_1__SHIFT',
    'PPU_RDMA_RDMA_S_STATUS_STATUS_0',
    'PPU_RDMA_RDMA_S_STATUS_STATUS_0__MASK',
    'PPU_RDMA_RDMA_S_STATUS_STATUS_0__SHIFT',
    'PPU_RDMA_RDMA_S_STATUS_STATUS_1',
    'PPU_RDMA_RDMA_S_STATUS_STATUS_1__MASK',
    'PPU_RDMA_RDMA_S_STATUS_STATUS_1__SHIFT',
    'PPU_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT',
    'PPU_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT__MASK',
    'PPU_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT__SHIFT',
    'PPU_RECIP_KERNEL_HEIGHT_RESERVED_0',
    'PPU_RECIP_KERNEL_HEIGHT_RESERVED_0__MASK',
    'PPU_RECIP_KERNEL_HEIGHT_RESERVED_0__SHIFT',
    'PPU_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH',
    'PPU_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH__MASK',
    'PPU_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH__SHIFT',
    'PPU_RECIP_KERNEL_WIDTH_RESERVED_0',
    'PPU_RECIP_KERNEL_WIDTH_RESERVED_0__MASK',
    'PPU_RECIP_KERNEL_WIDTH_RESERVED_0__SHIFT',
    'PPU_S_POINTER_EXECUTER', 'PPU_S_POINTER_EXECUTER_PP_CLEAR',
    'PPU_S_POINTER_EXECUTER_PP_CLEAR__MASK',
    'PPU_S_POINTER_EXECUTER_PP_CLEAR__SHIFT',
    'PPU_S_POINTER_EXECUTER_PP_EN',
    'PPU_S_POINTER_EXECUTER_PP_EN__MASK',
    'PPU_S_POINTER_EXECUTER_PP_EN__SHIFT',
    'PPU_S_POINTER_EXECUTER__MASK', 'PPU_S_POINTER_EXECUTER__SHIFT',
    'PPU_S_POINTER_POINTER', 'PPU_S_POINTER_POINTER_PP_CLEAR',
    'PPU_S_POINTER_POINTER_PP_CLEAR__MASK',
    'PPU_S_POINTER_POINTER_PP_CLEAR__SHIFT',
    'PPU_S_POINTER_POINTER_PP_EN',
    'PPU_S_POINTER_POINTER_PP_EN__MASK',
    'PPU_S_POINTER_POINTER_PP_EN__SHIFT',
    'PPU_S_POINTER_POINTER_PP_MODE',
    'PPU_S_POINTER_POINTER_PP_MODE__MASK',
    'PPU_S_POINTER_POINTER_PP_MODE__SHIFT',
    'PPU_S_POINTER_POINTER__MASK', 'PPU_S_POINTER_POINTER__SHIFT',
    'PPU_S_POINTER_RESERVED_0', 'PPU_S_POINTER_RESERVED_0__MASK',
    'PPU_S_POINTER_RESERVED_0__SHIFT', 'PPU_S_POINTER_RESERVED_1',
    'PPU_S_POINTER_RESERVED_1__MASK',
    'PPU_S_POINTER_RESERVED_1__SHIFT', 'PPU_S_STATUS_RESERVED_0',
    'PPU_S_STATUS_RESERVED_0__MASK', 'PPU_S_STATUS_RESERVED_0__SHIFT',
    'PPU_S_STATUS_RESERVED_1', 'PPU_S_STATUS_RESERVED_1__MASK',
    'PPU_S_STATUS_RESERVED_1__SHIFT', 'PPU_S_STATUS_STATUS_0',
    'PPU_S_STATUS_STATUS_0__MASK', 'PPU_S_STATUS_STATUS_0__SHIFT',
    'PPU_S_STATUS_STATUS_1', 'PPU_S_STATUS_STATUS_1__MASK',
    'PPU_S_STATUS_STATUS_1__SHIFT', 'REGISTER_XML',
    'REG_CNA_CBUF_CON0', 'REG_CNA_CBUF_CON1', 'REG_CNA_CLK_GATE',
    'REG_CNA_CONV_CON1', 'REG_CNA_CONV_CON2', 'REG_CNA_CONV_CON3',
    'REG_CNA_CVT_CON0', 'REG_CNA_CVT_CON1', 'REG_CNA_CVT_CON2',
    'REG_CNA_CVT_CON3', 'REG_CNA_CVT_CON4', 'REG_CNA_CVT_CON5',
    'REG_CNA_DATA_SIZE0', 'REG_CNA_DATA_SIZE1', 'REG_CNA_DATA_SIZE2',
    'REG_CNA_DATA_SIZE3', 'REG_CNA_DCOMP_ADDR0',
    'REG_CNA_DCOMP_AMOUNT0', 'REG_CNA_DCOMP_AMOUNT1',
    'REG_CNA_DCOMP_AMOUNT10', 'REG_CNA_DCOMP_AMOUNT11',
    'REG_CNA_DCOMP_AMOUNT12', 'REG_CNA_DCOMP_AMOUNT13',
    'REG_CNA_DCOMP_AMOUNT14', 'REG_CNA_DCOMP_AMOUNT15',
    'REG_CNA_DCOMP_AMOUNT2', 'REG_CNA_DCOMP_AMOUNT3',
    'REG_CNA_DCOMP_AMOUNT4', 'REG_CNA_DCOMP_AMOUNT5',
    'REG_CNA_DCOMP_AMOUNT6', 'REG_CNA_DCOMP_AMOUNT7',
    'REG_CNA_DCOMP_AMOUNT8', 'REG_CNA_DCOMP_AMOUNT9',
    'REG_CNA_DCOMP_CTRL', 'REG_CNA_DCOMP_REGNUM', 'REG_CNA_DMA_CON0',
    'REG_CNA_DMA_CON1', 'REG_CNA_DMA_CON2', 'REG_CNA_FC_CON0',
    'REG_CNA_FC_CON1', 'REG_CNA_FC_CON2', 'REG_CNA_FC_DATA_SIZE0',
    'REG_CNA_FC_DATA_SIZE1', 'REG_CNA_FEATURE_DATA_ADDR',
    'REG_CNA_OPERATION_ENABLE', 'REG_CNA_PAD_CON0',
    'REG_CNA_PAD_CON1', 'REG_CNA_S_POINTER', 'REG_CNA_S_STATUS',
    'REG_CNA_WEIGHT_SIZE0', 'REG_CNA_WEIGHT_SIZE1',
    'REG_CNA_WEIGHT_SIZE2', 'REG_CORE_CLIP_TRUNCATE',
    'REG_CORE_DATAOUT_SIZE_0', 'REG_CORE_DATAOUT_SIZE_1',
    'REG_CORE_MAC_GATING', 'REG_CORE_MISC_CFG',
    'REG_CORE_OPERATION_ENABLE', 'REG_CORE_S_POINTER',
    'REG_CORE_S_STATUS', 'REG_DDMA_CFG_DMA_ARB',
    'REG_DDMA_CFG_DMA_FIFO_CLR', 'REG_DDMA_CFG_DMA_RD_CFG',
    'REG_DDMA_CFG_DMA_RD_QOS', 'REG_DDMA_CFG_DMA_WR_CFG',
    'REG_DDMA_CFG_DMA_WSTRB', 'REG_DDMA_CFG_ID_ERROR',
    'REG_DDMA_CFG_OUTSTANDING', 'REG_DDMA_CFG_STATUS',
    'REG_DDMA_RD_WEIGHT_0', 'REG_DDMA_RD_WEIGHT_1',
    'REG_DDMA_WR_WEIGHT_0', 'REG_DPU_BN_ALU_CFG', 'REG_DPU_BN_CFG',
    'REG_DPU_BN_MUL_CFG', 'REG_DPU_BN_RELUX_CMP_VALUE',
    'REG_DPU_BS_ALU_CFG', 'REG_DPU_BS_CFG', 'REG_DPU_BS_MUL_CFG',
    'REG_DPU_BS_OW_CFG', 'REG_DPU_BS_OW_OP',
    'REG_DPU_BS_RELUX_CMP_VALUE', 'REG_DPU_DATA_CUBE_CHANNEL',
    'REG_DPU_DATA_CUBE_HEIGHT', 'REG_DPU_DATA_CUBE_NOTCH_ADDR',
    'REG_DPU_DATA_CUBE_WIDTH', 'REG_DPU_DATA_FORMAT',
    'REG_DPU_DST_BASE_ADDR', 'REG_DPU_DST_SURF_STRIDE',
    'REG_DPU_EW_CFG', 'REG_DPU_EW_CVT_OFFSET_VALUE',
    'REG_DPU_EW_CVT_SCALE_VALUE', 'REG_DPU_EW_OP_VALUE_0',
    'REG_DPU_EW_OP_VALUE_1', 'REG_DPU_EW_OP_VALUE_2',
    'REG_DPU_EW_OP_VALUE_3', 'REG_DPU_EW_OP_VALUE_4',
    'REG_DPU_EW_OP_VALUE_5', 'REG_DPU_EW_OP_VALUE_6',
    'REG_DPU_EW_OP_VALUE_7', 'REG_DPU_EW_RELUX_CMP_VALUE',
    'REG_DPU_FEATURE_MODE_CFG', 'REG_DPU_LUT_ACCESS_CFG',
    'REG_DPU_LUT_ACCESS_DATA', 'REG_DPU_LUT_CFG', 'REG_DPU_LUT_INFO',
    'REG_DPU_LUT_LE_END', 'REG_DPU_LUT_LE_SLOPE_SCALE',
    'REG_DPU_LUT_LE_SLOPE_SHIFT', 'REG_DPU_LUT_LE_START',
    'REG_DPU_LUT_LO_END', 'REG_DPU_LUT_LO_SLOPE_SCALE',
    'REG_DPU_LUT_LO_SLOPE_SHIFT', 'REG_DPU_LUT_LO_START',
    'REG_DPU_OFFSET_PEND', 'REG_DPU_OPERATION_ENABLE',
    'REG_DPU_OUT_CVT_OFFSET', 'REG_DPU_OUT_CVT_SCALE',
    'REG_DPU_OUT_CVT_SHIFT', 'REG_DPU_RDMA_RDMA_BN_BASE_ADDR',
    'REG_DPU_RDMA_RDMA_BRDMA_CFG', 'REG_DPU_RDMA_RDMA_BS_BASE_ADDR',
    'REG_DPU_RDMA_RDMA_DATA_CUBE_CHANNEL',
    'REG_DPU_RDMA_RDMA_DATA_CUBE_HEIGHT',
    'REG_DPU_RDMA_RDMA_DATA_CUBE_WIDTH',
    'REG_DPU_RDMA_RDMA_ERDMA_CFG', 'REG_DPU_RDMA_RDMA_EW_BASE_ADDR',
    'REG_DPU_RDMA_RDMA_EW_SURF_NOTCH',
    'REG_DPU_RDMA_RDMA_EW_SURF_STRIDE',
    'REG_DPU_RDMA_RDMA_FEATURE_MODE_CFG',
    'REG_DPU_RDMA_RDMA_NRDMA_CFG',
    'REG_DPU_RDMA_RDMA_OPERATION_ENABLE', 'REG_DPU_RDMA_RDMA_PAD_CFG',
    'REG_DPU_RDMA_RDMA_SRC_BASE_ADDR',
    'REG_DPU_RDMA_RDMA_SRC_DMA_CFG', 'REG_DPU_RDMA_RDMA_SURF_NOTCH',
    'REG_DPU_RDMA_RDMA_S_POINTER', 'REG_DPU_RDMA_RDMA_S_STATUS',
    'REG_DPU_RDMA_RDMA_WEIGHT', 'REG_DPU_SURFACE_ADD',
    'REG_DPU_S_POINTER', 'REG_DPU_S_STATUS', 'REG_DPU_WDMA_SIZE_0',
    'REG_DPU_WDMA_SIZE_1', 'REG_GLOBAL_OPERATION_ENABLE',
    'REG_PC_BASE_ADDRESS', 'REG_PC_INTERRUPT_CLEAR',
    'REG_PC_INTERRUPT_MASK', 'REG_PC_INTERRUPT_RAW_STATUS',
    'REG_PC_INTERRUPT_STATUS', 'REG_PC_OPERATION_ENABLE',
    'REG_PC_REGISTER_AMOUNTS', 'REG_PC_TASK_CON',
    'REG_PC_TASK_DMA_BASE_ADDR', 'REG_PC_TASK_STATUS',
    'REG_PC_VERSION', 'REG_PC_VERSION_NUM',
    'REG_PPU_DATA_CUBE_IN_CHANNEL', 'REG_PPU_DATA_CUBE_IN_HEIGHT',
    'REG_PPU_DATA_CUBE_IN_WIDTH', 'REG_PPU_DATA_CUBE_OUT_CHANNEL',
    'REG_PPU_DATA_CUBE_OUT_HEIGHT', 'REG_PPU_DATA_CUBE_OUT_WIDTH',
    'REG_PPU_DATA_FORMAT', 'REG_PPU_DST_BASE_ADDR',
    'REG_PPU_DST_SURF_STRIDE', 'REG_PPU_MISC_CTRL',
    'REG_PPU_OPERATION_ENABLE', 'REG_PPU_OPERATION_MODE_CFG',
    'REG_PPU_PADDING_VALUE_1_CFG', 'REG_PPU_PADDING_VALUE_2_CFG',
    'REG_PPU_POOLING_KERNEL_CFG', 'REG_PPU_POOLING_PADDING_CFG',
    'REG_PPU_RDMA_RDMA_CUBE_IN_CHANNEL',
    'REG_PPU_RDMA_RDMA_CUBE_IN_HEIGHT',
    'REG_PPU_RDMA_RDMA_CUBE_IN_WIDTH',
    'REG_PPU_RDMA_RDMA_DATA_FORMAT',
    'REG_PPU_RDMA_RDMA_OPERATION_ENABLE',
    'REG_PPU_RDMA_RDMA_SRC_BASE_ADDR',
    'REG_PPU_RDMA_RDMA_SRC_LINE_STRIDE',
    'REG_PPU_RDMA_RDMA_SRC_SURF_STRIDE',
    'REG_PPU_RDMA_RDMA_S_POINTER', 'REG_PPU_RDMA_RDMA_S_STATUS',
    'REG_PPU_RECIP_KERNEL_HEIGHT', 'REG_PPU_RECIP_KERNEL_WIDTH',
    'REG_PPU_S_POINTER', 'REG_PPU_S_STATUS', 'REG_SDMA_CFG_DMA_ARB',
    'REG_SDMA_CFG_DMA_FIFO_CLR', 'REG_SDMA_CFG_DMA_RD_CFG',
    'REG_SDMA_CFG_DMA_RD_QOS', 'REG_SDMA_CFG_DMA_WR_CFG',
    'REG_SDMA_CFG_DMA_WSTRB', 'REG_SDMA_CFG_ID_ERROR',
    'REG_SDMA_CFG_OUTSTANDING', 'REG_SDMA_CFG_STATUS',
    'REG_SDMA_RD_WEIGHT_0', 'REG_SDMA_RD_WEIGHT_1',
    'REG_SDMA_WR_WEIGHT_0', 'RKNPU_ACTION',
    'RKNPU_ACT_CLR_TOTAL_RW_AMOUNT', 'RKNPU_ACT_RESET',
    'RKNPU_GET_BW_EXPECT', 'RKNPU_GET_BW_PRIORITY', 'RKNPU_GET_BW_TW',
    'RKNPU_GET_DRV_VERSION', 'RKNPU_GET_DT_RD_AMOUNT',
    'RKNPU_GET_DT_WR_AMOUNT', 'RKNPU_GET_FREE_SRAM_SIZE',
    'RKNPU_GET_FREQ', 'RKNPU_GET_HW_VERSION', 'RKNPU_GET_IOMMU_EN',
    'RKNPU_GET_TOTAL_RW_AMOUNT', 'RKNPU_GET_TOTAL_SRAM_SIZE',
    'RKNPU_GET_VOLT', 'RKNPU_GET_WT_RD_AMOUNT', 'RKNPU_INT_CLEAR',
    'RKNPU_IOC_MAGIC', 'RKNPU_JOB_BLOCK', 'RKNPU_JOB_FENCE_IN',
    'RKNPU_JOB_FENCE_OUT', 'RKNPU_JOB_MASK', 'RKNPU_JOB_NONBLOCK',
    'RKNPU_JOB_PC', 'RKNPU_JOB_PINGPONG', 'RKNPU_JOB_SLAVE',
    'RKNPU_MEM_CACHEABLE', 'RKNPU_MEM_CONTIGUOUS', 'RKNPU_MEM_CREATE',
    'RKNPU_MEM_DESTROY', 'RKNPU_MEM_IOMMU',
    'RKNPU_MEM_KERNEL_MAPPING', 'RKNPU_MEM_MAP', 'RKNPU_MEM_MASK',
    'RKNPU_MEM_NON_CACHEABLE', 'RKNPU_MEM_NON_CONTIGUOUS',
    'RKNPU_MEM_NON_DMA32', 'RKNPU_MEM_SECURE', 'RKNPU_MEM_SYNC',
    'RKNPU_MEM_SYNC_FROM_DEVICE', 'RKNPU_MEM_SYNC_MASK',
    'RKNPU_MEM_SYNC_TO_DEVICE', 'RKNPU_MEM_TRY_ALLOC_SRAM',
    'RKNPU_MEM_WRITE_COMBINE', 'RKNPU_MEM_ZEROING',
    'RKNPU_OFFSET_CLR_ALL_RW_AMOUNT', 'RKNPU_OFFSET_DT_RD_AMOUNT',
    'RKNPU_OFFSET_DT_WR_AMOUNT', 'RKNPU_OFFSET_ENABLE_MASK',
    'RKNPU_OFFSET_INT_CLEAR', 'RKNPU_OFFSET_INT_MASK',
    'RKNPU_OFFSET_INT_RAW_STATUS', 'RKNPU_OFFSET_INT_STATUS',
    'RKNPU_OFFSET_PC_DATA_ADDR', 'RKNPU_OFFSET_PC_DATA_AMOUNT',
    'RKNPU_OFFSET_PC_DMA_BASE_ADDR', 'RKNPU_OFFSET_PC_OP_EN',
    'RKNPU_OFFSET_PC_TASK_CONTROL', 'RKNPU_OFFSET_PC_TASK_STATUS',
    'RKNPU_OFFSET_VERSION', 'RKNPU_OFFSET_VERSION_NUM',
    'RKNPU_OFFSET_WT_RD_AMOUNT', 'RKNPU_PC_DATA_EXTRA_AMOUNT',
    'RKNPU_POWER_OFF', 'RKNPU_POWER_ON', 'RKNPU_SET_BW_EXPECT',
    'RKNPU_SET_BW_PRIORITY', 'RKNPU_SET_BW_TW', 'RKNPU_SET_FREQ',
    'RKNPU_SET_PROC_NICE', 'RKNPU_SET_VOLT', 'RKNPU_SUBMIT', 'SDMA',
    'SDMA_CFG_DMA_ARB_RD_ARBIT_MODEL',
    'SDMA_CFG_DMA_ARB_RD_ARBIT_MODEL__MASK',
    'SDMA_CFG_DMA_ARB_RD_ARBIT_MODEL__SHIFT',
    'SDMA_CFG_DMA_ARB_RD_FIX_ARB',
    'SDMA_CFG_DMA_ARB_RD_FIX_ARB__MASK',
    'SDMA_CFG_DMA_ARB_RD_FIX_ARB__SHIFT',
    'SDMA_CFG_DMA_ARB_RESERVED_0',
    'SDMA_CFG_DMA_ARB_RESERVED_0__MASK',
    'SDMA_CFG_DMA_ARB_RESERVED_0__SHIFT',
    'SDMA_CFG_DMA_ARB_RESERVED_1',
    'SDMA_CFG_DMA_ARB_RESERVED_1__MASK',
    'SDMA_CFG_DMA_ARB_RESERVED_1__SHIFT',
    'SDMA_CFG_DMA_ARB_RESERVED_2',
    'SDMA_CFG_DMA_ARB_RESERVED_2__MASK',
    'SDMA_CFG_DMA_ARB_RESERVED_2__SHIFT',
    'SDMA_CFG_DMA_ARB_WR_ARBIT_MODEL',
    'SDMA_CFG_DMA_ARB_WR_ARBIT_MODEL__MASK',
    'SDMA_CFG_DMA_ARB_WR_ARBIT_MODEL__SHIFT',
    'SDMA_CFG_DMA_ARB_WR_FIX_ARB',
    'SDMA_CFG_DMA_ARB_WR_FIX_ARB__MASK',
    'SDMA_CFG_DMA_ARB_WR_FIX_ARB__SHIFT',
    'SDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR',
    'SDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR__MASK',
    'SDMA_CFG_DMA_FIFO_CLR_DMA_FIFO_CLR__SHIFT',
    'SDMA_CFG_DMA_FIFO_CLR_RESERVED_0',
    'SDMA_CFG_DMA_FIFO_CLR_RESERVED_0__MASK',
    'SDMA_CFG_DMA_FIFO_CLR_RESERVED_0__SHIFT',
    'SDMA_CFG_DMA_RD_CFG_RD_ARBURST',
    'SDMA_CFG_DMA_RD_CFG_RD_ARBURST__MASK',
    'SDMA_CFG_DMA_RD_CFG_RD_ARBURST__SHIFT',
    'SDMA_CFG_DMA_RD_CFG_RD_ARCACHE',
    'SDMA_CFG_DMA_RD_CFG_RD_ARCACHE__MASK',
    'SDMA_CFG_DMA_RD_CFG_RD_ARCACHE__SHIFT',
    'SDMA_CFG_DMA_RD_CFG_RD_ARLOCK',
    'SDMA_CFG_DMA_RD_CFG_RD_ARLOCK__MASK',
    'SDMA_CFG_DMA_RD_CFG_RD_ARLOCK__SHIFT',
    'SDMA_CFG_DMA_RD_CFG_RD_ARPROT',
    'SDMA_CFG_DMA_RD_CFG_RD_ARPROT__MASK',
    'SDMA_CFG_DMA_RD_CFG_RD_ARPROT__SHIFT',
    'SDMA_CFG_DMA_RD_CFG_RD_ARSIZE',
    'SDMA_CFG_DMA_RD_CFG_RD_ARSIZE__MASK',
    'SDMA_CFG_DMA_RD_CFG_RD_ARSIZE__SHIFT',
    'SDMA_CFG_DMA_RD_CFG_RESERVED_0',
    'SDMA_CFG_DMA_RD_CFG_RESERVED_0__MASK',
    'SDMA_CFG_DMA_RD_CFG_RESERVED_0__SHIFT',
    'SDMA_CFG_DMA_RD_QOS_RD_DPU_QOS',
    'SDMA_CFG_DMA_RD_QOS_RD_DPU_QOS__MASK',
    'SDMA_CFG_DMA_RD_QOS_RD_DPU_QOS__SHIFT',
    'SDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS',
    'SDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS__MASK',
    'SDMA_CFG_DMA_RD_QOS_RD_FEATURE_QOS__SHIFT',
    'SDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS',
    'SDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS__MASK',
    'SDMA_CFG_DMA_RD_QOS_RD_KERNEL_QOS__SHIFT',
    'SDMA_CFG_DMA_RD_QOS_RD_PC_QOS',
    'SDMA_CFG_DMA_RD_QOS_RD_PC_QOS__MASK',
    'SDMA_CFG_DMA_RD_QOS_RD_PC_QOS__SHIFT',
    'SDMA_CFG_DMA_RD_QOS_RD_PPU_QOS',
    'SDMA_CFG_DMA_RD_QOS_RD_PPU_QOS__MASK',
    'SDMA_CFG_DMA_RD_QOS_RD_PPU_QOS__SHIFT',
    'SDMA_CFG_DMA_RD_QOS_RESERVED_0',
    'SDMA_CFG_DMA_RD_QOS_RESERVED_0__MASK',
    'SDMA_CFG_DMA_RD_QOS_RESERVED_0__SHIFT',
    'SDMA_CFG_DMA_WR_CFG_RESERVED_0',
    'SDMA_CFG_DMA_WR_CFG_RESERVED_0__MASK',
    'SDMA_CFG_DMA_WR_CFG_RESERVED_0__SHIFT',
    'SDMA_CFG_DMA_WR_CFG_WR_AWBURST',
    'SDMA_CFG_DMA_WR_CFG_WR_AWBURST__MASK',
    'SDMA_CFG_DMA_WR_CFG_WR_AWBURST__SHIFT',
    'SDMA_CFG_DMA_WR_CFG_WR_AWCACHE',
    'SDMA_CFG_DMA_WR_CFG_WR_AWCACHE__MASK',
    'SDMA_CFG_DMA_WR_CFG_WR_AWCACHE__SHIFT',
    'SDMA_CFG_DMA_WR_CFG_WR_AWLOCK',
    'SDMA_CFG_DMA_WR_CFG_WR_AWLOCK__MASK',
    'SDMA_CFG_DMA_WR_CFG_WR_AWLOCK__SHIFT',
    'SDMA_CFG_DMA_WR_CFG_WR_AWPROT',
    'SDMA_CFG_DMA_WR_CFG_WR_AWPROT__MASK',
    'SDMA_CFG_DMA_WR_CFG_WR_AWPROT__SHIFT',
    'SDMA_CFG_DMA_WR_CFG_WR_AWSIZE',
    'SDMA_CFG_DMA_WR_CFG_WR_AWSIZE__MASK',
    'SDMA_CFG_DMA_WR_CFG_WR_AWSIZE__SHIFT',
    'SDMA_CFG_DMA_WSTRB_WR_WSTRB',
    'SDMA_CFG_DMA_WSTRB_WR_WSTRB__MASK',
    'SDMA_CFG_DMA_WSTRB_WR_WSTRB__SHIFT',
    'SDMA_CFG_ID_ERROR_RD_RESP_ID',
    'SDMA_CFG_ID_ERROR_RD_RESP_ID__MASK',
    'SDMA_CFG_ID_ERROR_RD_RESP_ID__SHIFT',
    'SDMA_CFG_ID_ERROR_RESERVED_0',
    'SDMA_CFG_ID_ERROR_RESERVED_0__MASK',
    'SDMA_CFG_ID_ERROR_RESERVED_0__SHIFT',
    'SDMA_CFG_ID_ERROR_RESERVED_1',
    'SDMA_CFG_ID_ERROR_RESERVED_1__MASK',
    'SDMA_CFG_ID_ERROR_RESERVED_1__SHIFT',
    'SDMA_CFG_ID_ERROR_WR_RESP_ID',
    'SDMA_CFG_ID_ERROR_WR_RESP_ID__MASK',
    'SDMA_CFG_ID_ERROR_WR_RESP_ID__SHIFT',
    'SDMA_CFG_OUTSTANDING_RD_OS_CNT',
    'SDMA_CFG_OUTSTANDING_RD_OS_CNT__MASK',
    'SDMA_CFG_OUTSTANDING_RD_OS_CNT__SHIFT',
    'SDMA_CFG_OUTSTANDING_RESERVED_0',
    'SDMA_CFG_OUTSTANDING_RESERVED_0__MASK',
    'SDMA_CFG_OUTSTANDING_RESERVED_0__SHIFT',
    'SDMA_CFG_OUTSTANDING_WR_OS_CNT',
    'SDMA_CFG_OUTSTANDING_WR_OS_CNT__MASK',
    'SDMA_CFG_OUTSTANDING_WR_OS_CNT__SHIFT', 'SDMA_CFG_STATUS_IDEL',
    'SDMA_CFG_STATUS_IDEL__MASK', 'SDMA_CFG_STATUS_IDEL__SHIFT',
    'SDMA_CFG_STATUS_RESERVED_0', 'SDMA_CFG_STATUS_RESERVED_0__MASK',
    'SDMA_CFG_STATUS_RESERVED_0__SHIFT', 'SDMA_CFG_STATUS_RESERVED_1',
    'SDMA_CFG_STATUS_RESERVED_1__MASK',
    'SDMA_CFG_STATUS_RESERVED_1__SHIFT',
    'SDMA_RD_WEIGHT_0_RD_WEIGHT_DPU',
    'SDMA_RD_WEIGHT_0_RD_WEIGHT_DPU__MASK',
    'SDMA_RD_WEIGHT_0_RD_WEIGHT_DPU__SHIFT',
    'SDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE',
    'SDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE__MASK',
    'SDMA_RD_WEIGHT_0_RD_WEIGHT_FEATURE__SHIFT',
    'SDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL',
    'SDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL__MASK',
    'SDMA_RD_WEIGHT_0_RD_WEIGHT_KERNEL__SHIFT',
    'SDMA_RD_WEIGHT_0_RD_WEIGHT_PDP',
    'SDMA_RD_WEIGHT_0_RD_WEIGHT_PDP__MASK',
    'SDMA_RD_WEIGHT_0_RD_WEIGHT_PDP__SHIFT',
    'SDMA_RD_WEIGHT_1_RD_WEIGHT_PC',
    'SDMA_RD_WEIGHT_1_RD_WEIGHT_PC__MASK',
    'SDMA_RD_WEIGHT_1_RD_WEIGHT_PC__SHIFT',
    'SDMA_RD_WEIGHT_1_RESERVED_0',
    'SDMA_RD_WEIGHT_1_RESERVED_0__MASK',
    'SDMA_RD_WEIGHT_1_RESERVED_0__SHIFT',
    'SDMA_WR_WEIGHT_0_RESERVED_0',
    'SDMA_WR_WEIGHT_0_RESERVED_0__MASK',
    'SDMA_WR_WEIGHT_0_RESERVED_0__SHIFT',
    'SDMA_WR_WEIGHT_0_WR_WEIGHT_DPU',
    'SDMA_WR_WEIGHT_0_WR_WEIGHT_DPU__MASK',
    'SDMA_WR_WEIGHT_0_WR_WEIGHT_DPU__SHIFT',
    'SDMA_WR_WEIGHT_0_WR_WEIGHT_PDP',
    'SDMA_WR_WEIGHT_0_WR_WEIGHT_PDP__MASK',
    'SDMA_WR_WEIGHT_0_WR_WEIGHT_PDP__SHIFT', '_DRM_ADD_COMMAND',
    '_DRM_AGP', '_DRM_AGP_BUFFER', '_DRM_CONSISTENT',
    '_DRM_CONTAINS_LOCK', '_DRM_CONTEXT_2DONLY',
    '_DRM_CONTEXT_PRESERVED', '_DRM_DMA_BLOCK', '_DRM_DMA_LARGER_OK',
    '_DRM_DMA_PRIORITY', '_DRM_DMA_SMALLER_OK', '_DRM_DMA_WAIT',
    '_DRM_DMA_WHILE_LOCKED', '_DRM_DRIVER', '_DRM_FB_BUFFER',
    '_DRM_FRAME_BUFFER', '_DRM_HALT_ALL_QUEUES',
    '_DRM_HALT_CUR_QUEUES', '_DRM_H_', '_DRM_INST_HANDLER',
    '_DRM_KERNEL', '_DRM_LOCKED', '_DRM_LOCK_CONT', '_DRM_LOCK_FLUSH',
    '_DRM_LOCK_FLUSH_ALL', '_DRM_LOCK_HELD', '_DRM_LOCK_QUIESCENT',
    '_DRM_LOCK_READY', '_DRM_MODE_H', '_DRM_PAGE_ALIGN',
    '_DRM_PCI_BUFFER_RO', '_DRM_POST_MODESET', '_DRM_PRE_MODESET',
    '_DRM_READ_ONLY', '_DRM_REGISTERS', '_DRM_REMOVABLE',
    '_DRM_RESTRICTED', '_DRM_RM_COMMAND', '_DRM_SCATTER_GATHER',
    '_DRM_SG_BUFFER', '_DRM_SHM', '_DRM_STAT_BYTE',
    '_DRM_STAT_CLOSES', '_DRM_STAT_COUNT', '_DRM_STAT_DMA',
    '_DRM_STAT_IOCTLS', '_DRM_STAT_IRQ', '_DRM_STAT_LOCK',
    '_DRM_STAT_LOCKS', '_DRM_STAT_MISSED', '_DRM_STAT_OPENS',
    '_DRM_STAT_PRIMARY', '_DRM_STAT_SECONDARY', '_DRM_STAT_SPECIAL',
    '_DRM_STAT_UNLOCKS', '_DRM_STAT_VALUE', '_DRM_UNINST_HANDLER',
    '_DRM_VBLANK_ABSOLUTE', '_DRM_VBLANK_EVENT',
    '_DRM_VBLANK_FLAGS_MASK', '_DRM_VBLANK_FLIP',
    '_DRM_VBLANK_HIGH_CRTC_MASK', '_DRM_VBLANK_HIGH_CRTC_SHIFT',
    '_DRM_VBLANK_NEXTONMISS', '_DRM_VBLANK_RELATIVE',
    '_DRM_VBLANK_SECONDARY', '_DRM_VBLANK_SIGNAL',
    '_DRM_VBLANK_TYPES_MASK', '_DRM_WRITE_COMBINING', '_IO', '_IOR',
    '_IOW', '_IOWR', '__user', 'c__EA_drm_drawable_info_type_t',
    'drm_agp_binding_t', 'drm_agp_buffer_t', 'drm_agp_info_t',
    'drm_agp_mode_t', 'drm_auth_t', 'drm_block_t',
    'drm_buf_desc_flags', 'drm_buf_desc_flags_t',
    'drm_buf_desc_flags_t__enumvalues', 'drm_buf_desc_t',
    'drm_buf_free_t', 'drm_buf_info_t', 'drm_buf_map_t',
    'drm_buf_pub_t', 'drm_client_t', 'drm_clip_rect_t',
    'drm_context_t', 'drm_control_func', 'drm_control_func_t',
    'drm_control_func_t__enumvalues', 'drm_control_t',
    'drm_ctx_flags', 'drm_ctx_flags_t', 'drm_ctx_flags_t__enumvalues',
    'drm_ctx_priv_map_t', 'drm_ctx_res_t', 'drm_ctx_t',
    'drm_dma_flags', 'drm_dma_flags_t', 'drm_dma_flags_t__enumvalues',
    'drm_dma_t', 'drm_draw_t', 'drm_drawable_info_t',
    'drm_drawable_info_type_t',
    'drm_drawable_info_type_t__enumvalues', 'drm_drawable_t',
    'drm_handle_t', 'drm_hw_lock_t', 'drm_irq_busid_t', 'drm_list_t',
    'drm_lock_flags', 'drm_lock_flags_t',
    'drm_lock_flags_t__enumvalues', 'drm_lock_t', 'drm_magic_t',
    'drm_map_flags', 'drm_map_flags_t', 'drm_map_flags_t__enumvalues',
    'drm_map_t', 'drm_map_type', 'drm_map_type_t',
    'drm_map_type_t__enumvalues', 'drm_mode_subconnector',
    'drm_scatter_gather_t', 'drm_set_version_t', 'drm_stat_type',
    'drm_stat_type_t', 'drm_stat_type_t__enumvalues', 'drm_stats_t',
    'drm_tex_region_t', 'drm_unique_t', 'drm_update_draw_t',
    'drm_vblank_seq_type', 'drm_vblank_seq_type_t',
    'drm_vblank_seq_type_t__enumvalues', 'drm_version_t',
    'drm_wait_vblank_t', 'e_rknpu_action', 'e_rknpu_job_mode',
    'e_rknpu_mem_sync_mode', 'e_rknpu_mem_type', 'rkt_get_target',
    'struct_drm_agp_binding', 'struct_drm_agp_buffer',
    'struct_drm_agp_info', 'struct_drm_agp_mode', 'struct_drm_auth',
    'struct_drm_block', 'struct_drm_buf_desc', 'struct_drm_buf_free',
    'struct_drm_buf_info', 'struct_drm_buf_map', 'struct_drm_buf_pub',
    'struct_drm_client', 'struct_drm_clip_rect',
    'struct_drm_color_ctm', 'struct_drm_color_lut',
    'struct_drm_control', 'struct_drm_crtc_get_sequence',
    'struct_drm_crtc_queue_sequence', 'struct_drm_ctx',
    'struct_drm_ctx_priv_map', 'struct_drm_ctx_res', 'struct_drm_dma',
    'struct_drm_draw', 'struct_drm_drawable_info', 'struct_drm_event',
    'struct_drm_event_crtc_sequence', 'struct_drm_event_vblank',
    'struct_drm_format_modifier', 'struct_drm_format_modifier_blob',
    'struct_drm_gem_close', 'struct_drm_gem_flink',
    'struct_drm_gem_open', 'struct_drm_get_cap', 'struct_drm_hw_lock',
    'struct_drm_irq_busid', 'struct_drm_list', 'struct_drm_lock',
    'struct_drm_map', 'struct_drm_mode_atomic',
    'struct_drm_mode_card_res',
    'struct_drm_mode_connector_set_property',
    'struct_drm_mode_create_blob', 'struct_drm_mode_create_dumb',
    'struct_drm_mode_create_lease', 'struct_drm_mode_crtc',
    'struct_drm_mode_crtc_lut', 'struct_drm_mode_crtc_page_flip',
    'struct_drm_mode_crtc_page_flip_target', 'struct_drm_mode_cursor',
    'struct_drm_mode_cursor2', 'struct_drm_mode_destroy_blob',
    'struct_drm_mode_destroy_dumb', 'struct_drm_mode_fb_cmd',
    'struct_drm_mode_fb_cmd2', 'struct_drm_mode_fb_dirty_cmd',
    'struct_drm_mode_get_blob', 'struct_drm_mode_get_connector',
    'struct_drm_mode_get_encoder', 'struct_drm_mode_get_lease',
    'struct_drm_mode_get_plane', 'struct_drm_mode_get_plane_res',
    'struct_drm_mode_get_property', 'struct_drm_mode_list_lessees',
    'struct_drm_mode_map_dumb', 'struct_drm_mode_mode_cmd',
    'struct_drm_mode_modeinfo', 'struct_drm_mode_obj_get_properties',
    'struct_drm_mode_obj_set_property',
    'struct_drm_mode_property_enum', 'struct_drm_mode_revoke_lease',
    'struct_drm_mode_set_plane', 'struct_drm_modeset_ctl',
    'struct_drm_prime_handle', 'struct_drm_scatter_gather',
    'struct_drm_set_client_cap', 'struct_drm_set_version',
    'struct_drm_stats', 'struct_drm_stats_0',
    'struct_drm_syncobj_array', 'struct_drm_syncobj_create',
    'struct_drm_syncobj_destroy', 'struct_drm_syncobj_handle',
    'struct_drm_syncobj_wait', 'struct_drm_tex_region',
    'struct_drm_unique', 'struct_drm_update_draw',
    'struct_drm_version', 'struct_drm_wait_vblank_reply',
    'struct_drm_wait_vblank_request', 'struct_rknpu_action',
    'struct_rknpu_mem_create', 'struct_rknpu_mem_destroy',
    'struct_rknpu_mem_map', 'struct_rknpu_mem_sync',
    'struct_rknpu_subcore_task', 'struct_rknpu_submit',
    'struct_rknpu_task', 'target', 'uint32_t',
    'union_drm_wait_vblank']
