// Seed: 507739757
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    input logic id_5,
    input supply0 id_6,
    input supply0 id_7,
    output wand id_8
);
  always force id_2 = id_5;
  wand id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  assign id_13 = id_4;
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
