<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p214" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_214{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_214{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_214{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_214{left:69px;bottom:717px;letter-spacing:0.13px;}
#t5_214{left:151px;bottom:717px;letter-spacing:0.15px;}
#t6_214{left:150px;bottom:696px;letter-spacing:0.15px;}
#t7_214{left:69px;bottom:672px;letter-spacing:-0.17px;word-spacing:-0.99px;}
#t8_214{left:788px;bottom:679px;}
#t9_214{left:803px;bottom:672px;letter-spacing:-0.15px;}
#ta_214{left:69px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_214{left:69px;bottom:639px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tc_214{left:75px;bottom:998px;letter-spacing:-0.16px;}
#td_214{left:75px;bottom:981px;letter-spacing:-0.17px;}
#te_214{left:189px;bottom:998px;letter-spacing:-0.15px;}
#tf_214{left:432px;bottom:998px;letter-spacing:-0.12px;}
#tg_214{left:525px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_214{left:525px;bottom:976px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ti_214{left:75px;bottom:952px;letter-spacing:-0.16px;}
#tj_214{left:75px;bottom:935px;letter-spacing:-0.17px;}
#tk_214{left:189px;bottom:952px;letter-spacing:-0.14px;}
#tl_214{left:432px;bottom:952px;letter-spacing:-0.12px;}
#tm_214{left:525px;bottom:952px;letter-spacing:-0.12px;}
#tn_214{left:525px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.03px;}
#to_214{left:75px;bottom:906px;letter-spacing:-0.16px;}
#tp_214{left:75px;bottom:889px;letter-spacing:-0.17px;}
#tq_214{left:189px;bottom:906px;letter-spacing:-0.14px;}
#tr_214{left:432px;bottom:906px;letter-spacing:-0.12px;}
#ts_214{left:525px;bottom:906px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tt_214{left:525px;bottom:885px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tu_214{left:75px;bottom:860px;letter-spacing:-0.16px;}
#tv_214{left:75px;bottom:843px;letter-spacing:-0.17px;}
#tw_214{left:189px;bottom:860px;letter-spacing:-0.15px;}
#tx_214{left:432px;bottom:860px;letter-spacing:-0.13px;}
#ty_214{left:525px;bottom:860px;letter-spacing:-0.12px;}
#tz_214{left:525px;bottom:839px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t10_214{left:75px;bottom:814px;letter-spacing:-0.16px;}
#t11_214{left:75px;bottom:797px;letter-spacing:-0.17px;}
#t12_214{left:189px;bottom:814px;letter-spacing:-0.15px;}
#t13_214{left:432px;bottom:814px;letter-spacing:-0.13px;}
#t14_214{left:525px;bottom:814px;letter-spacing:-0.12px;}
#t15_214{left:525px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_214{left:525px;bottom:776px;letter-spacing:-0.11px;}
#t17_214{left:83px;bottom:594px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t18_214{left:169px;bottom:594px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t19_214{left:100px;bottom:571px;letter-spacing:-0.12px;}
#t1a_214{left:101px;bottom:554px;letter-spacing:-0.13px;}
#t1b_214{left:231px;bottom:554px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1c_214{left:469px;bottom:554px;letter-spacing:-0.14px;}
#t1d_214{left:647px;bottom:554px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1e_214{left:87px;bottom:530px;letter-spacing:-0.18px;}
#t1f_214{left:143px;bottom:530px;letter-spacing:-0.14px;}
#t1g_214{left:80px;bottom:506px;letter-spacing:-0.15px;}
#t1h_214{left:142px;bottom:506px;letter-spacing:-0.18px;}
#t1i_214{left:189px;bottom:506px;letter-spacing:-0.15px;}
#t1j_214{left:447px;bottom:506px;letter-spacing:-0.13px;}
#t1k_214{left:540px;bottom:506px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1l_214{left:540px;bottom:484px;letter-spacing:-0.13px;}
#t1m_214{left:540px;bottom:463px;letter-spacing:-0.13px;}
#t1n_214{left:189px;bottom:438px;letter-spacing:-0.11px;}
#t1o_214{left:447px;bottom:438px;letter-spacing:-0.14px;}
#t1p_214{left:540px;bottom:438px;letter-spacing:-0.12px;}
#t1q_214{left:540px;bottom:417px;letter-spacing:-0.11px;}
#t1r_214{left:189px;bottom:393px;letter-spacing:-0.15px;}
#t1s_214{left:447px;bottom:393px;letter-spacing:-0.14px;}
#t1t_214{left:540px;bottom:393px;letter-spacing:-0.12px;}
#t1u_214{left:540px;bottom:371px;letter-spacing:-0.11px;}
#t1v_214{left:189px;bottom:347px;letter-spacing:-0.14px;}
#t1w_214{left:447px;bottom:347px;letter-spacing:-0.14px;}
#t1x_214{left:540px;bottom:347px;letter-spacing:-0.12px;}
#t1y_214{left:540px;bottom:325px;letter-spacing:-0.11px;}
#t1z_214{left:189px;bottom:301px;letter-spacing:-0.14px;}
#t20_214{left:447px;bottom:301px;letter-spacing:-0.14px;}
#t21_214{left:540px;bottom:301px;letter-spacing:-0.12px;}
#t22_214{left:540px;bottom:279px;letter-spacing:-0.11px;}
#t23_214{left:189px;bottom:255px;letter-spacing:-0.14px;}
#t24_214{left:540px;bottom:255px;letter-spacing:-0.14px;}
#t25_214{left:118px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t26_214{left:204px;bottom:1086px;letter-spacing:0.13px;}
#t27_214{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t28_214{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t29_214{left:224px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2a_214{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t2b_214{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2c_214{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2d_214{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_214{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_214{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_214{font-size:18px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_214{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_214{font-size:11px;font-family:Verdana_156;color:#000;}
.s6_214{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s7_214{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s8_214{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts214" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg214Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg214" style="-webkit-user-select: none;"><object width="935" height="1210" data="214/214.svg" type="image/svg+xml" id="pdf214" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_214" class="t s1_214">2-198 </span><span id="t2_214" class="t s1_214">Vol. 4 </span>
<span id="t3_214" class="t s2_214">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_214" class="t s3_214">2.11.1 </span><span id="t5_214" class="t s3_214">MSRs in the 2nd Generation Intel® Core™ Processor Family Based on Sandy Bridge </span>
<span id="t6_214" class="t s3_214">Microarchitecture </span>
<span id="t7_214" class="t s4_214">Table 2-21 and Table 2-22 list model-specific registers (MSRs) that are specific to the 2nd generation Intel </span>
<span id="t8_214" class="t s5_214">® </span>
<span id="t9_214" class="t s4_214">Core™ </span>
<span id="ta_214" class="t s4_214">processor family based on the Sandy Bridge microarchitecture. These processors have a CPUID Signature </span>
<span id="tb_214" class="t s4_214">DisplayFamily_DisplayModel value of 06_2AH; see Table 2-1. </span>
<span id="tc_214" class="t s6_214">C000_ </span>
<span id="td_214" class="t s6_214">0084H </span>
<span id="te_214" class="t s6_214">IA32_FMASK </span><span id="tf_214" class="t s6_214">Thread </span><span id="tg_214" class="t s6_214">System Call Flag Mask (R/W) </span>
<span id="th_214" class="t s6_214">See Table 2-2. </span>
<span id="ti_214" class="t s6_214">C000_ </span>
<span id="tj_214" class="t s6_214">0100H </span>
<span id="tk_214" class="t s6_214">IA32_FS_BASE </span><span id="tl_214" class="t s6_214">Thread </span><span id="tm_214" class="t s6_214">Map of BASE Address of FS (R/W) </span>
<span id="tn_214" class="t s6_214">See Table 2-2. </span>
<span id="to_214" class="t s6_214">C000_ </span>
<span id="tp_214" class="t s6_214">0101H </span>
<span id="tq_214" class="t s6_214">IA32_GS_BASE </span><span id="tr_214" class="t s6_214">Thread </span><span id="ts_214" class="t s6_214">Map of BASE Address of GS (R/W) </span>
<span id="tt_214" class="t s6_214">See Table 2-2. </span>
<span id="tu_214" class="t s6_214">C000_ </span>
<span id="tv_214" class="t s6_214">0102H </span>
<span id="tw_214" class="t s6_214">IA32_KERNEL_GS_BASE </span><span id="tx_214" class="t s6_214">Thread </span><span id="ty_214" class="t s6_214">Swap Target of BASE Address of GS (R/W) </span>
<span id="tz_214" class="t s6_214">See Table 2-2. </span>
<span id="t10_214" class="t s6_214">C000_ </span>
<span id="t11_214" class="t s6_214">0103H </span>
<span id="t12_214" class="t s6_214">IA32_TSC_AUX </span><span id="t13_214" class="t s6_214">Thread </span><span id="t14_214" class="t s6_214">AUXILIARY TSC Signature (R/W) </span>
<span id="t15_214" class="t s6_214">See Table 2-2 and Section 18.17.2, “IA32_TSC_AUX </span>
<span id="t16_214" class="t s6_214">Register and RDTSCP Support.” </span>
<span id="t17_214" class="t s7_214">Table 2-21. </span><span id="t18_214" class="t s7_214">MSRs Supported by the 2nd Generation Intel® Core™ Processors (Sandy Bridge Microarchitecture) </span>
<span id="t19_214" class="t s8_214">Register </span>
<span id="t1a_214" class="t s8_214">Address </span><span id="t1b_214" class="t s8_214">Register Name / Bit Fields </span><span id="t1c_214" class="t s8_214">Scope </span><span id="t1d_214" class="t s8_214">Bit Description </span>
<span id="t1e_214" class="t s8_214">Hex </span><span id="t1f_214" class="t s8_214">Dec </span>
<span id="t1g_214" class="t s6_214">1ADH </span><span id="t1h_214" class="t s6_214">429 </span><span id="t1i_214" class="t s6_214">MSR_TURBO_RATIO_LIMIT </span><span id="t1j_214" class="t s6_214">Package </span><span id="t1k_214" class="t s6_214">Maximum Ratio Limit of Turbo Mode </span>
<span id="t1l_214" class="t s6_214">R/O if MSR_PLATFORM_INFO.[28] = 0. </span>
<span id="t1m_214" class="t s6_214">R/W if MSR_PLATFORM_INFO.[28] = 1. </span>
<span id="t1n_214" class="t s6_214">7:0 </span><span id="t1o_214" class="t s6_214">Package </span><span id="t1p_214" class="t s6_214">Maximum Ratio Limit for 1C </span>
<span id="t1q_214" class="t s6_214">Maximum turbo ratio limit of 1 core active. </span>
<span id="t1r_214" class="t s6_214">15:8 </span><span id="t1s_214" class="t s6_214">Package </span><span id="t1t_214" class="t s6_214">Maximum Ratio Limit for 2C </span>
<span id="t1u_214" class="t s6_214">Maximum turbo ratio limit of 2 core active. </span>
<span id="t1v_214" class="t s6_214">23:16 </span><span id="t1w_214" class="t s6_214">Package </span><span id="t1x_214" class="t s6_214">Maximum Ratio Limit for 3C </span>
<span id="t1y_214" class="t s6_214">Maximum turbo ratio limit of 3 core active. </span>
<span id="t1z_214" class="t s6_214">31:24 </span><span id="t20_214" class="t s6_214">Package </span><span id="t21_214" class="t s6_214">Maximum Ratio Limit for 4C </span>
<span id="t22_214" class="t s6_214">Maximum turbo ratio limit of 4 core active. </span>
<span id="t23_214" class="t s6_214">63:32 </span><span id="t24_214" class="t s6_214">Reserved </span>
<span id="t25_214" class="t s7_214">Table 2-20. </span><span id="t26_214" class="t s7_214">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t27_214" class="t s8_214">Register </span>
<span id="t28_214" class="t s8_214">Address </span><span id="t29_214" class="t s8_214">Register Name / Bit Fields </span><span id="t2a_214" class="t s8_214">Scope </span><span id="t2b_214" class="t s8_214">Bit Description </span>
<span id="t2c_214" class="t s8_214">Hex </span><span id="t2d_214" class="t s8_214">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
