

================================================================
== Vivado HLS Report for 'advios'
================================================================
* Date:           Wed Oct 12 22:54:08 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        advios.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      3.25|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----------+-----+-----------+---------+
    |     Latency     |     Interval    | Pipeline|
    | min |    max    | min |    max    |   Type  |
    +-----+-----------+-----+-----------+---------+
    |    0|  100000005|    1|  100000006|   none  |
    +-----+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+-----------+-----------+-----------+-----------+---------+
        |                              |                    |        Latency        |        Interval       | Pipeline|
        |           Instance           |       Module       |    min    |    max    |    min    |    max    |   Type  |
        +------------------------------+--------------------+-----------+-----------+-----------+-----------+---------+
        |grp_advios_controlLeds_fu_72  |advios_controlLeds  |          4|          4|          4|          4|   none  |
        |grp_advios_makePulse_fu_88    |advios_makePulse    |  100000004|  100000004|  100000004|  100000004|   none  |
        +------------------------------+--------------------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    139|    137|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      8|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    147|    137|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+-------+-----+----+
    |           Instance           |       Module       | BRAM_18K| DSP48E|  FF | LUT|
    +------------------------------+--------------------+---------+-------+-----+----+
    |grp_advios_controlLeds_fu_72  |advios_controlLeds  |        0|      0|    5|  50|
    |grp_advios_makePulse_fu_88    |advios_makePulse    |        0|      0|  134|  87|
    +------------------------------+--------------------+---------+-------+-----+----+
    |Total                         |                    |        0|      0|  139| 137|
    +------------------------------+--------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +---------+---+----+-----+-----------+
    |   Name  | FF| LUT| Bits| Const Bits|
    +---------+---+----+-----+-----------+
    |count    |  4|   0|    4|          0|
    |outLeds  |  4|   0|    4|          0|
    +---------+---+----+-----+-----------+
    |Total    |  8|   0|    8|          0|
    +---------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+----------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------+-----+-----+------------+----------------+--------------+
|clk       |  in |    1| ap_ctrl_hs | advios::advios | return value |
|reset     |  in |    1| ap_ctrl_hs | advios::advios | return value |
|ctrl      |  in |    4|   ap_none  |      ctrl      |    pointer   |
|inSwitch  |  in |    4|   ap_none  |    inSwitch    |    pointer   |
|outLeds   | out |    4|   ap_vld   |     outLeds    |    pointer   |
+----------+-----+-----+------------+----------------+--------------+

