
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 355.574 ; gain = 99.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_3Hz' [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/clock_3Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_3Hz' (1#1) [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/clock_3Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'fast_clock' [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/fast_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fast_clock' (2#1) [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/fast_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'water_drop_counter' [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/water_drop_counter.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/water_drop_counter.v:36]
INFO: [Synth 8-6155] done synthesizing module 'water_drop_counter' (3#1) [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/water_drop_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'water_drop_LED' [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/water_drop_LED.v:23]
INFO: [Synth 8-6155] done synthesizing module 'water_drop_LED' (4#1) [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/water_drop_LED.v:23]
INFO: [Synth 8-6157] synthesizing module 'password_check' [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/password_check.v:23]
INFO: [Synth 8-6155] done synthesizing module 'password_check' (5#1) [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/password_check.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_counter' [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/seven_segment_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_counter' (6#1) [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/seven_segment_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/seven_segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (7#1) [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/seven_segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (8#1) [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design password_check has unconnected port sw[15]
WARNING: [Synth 8-3331] design password_check has unconnected port sw[14]
WARNING: [Synth 8-3331] design password_check has unconnected port sw[12]
WARNING: [Synth 8-3331] design password_check has unconnected port sw[11]
WARNING: [Synth 8-3331] design password_check has unconnected port sw[10]
WARNING: [Synth 8-3331] design password_check has unconnected port sw[9]
WARNING: [Synth 8-3331] design password_check has unconnected port sw[7]
WARNING: [Synth 8-3331] design password_check has unconnected port sw[3]
WARNING: [Synth 8-3331] design password_check has unconnected port sw[2]
WARNING: [Synth 8-3331] design password_check has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 411.355 ; gain = 154.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.355 ; gain = 154.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.355 ; gain = 154.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/constrs_1/new/my_basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/constrs_1/new/my_basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/constrs_1/new/my_basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 736.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 736.500 ; gain = 480.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 736.500 ; gain = 480.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 736.500 ; gain = 480.031
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element LED_reg was removed.  [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/water_drop_LED.v:34]
INFO: [Synth 8-5544] ROM "activated" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "TASK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TASK0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 736.500 ; gain = 480.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module clock_3Hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fast_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module water_drop_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module water_drop_LED 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module password_check 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
Module seven_segment_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module seven_segment 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "check/activated" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "TASK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TASK" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register fill/COUNT_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element show1/LED_reg was removed.  [C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.srcs/sources_1/new/water_drop_LED.v:34]
WARNING: [Synth 8-3917] design main has port an[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port an[2] driven by constant 0
WARNING: [Synth 8-3917] design main has port an[1] driven by constant 0
WARNING: [Synth 8-3917] design main has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design main has unconnected port sw[15]
WARNING: [Synth 8-3331] design main has unconnected port sw[14]
WARNING: [Synth 8-3331] design main has unconnected port sw[12]
WARNING: [Synth 8-3331] design main has unconnected port sw[11]
WARNING: [Synth 8-3331] design main has unconnected port sw[10]
WARNING: [Synth 8-3331] design main has unconnected port sw[9]
WARNING: [Synth 8-3331] design main has unconnected port sw[7]
WARNING: [Synth 8-3331] design main has unconnected port sw[3]
WARNING: [Synth 8-3331] design main has unconnected port sw[2]
INFO: [Synth 8-3886] merging instance 'check/activated_reg[14]' (FDRE) to 'check/activated_reg[15]'
INFO: [Synth 8-3886] merging instance 'check/activated_reg[15]' (FDRE) to 'check/activated_reg[3]'
INFO: [Synth 8-3886] merging instance 'check/activated_reg[3]' (FDRE) to 'check/activated_reg[12]'
INFO: [Synth 8-3886] merging instance 'check/activated_reg[12]' (FDRE) to 'check/activated_reg[11]'
INFO: [Synth 8-3886] merging instance 'check/activated_reg[11]' (FDRE) to 'check/activated_reg[10]'
INFO: [Synth 8-3886] merging instance 'check/activated_reg[10]' (FDRE) to 'check/activated_reg[9]'
INFO: [Synth 8-3886] merging instance 'check/activated_reg[9]' (FDRE) to 'check/activated_reg[0]'
INFO: [Synth 8-3886] merging instance 'check/activated_reg[0]' (FDRE) to 'check/activated_reg[7]'
INFO: [Synth 8-3886] merging instance 'check/activated_reg[7]' (FDRE) to 'check/activated_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\check/activated_reg[2] )
WARNING: [Synth 8-3332] Sequential element (check/activated_reg[2]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 736.500 ; gain = 480.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+---------------+---------------+----------------+
|Module Name    | RTL Object    | Depth x Width | Implemented As | 
+---------------+---------------+---------------+----------------+
|water_drop_LED | LED_reg       | 128x16        | Block RAM      | 
|seven_segment  | seg           | 64x8          | LUT            | 
|main           | show1/LED_reg | 128x16        | Block RAM      | 
|main           | show2/seg     | 64x8          | LUT            | 
+---------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/show1/LED_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 736.500 ; gain = 480.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 741.504 ; gain = 485.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance show1/LED_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 742.031 ; gain = 485.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 742.031 ; gain = 485.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 742.031 ; gain = 485.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 742.031 ; gain = 485.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 742.031 ; gain = 485.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 742.031 ; gain = 485.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 742.031 ; gain = 485.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     6|
|3     |LUT1     |     2|
|4     |LUT2     |     2|
|5     |LUT3     |     8|
|6     |LUT4     |    10|
|7     |LUT5     |    14|
|8     |LUT6     |    19|
|9     |RAMB18E1 |     1|
|10    |FDRE     |    64|
|11    |IBUF     |     7|
|12    |OBUF     |    28|
+------+---------+------+

Report Instance Areas: 
+------+----------+----------------------+------+
|      |Instance  |Module                |Cells |
+------+----------+----------------------+------+
|1     |top       |                      |   162|
|2     |  check   |password_check        |    13|
|3     |  clk1    |clock_3Hz             |    37|
|4     |  clk2    |fast_clock            |     6|
|5     |  fill    |water_drop_counter    |    36|
|6     |  show1   |water_drop_LED        |     1|
|7     |  show2   |seven_segment         |     8|
|8     |  warning |seven_segment_counter |    23|
+------+----------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 742.031 ; gain = 485.562
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 742.031 ; gain = 160.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 742.031 ; gain = 485.562
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 754.281 ; gain = 510.832
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jianning/Desktop/EE2026/Week 6/lab_3_graded/lab_3_graded.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 754.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 24 18:37:16 2021...
