//[File]            : wf_drr_top.h
//[Revision time]   : Mon Jan  9 15:46:10 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.

#ifndef __WF_DRR_TOP_REGS_H__
#define __WF_DRR_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     WF_DRR_TOP CR Definitions                     
//
//****************************************************************************

#define WF_DRR_TOP_BASE                                        0x820c8800

#define WF_DRR_TOP_VOW_CONTROL_ADDR                            (WF_DRR_TOP_BASE + 0x000) // 8800
#define WF_DRR_TOP_VOW_CTRL1_ADDR                              (WF_DRR_TOP_BASE + 0x004) // 8804
#define WF_DRR_TOP_DRR_SPL_CTRL_ADDR                           (WF_DRR_TOP_BASE + 0x008) // 8808
#define WF_DRR_TOP_DRR_SPL_CTRL_1_ADDR                         (WF_DRR_TOP_BASE + 0x00C) // 880C
#define WF_DRR_TOP_AIRTIME_DRR_SIZE_ADDR                       (WF_DRR_TOP_BASE + 0x010) // 8810
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_ADDR               (WF_DRR_TOP_BASE + 0x020) // 8820
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_ADDR               (WF_DRR_TOP_BASE + 0x024) // 8824
#define WF_DRR_TOP_CHECK_BW_TIME_TOKEN_ADDR                    (WF_DRR_TOP_BASE + 0x028) // 8828
#define WF_DRR_TOP_CHECK_BW_LENGTH_TOKEN_ADDR                  (WF_DRR_TOP_BASE + 0x02C) // 882C
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_ADDR              (WF_DRR_TOP_BASE + 0x030) // 8830
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_ADDR              (WF_DRR_TOP_BASE + 0x034) // 8834
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_ADDR              (WF_DRR_TOP_BASE + 0x038) // 8838
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_ADDR              (WF_DRR_TOP_BASE + 0x03C) // 883C
#define WF_DRR_TOP_DRR_TABLE_CTRL_ADDR                         (WF_DRR_TOP_BASE + 0x080) // 8880
#define WF_DRR_TOP_DRR_SW_CTRL_ADDR                            (WF_DRR_TOP_BASE + 0x088) // 8888
#define WF_DRR_TOP_DRR_TABLE_WDATA0_ADDR                       (WF_DRR_TOP_BASE + 0x090) // 8890
#define WF_DRR_TOP_DRR_TABLE_WDATA1_ADDR                       (WF_DRR_TOP_BASE + 0x094) // 8894
#define WF_DRR_TOP_DRR_TABLE_WDATA2_ADDR                       (WF_DRR_TOP_BASE + 0x098) // 8898
#define WF_DRR_TOP_DRR_TABLE_WDATA3_ADDR                       (WF_DRR_TOP_BASE + 0x09C) // 889C
#define WF_DRR_TOP_DRR_TABLE_RDATA0_ADDR                       (WF_DRR_TOP_BASE + 0x0A0) // 88A0
#define WF_DRR_TOP_DRR_TABLE_RDATA1_ADDR                       (WF_DRR_TOP_BASE + 0x0A4) // 88A4
#define WF_DRR_TOP_DRR_TABLE_RDATA2_ADDR                       (WF_DRR_TOP_BASE + 0x0A8) // 88A8
#define WF_DRR_TOP_DRR_TABLE_RDATA3_ADDR                       (WF_DRR_TOP_BASE + 0x0AC) // 88AC
#define WF_DRR_TOP_DRR_HW_SRCHCMD_FULL_ADDR                    (WF_DRR_TOP_BASE + 0x00B4) // 88B4
#define WF_DRR_TOP_TWT_HW_SRCHCMD_FULL_ADDR                    (WF_DRR_TOP_BASE + 0x00B8) // 88B8
#define WF_DRR_TOP_DRR_CHNL_EMPTY_ADDR                         (WF_DRR_TOP_BASE + 0x00BC) // 88BC
#define WF_DRR_TOP_VOW_DBG_SEL_ADDR                            (WF_DRR_TOP_BASE + 0x00C0) // 88C0
#define WF_DRR_TOP_DRR_SER_CTRL_ADDR                           (WF_DRR_TOP_BASE + 0x00C4) // 88C4
#define WF_DRR_TOP_TWT_DBG_ADDR                                (WF_DRR_TOP_BASE + 0x00C8) // 88C8
#define WF_DRR_TOP_BW_DBG_INFO_ADDR                            (WF_DRR_TOP_BASE + 0x00CC) // 88CC
#define WF_DRR_TOP_AIRTIME_DBG_INFO0_ADDR                      (WF_DRR_TOP_BASE + 0x00D0) // 88D0
#define WF_DRR_TOP_AIRTIME_DBG_INFO1_ADDR                      (WF_DRR_TOP_BASE + 0x00D4) // 88D4
#define WF_DRR_TOP_AIRTIME_DBG_INFO2_ADDR                      (WF_DRR_TOP_BASE + 0x00D8) // 88D8
#define WF_DRR_TOP_SBRR_ADDR                                   (WF_DRR_TOP_BASE + 0x00E0) // 88E0
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_ADDR                  (WF_DRR_TOP_BASE + 0x00E4) // 88E4
#define WF_DRR_TOP_TWT_STA_CONTROL_ADDR                        (WF_DRR_TOP_BASE + 0x00E8) // 88E8
#define WF_DRR_TOP_TWT_STA_TABLE0_ADDR                         (WF_DRR_TOP_BASE + 0x00F0) // 88F0
#define WF_DRR_TOP_TWT_STA_TABLE1_ADDR                         (WF_DRR_TOP_BASE + 0x00F4) // 88F4
#define WF_DRR_TOP_TWT_STA_TABLE2_ADDR                         (WF_DRR_TOP_BASE + 0x00F8) // 88F8
#define WF_DRR_TOP_TWT_STA_TABLE3_ADDR                         (WF_DRR_TOP_BASE + 0x00FC) // 88FC
#define WF_DRR_TOP_TWT_STA_MAP00_ADDR                          (WF_DRR_TOP_BASE + 0x0100) // 8900
#define WF_DRR_TOP_TWT_STA_MAP01_ADDR                          (WF_DRR_TOP_BASE + 0x0104) // 8904
#define WF_DRR_TOP_TWT_STA_MAP02_ADDR                          (WF_DRR_TOP_BASE + 0x0108) // 8908
#define WF_DRR_TOP_TWT_STA_MAP03_ADDR                          (WF_DRR_TOP_BASE + 0x010C) // 890C
#define WF_DRR_TOP_TWT_STA_MAP04_ADDR                          (WF_DRR_TOP_BASE + 0x0110) // 8910
#define WF_DRR_TOP_TWT_STA_MAP05_ADDR                          (WF_DRR_TOP_BASE + 0x0114) // 8914
#define WF_DRR_TOP_TWT_STA_MAP06_ADDR                          (WF_DRR_TOP_BASE + 0x0118) // 8918
#define WF_DRR_TOP_TWT_STA_MAP07_ADDR                          (WF_DRR_TOP_BASE + 0x011C) // 891C
#define WF_DRR_TOP_TWT_STA_MAP08_ADDR                          (WF_DRR_TOP_BASE + 0x0120) // 8920
#define WF_DRR_TOP_TWT_STA_MAP09_ADDR                          (WF_DRR_TOP_BASE + 0x0124) // 8924
#define WF_DRR_TOP_TWT_STA_MAP10_ADDR                          (WF_DRR_TOP_BASE + 0x0128) // 8928
#define WF_DRR_TOP_TWT_STA_MAP11_ADDR                          (WF_DRR_TOP_BASE + 0x012C) // 892C
#define WF_DRR_TOP_TWT_STA_MAP12_ADDR                          (WF_DRR_TOP_BASE + 0x0130) // 8930
#define WF_DRR_TOP_TWT_STA_MAP13_ADDR                          (WF_DRR_TOP_BASE + 0x0134) // 8934
#define WF_DRR_TOP_TWT_STA_MAP14_ADDR                          (WF_DRR_TOP_BASE + 0x0138) // 8938
#define WF_DRR_TOP_TWT_STA_MAP15_ADDR                          (WF_DRR_TOP_BASE + 0x013C) // 893C
#define WF_DRR_TOP_TWT_STA_MAP16_ADDR                          (WF_DRR_TOP_BASE + 0x0140) // 8940
#define WF_DRR_TOP_TWT_STA_MAP17_ADDR                          (WF_DRR_TOP_BASE + 0x0144) // 8944
#define WF_DRR_TOP_TWT_STA_MAP18_ADDR                          (WF_DRR_TOP_BASE + 0x0148) // 8948
#define WF_DRR_TOP_TWT_STA_MAP19_ADDR                          (WF_DRR_TOP_BASE + 0x014C) // 894C
#define WF_DRR_TOP_TWT_STA_MAP20_ADDR                          (WF_DRR_TOP_BASE + 0x0150) // 8950
#define WF_DRR_TOP_TWT_STA_MAP21_ADDR                          (WF_DRR_TOP_BASE + 0x0154) // 8954
#define WF_DRR_TOP_TWT_STA_MAP22_ADDR                          (WF_DRR_TOP_BASE + 0x0158) // 8958
#define WF_DRR_TOP_TWT_STA_MAP23_ADDR                          (WF_DRR_TOP_BASE + 0x015C) // 895C
#define WF_DRR_TOP_TWT_STA_MAP24_ADDR                          (WF_DRR_TOP_BASE + 0x0160) // 8960
#define WF_DRR_TOP_TWT_STA_MAP25_ADDR                          (WF_DRR_TOP_BASE + 0x0164) // 8964
#define WF_DRR_TOP_TWT_STA_MAP26_ADDR                          (WF_DRR_TOP_BASE + 0x0168) // 8968
#define WF_DRR_TOP_TWT_STA_MAP27_ADDR                          (WF_DRR_TOP_BASE + 0x016C) // 896C
#define WF_DRR_TOP_TWT_STA_MAP28_ADDR                          (WF_DRR_TOP_BASE + 0x0170) // 8970
#define WF_DRR_TOP_TWT_STA_MAP29_ADDR                          (WF_DRR_TOP_BASE + 0x0174) // 8974
#define WF_DRR_TOP_TWT_STA_MAP30_ADDR                          (WF_DRR_TOP_BASE + 0x0178) // 8978
#define WF_DRR_TOP_TWT_STA_MAP31_ADDR                          (WF_DRR_TOP_BASE + 0x017C) // 897C
#define WF_DRR_TOP_TWT_STA_MAP_EXT_00_ADDR                     (WF_DRR_TOP_BASE + 0x0180) // 8980
#define WF_DRR_TOP_TWT_STA_MAP_EXT_01_ADDR                     (WF_DRR_TOP_BASE + 0x0184) // 8984
#define WF_DRR_TOP_AC0_STATION_PAUSE00_ADDR                    (WF_DRR_TOP_BASE + 0x0200) // 8A00
#define WF_DRR_TOP_AC0_STATION_PAUSE01_ADDR                    (WF_DRR_TOP_BASE + 0x0204) // 8A04
#define WF_DRR_TOP_AC0_STATION_PAUSE02_ADDR                    (WF_DRR_TOP_BASE + 0x0208) // 8A08
#define WF_DRR_TOP_AC0_STATION_PAUSE03_ADDR                    (WF_DRR_TOP_BASE + 0x020C) // 8A0C
#define WF_DRR_TOP_AC0_STATION_PAUSE04_ADDR                    (WF_DRR_TOP_BASE + 0x0210) // 8A10
#define WF_DRR_TOP_AC0_STATION_PAUSE05_ADDR                    (WF_DRR_TOP_BASE + 0x0214) // 8A14
#define WF_DRR_TOP_AC0_STATION_PAUSE06_ADDR                    (WF_DRR_TOP_BASE + 0x0218) // 8A18
#define WF_DRR_TOP_AC0_STATION_PAUSE07_ADDR                    (WF_DRR_TOP_BASE + 0x021C) // 8A1C
#define WF_DRR_TOP_AC0_STATION_PAUSE08_ADDR                    (WF_DRR_TOP_BASE + 0x0220) // 8A20
#define WF_DRR_TOP_AC0_STATION_PAUSE09_ADDR                    (WF_DRR_TOP_BASE + 0x0224) // 8A24
#define WF_DRR_TOP_AC0_STATION_PAUSE10_ADDR                    (WF_DRR_TOP_BASE + 0x0228) // 8A28
#define WF_DRR_TOP_AC0_STATION_PAUSE11_ADDR                    (WF_DRR_TOP_BASE + 0x022C) // 8A2C
#define WF_DRR_TOP_AC0_STATION_PAUSE12_ADDR                    (WF_DRR_TOP_BASE + 0x0230) // 8A30
#define WF_DRR_TOP_AC0_STATION_PAUSE13_ADDR                    (WF_DRR_TOP_BASE + 0x0234) // 8A34
#define WF_DRR_TOP_AC0_STATION_PAUSE14_ADDR                    (WF_DRR_TOP_BASE + 0x0238) // 8A38
#define WF_DRR_TOP_AC0_STATION_PAUSE15_ADDR                    (WF_DRR_TOP_BASE + 0x023C) // 8A3C
#define WF_DRR_TOP_AC0_STATION_PAUSE16_ADDR                    (WF_DRR_TOP_BASE + 0x0240) // 8A40
#define WF_DRR_TOP_AC0_STATION_PAUSE17_ADDR                    (WF_DRR_TOP_BASE + 0x0244) // 8A44
#define WF_DRR_TOP_AC0_STATION_PAUSE18_ADDR                    (WF_DRR_TOP_BASE + 0x0248) // 8A48
#define WF_DRR_TOP_AC0_STATION_PAUSE19_ADDR                    (WF_DRR_TOP_BASE + 0x024C) // 8A4C
#define WF_DRR_TOP_AC0_STATION_PAUSE20_ADDR                    (WF_DRR_TOP_BASE + 0x0250) // 8A50
#define WF_DRR_TOP_AC0_STATION_PAUSE21_ADDR                    (WF_DRR_TOP_BASE + 0x0254) // 8A54
#define WF_DRR_TOP_AC0_STATION_PAUSE22_ADDR                    (WF_DRR_TOP_BASE + 0x0258) // 8A58
#define WF_DRR_TOP_AC0_STATION_PAUSE23_ADDR                    (WF_DRR_TOP_BASE + 0x025C) // 8A5C
#define WF_DRR_TOP_AC0_STATION_PAUSE24_ADDR                    (WF_DRR_TOP_BASE + 0x0260) // 8A60
#define WF_DRR_TOP_AC0_STATION_PAUSE25_ADDR                    (WF_DRR_TOP_BASE + 0x0264) // 8A64
#define WF_DRR_TOP_AC0_STATION_PAUSE26_ADDR                    (WF_DRR_TOP_BASE + 0x0268) // 8A68
#define WF_DRR_TOP_AC0_STATION_PAUSE27_ADDR                    (WF_DRR_TOP_BASE + 0x026C) // 8A6C
#define WF_DRR_TOP_AC0_STATION_PAUSE28_ADDR                    (WF_DRR_TOP_BASE + 0x0270) // 8A70
#define WF_DRR_TOP_AC0_STATION_PAUSE29_ADDR                    (WF_DRR_TOP_BASE + 0x0274) // 8A74
#define WF_DRR_TOP_AC0_STATION_PAUSE30_ADDR                    (WF_DRR_TOP_BASE + 0x0278) // 8A78
#define WF_DRR_TOP_AC0_STATION_PAUSE31_ADDR                    (WF_DRR_TOP_BASE + 0x027C) // 8A7C
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_ADDR               (WF_DRR_TOP_BASE + 0x0280) // 8A80
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_01_ADDR               (WF_DRR_TOP_BASE + 0x0284) // 8A84
#define WF_DRR_TOP_AC1_STATION_PAUSE00_ADDR                    (WF_DRR_TOP_BASE + 0x0300) // 8B00
#define WF_DRR_TOP_AC1_STATION_PAUSE01_ADDR                    (WF_DRR_TOP_BASE + 0x0304) // 8B04
#define WF_DRR_TOP_AC1_STATION_PAUSE02_ADDR                    (WF_DRR_TOP_BASE + 0x0308) // 8B08
#define WF_DRR_TOP_AC1_STATION_PAUSE03_ADDR                    (WF_DRR_TOP_BASE + 0x030C) // 8B0C
#define WF_DRR_TOP_AC1_STATION_PAUSE04_ADDR                    (WF_DRR_TOP_BASE + 0x0310) // 8B10
#define WF_DRR_TOP_AC1_STATION_PAUSE05_ADDR                    (WF_DRR_TOP_BASE + 0x0314) // 8B14
#define WF_DRR_TOP_AC1_STATION_PAUSE06_ADDR                    (WF_DRR_TOP_BASE + 0x0318) // 8B18
#define WF_DRR_TOP_AC1_STATION_PAUSE07_ADDR                    (WF_DRR_TOP_BASE + 0x031C) // 8B1C
#define WF_DRR_TOP_AC1_STATION_PAUSE08_ADDR                    (WF_DRR_TOP_BASE + 0x0320) // 8B20
#define WF_DRR_TOP_AC1_STATION_PAUSE09_ADDR                    (WF_DRR_TOP_BASE + 0x0324) // 8B24
#define WF_DRR_TOP_AC1_STATION_PAUSE10_ADDR                    (WF_DRR_TOP_BASE + 0x0328) // 8B28
#define WF_DRR_TOP_AC1_STATION_PAUSE11_ADDR                    (WF_DRR_TOP_BASE + 0x032C) // 8B2C
#define WF_DRR_TOP_AC1_STATION_PAUSE12_ADDR                    (WF_DRR_TOP_BASE + 0x0330) // 8B30
#define WF_DRR_TOP_AC1_STATION_PAUSE13_ADDR                    (WF_DRR_TOP_BASE + 0x0334) // 8B34
#define WF_DRR_TOP_AC1_STATION_PAUSE14_ADDR                    (WF_DRR_TOP_BASE + 0x0338) // 8B38
#define WF_DRR_TOP_AC1_STATION_PAUSE15_ADDR                    (WF_DRR_TOP_BASE + 0x033C) // 8B3C
#define WF_DRR_TOP_AC1_STATION_PAUSE16_ADDR                    (WF_DRR_TOP_BASE + 0x0340) // 8B40
#define WF_DRR_TOP_AC1_STATION_PAUSE17_ADDR                    (WF_DRR_TOP_BASE + 0x0344) // 8B44
#define WF_DRR_TOP_AC1_STATION_PAUSE18_ADDR                    (WF_DRR_TOP_BASE + 0x0348) // 8B48
#define WF_DRR_TOP_AC1_STATION_PAUSE19_ADDR                    (WF_DRR_TOP_BASE + 0x034C) // 8B4C
#define WF_DRR_TOP_AC1_STATION_PAUSE20_ADDR                    (WF_DRR_TOP_BASE + 0x0350) // 8B50
#define WF_DRR_TOP_AC1_STATION_PAUSE21_ADDR                    (WF_DRR_TOP_BASE + 0x0354) // 8B54
#define WF_DRR_TOP_AC1_STATION_PAUSE22_ADDR                    (WF_DRR_TOP_BASE + 0x0358) // 8B58
#define WF_DRR_TOP_AC1_STATION_PAUSE23_ADDR                    (WF_DRR_TOP_BASE + 0x035C) // 8B5C
#define WF_DRR_TOP_AC1_STATION_PAUSE24_ADDR                    (WF_DRR_TOP_BASE + 0x0360) // 8B60
#define WF_DRR_TOP_AC1_STATION_PAUSE25_ADDR                    (WF_DRR_TOP_BASE + 0x0364) // 8B64
#define WF_DRR_TOP_AC1_STATION_PAUSE26_ADDR                    (WF_DRR_TOP_BASE + 0x0368) // 8B68
#define WF_DRR_TOP_AC1_STATION_PAUSE27_ADDR                    (WF_DRR_TOP_BASE + 0x036C) // 8B6C
#define WF_DRR_TOP_AC1_STATION_PAUSE28_ADDR                    (WF_DRR_TOP_BASE + 0x0370) // 8B70
#define WF_DRR_TOP_AC1_STATION_PAUSE29_ADDR                    (WF_DRR_TOP_BASE + 0x0374) // 8B74
#define WF_DRR_TOP_AC1_STATION_PAUSE30_ADDR                    (WF_DRR_TOP_BASE + 0x0378) // 8B78
#define WF_DRR_TOP_AC1_STATION_PAUSE31_ADDR                    (WF_DRR_TOP_BASE + 0x037C) // 8B7C
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_ADDR               (WF_DRR_TOP_BASE + 0x0380) // 8B80
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_01_ADDR               (WF_DRR_TOP_BASE + 0x0384) // 8B84
#define WF_DRR_TOP_AC2_STATION_PAUSE00_ADDR                    (WF_DRR_TOP_BASE + 0x0400) // 8C00
#define WF_DRR_TOP_AC2_STATION_PAUSE01_ADDR                    (WF_DRR_TOP_BASE + 0x0404) // 8C04
#define WF_DRR_TOP_AC2_STATION_PAUSE02_ADDR                    (WF_DRR_TOP_BASE + 0x0408) // 8C08
#define WF_DRR_TOP_AC2_STATION_PAUSE03_ADDR                    (WF_DRR_TOP_BASE + 0x040C) // 8C0C
#define WF_DRR_TOP_AC2_STATION_PAUSE04_ADDR                    (WF_DRR_TOP_BASE + 0x0410) // 8C10
#define WF_DRR_TOP_AC2_STATION_PAUSE05_ADDR                    (WF_DRR_TOP_BASE + 0x0414) // 8C14
#define WF_DRR_TOP_AC2_STATION_PAUSE06_ADDR                    (WF_DRR_TOP_BASE + 0x0418) // 8C18
#define WF_DRR_TOP_AC2_STATION_PAUSE07_ADDR                    (WF_DRR_TOP_BASE + 0x041C) // 8C1C
#define WF_DRR_TOP_AC2_STATION_PAUSE08_ADDR                    (WF_DRR_TOP_BASE + 0x0420) // 8C20
#define WF_DRR_TOP_AC2_STATION_PAUSE09_ADDR                    (WF_DRR_TOP_BASE + 0x0424) // 8C24
#define WF_DRR_TOP_AC2_STATION_PAUSE10_ADDR                    (WF_DRR_TOP_BASE + 0x0428) // 8C28
#define WF_DRR_TOP_AC2_STATION_PAUSE11_ADDR                    (WF_DRR_TOP_BASE + 0x042C) // 8C2C
#define WF_DRR_TOP_AC2_STATION_PAUSE12_ADDR                    (WF_DRR_TOP_BASE + 0x0430) // 8C30
#define WF_DRR_TOP_AC2_STATION_PAUSE13_ADDR                    (WF_DRR_TOP_BASE + 0x0434) // 8C34
#define WF_DRR_TOP_AC2_STATION_PAUSE14_ADDR                    (WF_DRR_TOP_BASE + 0x0438) // 8C38
#define WF_DRR_TOP_AC2_STATION_PAUSE15_ADDR                    (WF_DRR_TOP_BASE + 0x043C) // 8C3C
#define WF_DRR_TOP_AC2_STATION_PAUSE16_ADDR                    (WF_DRR_TOP_BASE + 0x0440) // 8C40
#define WF_DRR_TOP_AC2_STATION_PAUSE17_ADDR                    (WF_DRR_TOP_BASE + 0x0444) // 8C44
#define WF_DRR_TOP_AC2_STATION_PAUSE18_ADDR                    (WF_DRR_TOP_BASE + 0x0448) // 8C48
#define WF_DRR_TOP_AC2_STATION_PAUSE19_ADDR                    (WF_DRR_TOP_BASE + 0x044C) // 8C4C
#define WF_DRR_TOP_AC2_STATION_PAUSE20_ADDR                    (WF_DRR_TOP_BASE + 0x0450) // 8C50
#define WF_DRR_TOP_AC2_STATION_PAUSE21_ADDR                    (WF_DRR_TOP_BASE + 0x0454) // 8C54
#define WF_DRR_TOP_AC2_STATION_PAUSE22_ADDR                    (WF_DRR_TOP_BASE + 0x0458) // 8C58
#define WF_DRR_TOP_AC2_STATION_PAUSE23_ADDR                    (WF_DRR_TOP_BASE + 0x045C) // 8C5C
#define WF_DRR_TOP_AC2_STATION_PAUSE24_ADDR                    (WF_DRR_TOP_BASE + 0x0460) // 8C60
#define WF_DRR_TOP_AC2_STATION_PAUSE25_ADDR                    (WF_DRR_TOP_BASE + 0x0464) // 8C64
#define WF_DRR_TOP_AC2_STATION_PAUSE26_ADDR                    (WF_DRR_TOP_BASE + 0x0468) // 8C68
#define WF_DRR_TOP_AC2_STATION_PAUSE27_ADDR                    (WF_DRR_TOP_BASE + 0x046C) // 8C6C
#define WF_DRR_TOP_AC2_STATION_PAUSE28_ADDR                    (WF_DRR_TOP_BASE + 0x0470) // 8C70
#define WF_DRR_TOP_AC2_STATION_PAUSE29_ADDR                    (WF_DRR_TOP_BASE + 0x0474) // 8C74
#define WF_DRR_TOP_AC2_STATION_PAUSE30_ADDR                    (WF_DRR_TOP_BASE + 0x0478) // 8C78
#define WF_DRR_TOP_AC2_STATION_PAUSE31_ADDR                    (WF_DRR_TOP_BASE + 0x047C) // 8C7C
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_ADDR               (WF_DRR_TOP_BASE + 0x0480) // 8C80
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_01_ADDR               (WF_DRR_TOP_BASE + 0x0484) // 8C84
#define WF_DRR_TOP_AC3_STATION_PAUSE00_ADDR                    (WF_DRR_TOP_BASE + 0x0500) // 8D00
#define WF_DRR_TOP_AC3_STATION_PAUSE01_ADDR                    (WF_DRR_TOP_BASE + 0x0504) // 8D04
#define WF_DRR_TOP_AC3_STATION_PAUSE02_ADDR                    (WF_DRR_TOP_BASE + 0x0508) // 8D08
#define WF_DRR_TOP_AC3_STATION_PAUSE03_ADDR                    (WF_DRR_TOP_BASE + 0x050C) // 8D0C
#define WF_DRR_TOP_AC3_STATION_PAUSE04_ADDR                    (WF_DRR_TOP_BASE + 0x0510) // 8D10
#define WF_DRR_TOP_AC3_STATION_PAUSE05_ADDR                    (WF_DRR_TOP_BASE + 0x0514) // 8D14
#define WF_DRR_TOP_AC3_STATION_PAUSE06_ADDR                    (WF_DRR_TOP_BASE + 0x0518) // 8D18
#define WF_DRR_TOP_AC3_STATION_PAUSE07_ADDR                    (WF_DRR_TOP_BASE + 0x051C) // 8D1C
#define WF_DRR_TOP_AC3_STATION_PAUSE08_ADDR                    (WF_DRR_TOP_BASE + 0x0520) // 8D20
#define WF_DRR_TOP_AC3_STATION_PAUSE09_ADDR                    (WF_DRR_TOP_BASE + 0x0524) // 8D24
#define WF_DRR_TOP_AC3_STATION_PAUSE10_ADDR                    (WF_DRR_TOP_BASE + 0x0528) // 8D28
#define WF_DRR_TOP_AC3_STATION_PAUSE11_ADDR                    (WF_DRR_TOP_BASE + 0x052C) // 8D2C
#define WF_DRR_TOP_AC3_STATION_PAUSE12_ADDR                    (WF_DRR_TOP_BASE + 0x0530) // 8D30
#define WF_DRR_TOP_AC3_STATION_PAUSE13_ADDR                    (WF_DRR_TOP_BASE + 0x0534) // 8D34
#define WF_DRR_TOP_AC3_STATION_PAUSE14_ADDR                    (WF_DRR_TOP_BASE + 0x0538) // 8D38
#define WF_DRR_TOP_AC3_STATION_PAUSE15_ADDR                    (WF_DRR_TOP_BASE + 0x053C) // 8D3C
#define WF_DRR_TOP_AC3_STATION_PAUSE16_ADDR                    (WF_DRR_TOP_BASE + 0x0540) // 8D40
#define WF_DRR_TOP_AC3_STATION_PAUSE17_ADDR                    (WF_DRR_TOP_BASE + 0x0544) // 8D44
#define WF_DRR_TOP_AC3_STATION_PAUSE18_ADDR                    (WF_DRR_TOP_BASE + 0x0548) // 8D48
#define WF_DRR_TOP_AC3_STATION_PAUSE19_ADDR                    (WF_DRR_TOP_BASE + 0x054C) // 8D4C
#define WF_DRR_TOP_AC3_STATION_PAUSE20_ADDR                    (WF_DRR_TOP_BASE + 0x0550) // 8D50
#define WF_DRR_TOP_AC3_STATION_PAUSE21_ADDR                    (WF_DRR_TOP_BASE + 0x0554) // 8D54
#define WF_DRR_TOP_AC3_STATION_PAUSE22_ADDR                    (WF_DRR_TOP_BASE + 0x0558) // 8D58
#define WF_DRR_TOP_AC3_STATION_PAUSE23_ADDR                    (WF_DRR_TOP_BASE + 0x055C) // 8D5C
#define WF_DRR_TOP_AC3_STATION_PAUSE24_ADDR                    (WF_DRR_TOP_BASE + 0x0560) // 8D60
#define WF_DRR_TOP_AC3_STATION_PAUSE25_ADDR                    (WF_DRR_TOP_BASE + 0x0564) // 8D64
#define WF_DRR_TOP_AC3_STATION_PAUSE26_ADDR                    (WF_DRR_TOP_BASE + 0x0568) // 8D68
#define WF_DRR_TOP_AC3_STATION_PAUSE27_ADDR                    (WF_DRR_TOP_BASE + 0x056C) // 8D6C
#define WF_DRR_TOP_AC3_STATION_PAUSE28_ADDR                    (WF_DRR_TOP_BASE + 0x0570) // 8D70
#define WF_DRR_TOP_AC3_STATION_PAUSE29_ADDR                    (WF_DRR_TOP_BASE + 0x0574) // 8D74
#define WF_DRR_TOP_AC3_STATION_PAUSE30_ADDR                    (WF_DRR_TOP_BASE + 0x0578) // 8D78
#define WF_DRR_TOP_AC3_STATION_PAUSE31_ADDR                    (WF_DRR_TOP_BASE + 0x057C) // 8D7C
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_ADDR               (WF_DRR_TOP_BASE + 0x0580) // 8D80
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_01_ADDR               (WF_DRR_TOP_BASE + 0x0584) // 8D84
#define WF_DRR_TOP_DEBUG_FSM0_ADDR                             (WF_DRR_TOP_BASE + 0x0700) // 8F00
#define WF_DRR_TOP_DEBUG_FSM1_ADDR                             (WF_DRR_TOP_BASE + 0x0704) // 8F04
#define WF_DRR_TOP_DEBUG_FSM2_ADDR                             (WF_DRR_TOP_BASE + 0x0708) // 8F08
#define WF_DRR_TOP_DEBUG_FSM3_ADDR                             (WF_DRR_TOP_BASE + 0x070C) // 8F0C
#define WF_DRR_TOP_DEBUG_FSM4_ADDR                             (WF_DRR_TOP_BASE + 0x0710) // 8F10
#define WF_DRR_TOP_DRR_TABLE_TX_START_ADDR                     (WF_DRR_TOP_BASE + 0x07D0) // 8FD0
#define WF_DRR_TOP_DRR_TABLE_RX_START_ADDR                     (WF_DRR_TOP_BASE + 0x07D4) // 8FD4
#define WF_DRR_TOP_DRR_TABLE_TXED_START_ADDR                   (WF_DRR_TOP_BASE + 0x07D8) // 8FD8
#define WF_DRR_TOP_DRR_TABLE_TX_EE_START_ADDR                  (WF_DRR_TOP_BASE + 0x07DC) // 8FDC
#define WF_DRR_TOP_DRR_TABLE_RX_EE_START_ADDR                  (WF_DRR_TOP_BASE + 0x07E0) // 8FE0
#define WF_DRR_TOP_DRR_TABLE_BSS_START_ADDR                    (WF_DRR_TOP_BASE + 0x07E4) // 8FE4
#define WF_DRR_TOP_DRR_TABLE_BWCG_START_ADDR                   (WF_DRR_TOP_BASE + 0x07E8) // 8FE8
#define WF_DRR_TOP_DRR_TABLE_STA_SETTING_START_ADDR            (WF_DRR_TOP_BASE + 0x07EC) // 8FEC




/* =====================================================================================

  ---VOW_CONTROL (0x820c8800 + 0x000)---

    PER_BSS_BW_CONTROL_ENABLE[15..0] - (RW) BW control of BSSID
    REFILL_PERIOD[19..16]        - (RW) Period of token refill function
    BAND0_SEARCH_RULE[20]        - (RW) Priority for HW search(no SPL) if internal collision occurs
    BAND1_SEARCH_RULE[21]        - (RW) Priority for HW search(no SPL) if internal collision occurs
    BAND2_SEARCH_RULE[22]        - (RW) Priority for HW search(no SPL) if internal collision occurs
    RESERVED23[23]               - (RO) Reserved bits
    AIRTIME_DEFAULT_QID[25..24]  - (RW) default qid for charge airtime
                                     if the QID is not belonged to valid AC, DRR charges this QID
    DRR_LOGIC_RESET[26]          - (RW) DRR logic reset control
    DIS_WTBL_PS_IGNORE[27]       - (RW) TXQ busy ignore power saving STA
    ENABLE_TXOP_NO_CHANGE_BSS_GROUP[28] - (RW) HW cannot change BSS group In TXOP burst.
    ENABLE_AIRTIME_FAIRNESS[29]  - (RW) When airtime function is disabled, HW will change STA without checking STA quota.
    ENABLE_TOKEN_REFILL[30]      - (RW) Enable control of token refill function
    ENABLE_BW_CONTROL[31]        - (RW) HW will check if there are tokens in BW bucket before TX.

 =====================================================================================*/
#define WF_DRR_TOP_VOW_CONTROL_ENABLE_BW_CONTROL_ADDR          WF_DRR_TOP_VOW_CONTROL_ADDR
#define WF_DRR_TOP_VOW_CONTROL_ENABLE_BW_CONTROL_MASK          0x80000000                // ENABLE_BW_CONTROL[31]
#define WF_DRR_TOP_VOW_CONTROL_ENABLE_BW_CONTROL_SHFT          31
#define WF_DRR_TOP_VOW_CONTROL_ENABLE_TOKEN_REFILL_ADDR        WF_DRR_TOP_VOW_CONTROL_ADDR
#define WF_DRR_TOP_VOW_CONTROL_ENABLE_TOKEN_REFILL_MASK        0x40000000                // ENABLE_TOKEN_REFILL[30]
#define WF_DRR_TOP_VOW_CONTROL_ENABLE_TOKEN_REFILL_SHFT        30
#define WF_DRR_TOP_VOW_CONTROL_ENABLE_AIRTIME_FAIRNESS_ADDR    WF_DRR_TOP_VOW_CONTROL_ADDR
#define WF_DRR_TOP_VOW_CONTROL_ENABLE_AIRTIME_FAIRNESS_MASK    0x20000000                // ENABLE_AIRTIME_FAIRNESS[29]
#define WF_DRR_TOP_VOW_CONTROL_ENABLE_AIRTIME_FAIRNESS_SHFT    29
#define WF_DRR_TOP_VOW_CONTROL_ENABLE_TXOP_NO_CHANGE_BSS_GROUP_ADDR WF_DRR_TOP_VOW_CONTROL_ADDR
#define WF_DRR_TOP_VOW_CONTROL_ENABLE_TXOP_NO_CHANGE_BSS_GROUP_MASK 0x10000000                // ENABLE_TXOP_NO_CHANGE_BSS_GROUP[28]
#define WF_DRR_TOP_VOW_CONTROL_ENABLE_TXOP_NO_CHANGE_BSS_GROUP_SHFT 28
#define WF_DRR_TOP_VOW_CONTROL_DIS_WTBL_PS_IGNORE_ADDR         WF_DRR_TOP_VOW_CONTROL_ADDR
#define WF_DRR_TOP_VOW_CONTROL_DIS_WTBL_PS_IGNORE_MASK         0x08000000                // DIS_WTBL_PS_IGNORE[27]
#define WF_DRR_TOP_VOW_CONTROL_DIS_WTBL_PS_IGNORE_SHFT         27
#define WF_DRR_TOP_VOW_CONTROL_DRR_LOGIC_RESET_ADDR            WF_DRR_TOP_VOW_CONTROL_ADDR
#define WF_DRR_TOP_VOW_CONTROL_DRR_LOGIC_RESET_MASK            0x04000000                // DRR_LOGIC_RESET[26]
#define WF_DRR_TOP_VOW_CONTROL_DRR_LOGIC_RESET_SHFT            26
#define WF_DRR_TOP_VOW_CONTROL_AIRTIME_DEFAULT_QID_ADDR        WF_DRR_TOP_VOW_CONTROL_ADDR
#define WF_DRR_TOP_VOW_CONTROL_AIRTIME_DEFAULT_QID_MASK        0x03000000                // AIRTIME_DEFAULT_QID[25..24]
#define WF_DRR_TOP_VOW_CONTROL_AIRTIME_DEFAULT_QID_SHFT        24
#define WF_DRR_TOP_VOW_CONTROL_BAND2_SEARCH_RULE_ADDR          WF_DRR_TOP_VOW_CONTROL_ADDR
#define WF_DRR_TOP_VOW_CONTROL_BAND2_SEARCH_RULE_MASK          0x00400000                // BAND2_SEARCH_RULE[22]
#define WF_DRR_TOP_VOW_CONTROL_BAND2_SEARCH_RULE_SHFT          22
#define WF_DRR_TOP_VOW_CONTROL_BAND1_SEARCH_RULE_ADDR          WF_DRR_TOP_VOW_CONTROL_ADDR
#define WF_DRR_TOP_VOW_CONTROL_BAND1_SEARCH_RULE_MASK          0x00200000                // BAND1_SEARCH_RULE[21]
#define WF_DRR_TOP_VOW_CONTROL_BAND1_SEARCH_RULE_SHFT          21
#define WF_DRR_TOP_VOW_CONTROL_BAND0_SEARCH_RULE_ADDR          WF_DRR_TOP_VOW_CONTROL_ADDR
#define WF_DRR_TOP_VOW_CONTROL_BAND0_SEARCH_RULE_MASK          0x00100000                // BAND0_SEARCH_RULE[20]
#define WF_DRR_TOP_VOW_CONTROL_BAND0_SEARCH_RULE_SHFT          20
#define WF_DRR_TOP_VOW_CONTROL_REFILL_PERIOD_ADDR              WF_DRR_TOP_VOW_CONTROL_ADDR
#define WF_DRR_TOP_VOW_CONTROL_REFILL_PERIOD_MASK              0x000F0000                // REFILL_PERIOD[19..16]
#define WF_DRR_TOP_VOW_CONTROL_REFILL_PERIOD_SHFT              16
#define WF_DRR_TOP_VOW_CONTROL_PER_BSS_BW_CONTROL_ENABLE_ADDR  WF_DRR_TOP_VOW_CONTROL_ADDR
#define WF_DRR_TOP_VOW_CONTROL_PER_BSS_BW_CONTROL_ENABLE_MASK  0x0000FFFF                // PER_BSS_BW_CONTROL_ENABLE[15..0]
#define WF_DRR_TOP_VOW_CONTROL_PER_BSS_BW_CONTROL_ENABLE_SHFT  0

/* =====================================================================================

  ---VOW_CTRL1 (0x820c8800 + 0x004)---

    DIS_DDR_CLK_GATE[0]          - (RW)  xxx 
    EN_BSSID_CHECK[1]            - (RW) Enable control of check BSSID's trap state in search STA
    EN_LOCK_STA[2]               - (RW) Lock mode for RTS retry same STA until RTS drop
    EN_KEEP_QTM[3]               - (RW) Not reset remain TX time when STA has new packet
    EN_TXCNT_MODE[4]             - (RW) TX count weighted round robin control (valid when ENABLE_AIRTIME_FAIRNESS = 0)
                                     the charge time is referred to AIRTIME_DRR_SIZE.DRR_TXCNT_SIZE
    EN_TXED_MODE[5]              - (RW) TXed bitmap control
    EN_RXSCH_MODE[6]             - (RW) RX scheduling with RX earlyend bitmap control
    EN_BWRF_SRCH[7]              - (RW) Bandwidth refill search control
    DIS_BSSID0_TRAP_IGNORE[8]    - (RW) Disable control of the function that STA with BSSID0 trap ignore in TXQ busy
    DIS_BSSID1_TRAP_IGNORE[9]    - (RW) Disable control of the function that STA with BSSID1 trap ignore in TXQ busy
    DIS_BSSID2_TRAP_IGNORE[10]   - (RW) Disable control of the function that STA with BSSID2 trap ignore in TXQ busy
    DIS_BSSID3_TRAP_IGNORE[11]   - (RW) Disable control of the function that STA with BSSID3 trap ignore in TXQ busy
    DIS_KEEP_TRGT_BSS[12]        - (RW) Disable control of keeping BSS as target STA when SPL search
    SPL_SW_BSR_STALINK[13]       - (RW) SW add/remove uplink STA control
    SPL_RUNN_EN[14]              - (RW) Over run 1 STA search control
    AUTO_PAUSE_ENABLE[15]        - (RW) Auto pause STA when receiving a PS change event
    TXQ_BUSY_IGNORE_DBDCQ[21..16] - (RW) TXQ busy ignore function Q
    TXQ_PCIE_BUSY_IGNORE_DBDCQ_LSB[25..22] - (RW) TXQ PCIE busy ignore function Q
    TXQ_BUSY_IGNORE_PAUSE[26]    - (RW) TXQ busy ignore paused STA
    TXQ_PCIE_BUSY_IGNORE_DBDCQ_MSB[28..27] - (RW) TXQ PCIE busy ignore function Q
    TWT_STA_FIX_AC_EN[29]        - (RW) Enable TWT STA fix AC function
    ENABLE_LINK_LEVEL_PS_CHECK[30] - (RW) mask the PS info from link id(All PS check in UMAC will be removed @ next release)
    IO_LINK_TABLE_CHECK[31]      - (RW) Io link table read mode should check the memory status

 =====================================================================================*/
#define WF_DRR_TOP_VOW_CTRL1_IO_LINK_TABLE_CHECK_ADDR          WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_IO_LINK_TABLE_CHECK_MASK          0x80000000                // IO_LINK_TABLE_CHECK[31]
#define WF_DRR_TOP_VOW_CTRL1_IO_LINK_TABLE_CHECK_SHFT          31
#define WF_DRR_TOP_VOW_CTRL1_ENABLE_LINK_LEVEL_PS_CHECK_ADDR   WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_ENABLE_LINK_LEVEL_PS_CHECK_MASK   0x40000000                // ENABLE_LINK_LEVEL_PS_CHECK[30]
#define WF_DRR_TOP_VOW_CTRL1_ENABLE_LINK_LEVEL_PS_CHECK_SHFT   30
#define WF_DRR_TOP_VOW_CTRL1_TWT_STA_FIX_AC_EN_ADDR            WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_TWT_STA_FIX_AC_EN_MASK            0x20000000                // TWT_STA_FIX_AC_EN[29]
#define WF_DRR_TOP_VOW_CTRL1_TWT_STA_FIX_AC_EN_SHFT            29
#define WF_DRR_TOP_VOW_CTRL1_TXQ_PCIE_BUSY_IGNORE_DBDCQ_MSB_ADDR WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_TXQ_PCIE_BUSY_IGNORE_DBDCQ_MSB_MASK 0x18000000                // TXQ_PCIE_BUSY_IGNORE_DBDCQ_MSB[28..27]
#define WF_DRR_TOP_VOW_CTRL1_TXQ_PCIE_BUSY_IGNORE_DBDCQ_MSB_SHFT 27
#define WF_DRR_TOP_VOW_CTRL1_TXQ_BUSY_IGNORE_PAUSE_ADDR        WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_TXQ_BUSY_IGNORE_PAUSE_MASK        0x04000000                // TXQ_BUSY_IGNORE_PAUSE[26]
#define WF_DRR_TOP_VOW_CTRL1_TXQ_BUSY_IGNORE_PAUSE_SHFT        26
#define WF_DRR_TOP_VOW_CTRL1_TXQ_PCIE_BUSY_IGNORE_DBDCQ_LSB_ADDR WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_TXQ_PCIE_BUSY_IGNORE_DBDCQ_LSB_MASK 0x03C00000                // TXQ_PCIE_BUSY_IGNORE_DBDCQ_LSB[25..22]
#define WF_DRR_TOP_VOW_CTRL1_TXQ_PCIE_BUSY_IGNORE_DBDCQ_LSB_SHFT 22
#define WF_DRR_TOP_VOW_CTRL1_TXQ_BUSY_IGNORE_DBDCQ_ADDR        WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_TXQ_BUSY_IGNORE_DBDCQ_MASK        0x003F0000                // TXQ_BUSY_IGNORE_DBDCQ[21..16]
#define WF_DRR_TOP_VOW_CTRL1_TXQ_BUSY_IGNORE_DBDCQ_SHFT        16
#define WF_DRR_TOP_VOW_CTRL1_AUTO_PAUSE_ENABLE_ADDR            WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_AUTO_PAUSE_ENABLE_MASK            0x00008000                // AUTO_PAUSE_ENABLE[15]
#define WF_DRR_TOP_VOW_CTRL1_AUTO_PAUSE_ENABLE_SHFT            15
#define WF_DRR_TOP_VOW_CTRL1_SPL_RUNN_EN_ADDR                  WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_SPL_RUNN_EN_MASK                  0x00004000                // SPL_RUNN_EN[14]
#define WF_DRR_TOP_VOW_CTRL1_SPL_RUNN_EN_SHFT                  14
#define WF_DRR_TOP_VOW_CTRL1_SPL_SW_BSR_STALINK_ADDR           WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_SPL_SW_BSR_STALINK_MASK           0x00002000                // SPL_SW_BSR_STALINK[13]
#define WF_DRR_TOP_VOW_CTRL1_SPL_SW_BSR_STALINK_SHFT           13
#define WF_DRR_TOP_VOW_CTRL1_DIS_KEEP_TRGT_BSS_ADDR            WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_DIS_KEEP_TRGT_BSS_MASK            0x00001000                // DIS_KEEP_TRGT_BSS[12]
#define WF_DRR_TOP_VOW_CTRL1_DIS_KEEP_TRGT_BSS_SHFT            12
#define WF_DRR_TOP_VOW_CTRL1_DIS_BSSID3_TRAP_IGNORE_ADDR       WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_DIS_BSSID3_TRAP_IGNORE_MASK       0x00000800                // DIS_BSSID3_TRAP_IGNORE[11]
#define WF_DRR_TOP_VOW_CTRL1_DIS_BSSID3_TRAP_IGNORE_SHFT       11
#define WF_DRR_TOP_VOW_CTRL1_DIS_BSSID2_TRAP_IGNORE_ADDR       WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_DIS_BSSID2_TRAP_IGNORE_MASK       0x00000400                // DIS_BSSID2_TRAP_IGNORE[10]
#define WF_DRR_TOP_VOW_CTRL1_DIS_BSSID2_TRAP_IGNORE_SHFT       10
#define WF_DRR_TOP_VOW_CTRL1_DIS_BSSID1_TRAP_IGNORE_ADDR       WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_DIS_BSSID1_TRAP_IGNORE_MASK       0x00000200                // DIS_BSSID1_TRAP_IGNORE[9]
#define WF_DRR_TOP_VOW_CTRL1_DIS_BSSID1_TRAP_IGNORE_SHFT       9
#define WF_DRR_TOP_VOW_CTRL1_DIS_BSSID0_TRAP_IGNORE_ADDR       WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_DIS_BSSID0_TRAP_IGNORE_MASK       0x00000100                // DIS_BSSID0_TRAP_IGNORE[8]
#define WF_DRR_TOP_VOW_CTRL1_DIS_BSSID0_TRAP_IGNORE_SHFT       8
#define WF_DRR_TOP_VOW_CTRL1_EN_BWRF_SRCH_ADDR                 WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_EN_BWRF_SRCH_MASK                 0x00000080                // EN_BWRF_SRCH[7]
#define WF_DRR_TOP_VOW_CTRL1_EN_BWRF_SRCH_SHFT                 7
#define WF_DRR_TOP_VOW_CTRL1_EN_RXSCH_MODE_ADDR                WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_EN_RXSCH_MODE_MASK                0x00000040                // EN_RXSCH_MODE[6]
#define WF_DRR_TOP_VOW_CTRL1_EN_RXSCH_MODE_SHFT                6
#define WF_DRR_TOP_VOW_CTRL1_EN_TXED_MODE_ADDR                 WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_EN_TXED_MODE_MASK                 0x00000020                // EN_TXED_MODE[5]
#define WF_DRR_TOP_VOW_CTRL1_EN_TXED_MODE_SHFT                 5
#define WF_DRR_TOP_VOW_CTRL1_EN_TXCNT_MODE_ADDR                WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_EN_TXCNT_MODE_MASK                0x00000010                // EN_TXCNT_MODE[4]
#define WF_DRR_TOP_VOW_CTRL1_EN_TXCNT_MODE_SHFT                4
#define WF_DRR_TOP_VOW_CTRL1_EN_KEEP_QTM_ADDR                  WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_EN_KEEP_QTM_MASK                  0x00000008                // EN_KEEP_QTM[3]
#define WF_DRR_TOP_VOW_CTRL1_EN_KEEP_QTM_SHFT                  3
#define WF_DRR_TOP_VOW_CTRL1_EN_LOCK_STA_ADDR                  WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_EN_LOCK_STA_MASK                  0x00000004                // EN_LOCK_STA[2]
#define WF_DRR_TOP_VOW_CTRL1_EN_LOCK_STA_SHFT                  2
#define WF_DRR_TOP_VOW_CTRL1_EN_BSSID_CHECK_ADDR               WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_EN_BSSID_CHECK_MASK               0x00000002                // EN_BSSID_CHECK[1]
#define WF_DRR_TOP_VOW_CTRL1_EN_BSSID_CHECK_SHFT               1
#define WF_DRR_TOP_VOW_CTRL1_DIS_DDR_CLK_GATE_ADDR             WF_DRR_TOP_VOW_CTRL1_ADDR
#define WF_DRR_TOP_VOW_CTRL1_DIS_DDR_CLK_GATE_MASK             0x00000001                // DIS_DDR_CLK_GATE[0]
#define WF_DRR_TOP_VOW_CTRL1_DIS_DDR_CLK_GATE_SHFT             0

/* =====================================================================================

  ---DRR_SPL_CTRL (0x820c8800 + 0x008)---

    SPL_EM2NEM_SRCH_DL_EN[15..0] - (RW) DL empty-to-nonempty search event trigger control
    SUBRND_TIMES[19..16]         - (RW) Subround times setting to trigger round end
    EN_SBTG_RNDEND[20]           - (RW) Enable control of round ends by subround times
    EN_QLEN_TH[21]               - (RW) Enable early terminate event by queue constraint
                                     When queue length < min threshold, MAC trigger early terminate event to DRR
                                     This setting ignores this event
    RESERVED22[22]               - (RO) Reserved bits
    EN_SPL_MERGE[23]             - (RW) Enable SPL merge mode with DL and UL STA list
    DROP_DUMMY_SPL_FROM_ACTIVE_GEN[24] - (RW) Drop dummy SPL from active gen(PS change, TX timeout)
    RESERVED25[31..25]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_DRR_TOP_DRR_SPL_CTRL_DROP_DUMMY_SPL_FROM_ACTIVE_GEN_ADDR WF_DRR_TOP_DRR_SPL_CTRL_ADDR
#define WF_DRR_TOP_DRR_SPL_CTRL_DROP_DUMMY_SPL_FROM_ACTIVE_GEN_MASK 0x01000000                // DROP_DUMMY_SPL_FROM_ACTIVE_GEN[24]
#define WF_DRR_TOP_DRR_SPL_CTRL_DROP_DUMMY_SPL_FROM_ACTIVE_GEN_SHFT 24
#define WF_DRR_TOP_DRR_SPL_CTRL_EN_SPL_MERGE_ADDR              WF_DRR_TOP_DRR_SPL_CTRL_ADDR
#define WF_DRR_TOP_DRR_SPL_CTRL_EN_SPL_MERGE_MASK              0x00800000                // EN_SPL_MERGE[23]
#define WF_DRR_TOP_DRR_SPL_CTRL_EN_SPL_MERGE_SHFT              23
#define WF_DRR_TOP_DRR_SPL_CTRL_EN_QLEN_TH_ADDR                WF_DRR_TOP_DRR_SPL_CTRL_ADDR
#define WF_DRR_TOP_DRR_SPL_CTRL_EN_QLEN_TH_MASK                0x00200000                // EN_QLEN_TH[21]
#define WF_DRR_TOP_DRR_SPL_CTRL_EN_QLEN_TH_SHFT                21
#define WF_DRR_TOP_DRR_SPL_CTRL_EN_SBTG_RNDEND_ADDR            WF_DRR_TOP_DRR_SPL_CTRL_ADDR
#define WF_DRR_TOP_DRR_SPL_CTRL_EN_SBTG_RNDEND_MASK            0x00100000                // EN_SBTG_RNDEND[20]
#define WF_DRR_TOP_DRR_SPL_CTRL_EN_SBTG_RNDEND_SHFT            20
#define WF_DRR_TOP_DRR_SPL_CTRL_SUBRND_TIMES_ADDR              WF_DRR_TOP_DRR_SPL_CTRL_ADDR
#define WF_DRR_TOP_DRR_SPL_CTRL_SUBRND_TIMES_MASK              0x000F0000                // SUBRND_TIMES[19..16]
#define WF_DRR_TOP_DRR_SPL_CTRL_SUBRND_TIMES_SHFT              16
#define WF_DRR_TOP_DRR_SPL_CTRL_SPL_EM2NEM_SRCH_DL_EN_ADDR     WF_DRR_TOP_DRR_SPL_CTRL_ADDR
#define WF_DRR_TOP_DRR_SPL_CTRL_SPL_EM2NEM_SRCH_DL_EN_MASK     0x0000FFFF                // SPL_EM2NEM_SRCH_DL_EN[15..0]
#define WF_DRR_TOP_DRR_SPL_CTRL_SPL_EM2NEM_SRCH_DL_EN_SHFT     0

/* =====================================================================================

  ---DRR_SPL_CTRL_1 (0x820c8800 + 0x00C)---

    SPL_EM2NEM_SRCH_UL_EN[15..0] - (RW) UL empty-to-nonempty search event trigger control
    EN_BWRF_FILTER[16]           - (RW) BW refill mode SPL with NE=1 STA_CNT=0 filter enable control
    EN_BWCHRG_ORIG[17]           - (RW) BW charge original scheme enable control
    RESERVED18[22..18]           - (RO) Reserved bits
    EN_PS_CHG_SPL_MERGE[23]      - (RW) Enable PS change SPL merge mode with DL and UL STA list
    EN_PS_CHG_SPL_KEEP_PAUSE[24] - (RW) Enable control for PLE Station pause in PS change SPL generation.
                                     If a STA is paused, this STA is still in search list
    RPT_TWT_IN_AC_SPL[25]        - (RW) Enable control of TWT STA in WMMAC SPL report.
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_DRR_TOP_DRR_SPL_CTRL_1_RPT_TWT_IN_AC_SPL_ADDR       WF_DRR_TOP_DRR_SPL_CTRL_1_ADDR
#define WF_DRR_TOP_DRR_SPL_CTRL_1_RPT_TWT_IN_AC_SPL_MASK       0x02000000                // RPT_TWT_IN_AC_SPL[25]
#define WF_DRR_TOP_DRR_SPL_CTRL_1_RPT_TWT_IN_AC_SPL_SHFT       25
#define WF_DRR_TOP_DRR_SPL_CTRL_1_EN_PS_CHG_SPL_KEEP_PAUSE_ADDR WF_DRR_TOP_DRR_SPL_CTRL_1_ADDR
#define WF_DRR_TOP_DRR_SPL_CTRL_1_EN_PS_CHG_SPL_KEEP_PAUSE_MASK 0x01000000                // EN_PS_CHG_SPL_KEEP_PAUSE[24]
#define WF_DRR_TOP_DRR_SPL_CTRL_1_EN_PS_CHG_SPL_KEEP_PAUSE_SHFT 24
#define WF_DRR_TOP_DRR_SPL_CTRL_1_EN_PS_CHG_SPL_MERGE_ADDR     WF_DRR_TOP_DRR_SPL_CTRL_1_ADDR
#define WF_DRR_TOP_DRR_SPL_CTRL_1_EN_PS_CHG_SPL_MERGE_MASK     0x00800000                // EN_PS_CHG_SPL_MERGE[23]
#define WF_DRR_TOP_DRR_SPL_CTRL_1_EN_PS_CHG_SPL_MERGE_SHFT     23
#define WF_DRR_TOP_DRR_SPL_CTRL_1_EN_BWCHRG_ORIG_ADDR          WF_DRR_TOP_DRR_SPL_CTRL_1_ADDR
#define WF_DRR_TOP_DRR_SPL_CTRL_1_EN_BWCHRG_ORIG_MASK          0x00020000                // EN_BWCHRG_ORIG[17]
#define WF_DRR_TOP_DRR_SPL_CTRL_1_EN_BWCHRG_ORIG_SHFT          17
#define WF_DRR_TOP_DRR_SPL_CTRL_1_EN_BWRF_FILTER_ADDR          WF_DRR_TOP_DRR_SPL_CTRL_1_ADDR
#define WF_DRR_TOP_DRR_SPL_CTRL_1_EN_BWRF_FILTER_MASK          0x00010000                // EN_BWRF_FILTER[16]
#define WF_DRR_TOP_DRR_SPL_CTRL_1_EN_BWRF_FILTER_SHFT          16
#define WF_DRR_TOP_DRR_SPL_CTRL_1_SPL_EM2NEM_SRCH_UL_EN_ADDR   WF_DRR_TOP_DRR_SPL_CTRL_1_ADDR
#define WF_DRR_TOP_DRR_SPL_CTRL_1_SPL_EM2NEM_SRCH_UL_EN_MASK   0x0000FFFF                // SPL_EM2NEM_SRCH_UL_EN[15..0]
#define WF_DRR_TOP_DRR_SPL_CTRL_1_SPL_EM2NEM_SRCH_UL_EN_SHFT   0

/* =====================================================================================

  ---AIRTIME_DRR_SIZE (0x820c8800 + 0x010)---

    AIRTIME_DEFICIT_BOUNDARY[7..0] - (RW) Limits airtime DRR's maximum deficit
                                     (unit: 256us)
    RESERVED8[15..8]             - (RO) Reserved bits
    BW_DEFICIT_BOUNDARY[23..16]  - (RW) Limits BW DRR's maximum deficit
                                     (unit: 256us)
    DRR_TXCNT_SIZE[31..24]       - (RW) charge time for TX count mode
                                     (unit: 256us)

 =====================================================================================*/
#define WF_DRR_TOP_AIRTIME_DRR_SIZE_DRR_TXCNT_SIZE_ADDR        WF_DRR_TOP_AIRTIME_DRR_SIZE_ADDR
#define WF_DRR_TOP_AIRTIME_DRR_SIZE_DRR_TXCNT_SIZE_MASK        0xFF000000                // DRR_TXCNT_SIZE[31..24]
#define WF_DRR_TOP_AIRTIME_DRR_SIZE_DRR_TXCNT_SIZE_SHFT        24
#define WF_DRR_TOP_AIRTIME_DRR_SIZE_BW_DEFICIT_BOUNDARY_ADDR   WF_DRR_TOP_AIRTIME_DRR_SIZE_ADDR
#define WF_DRR_TOP_AIRTIME_DRR_SIZE_BW_DEFICIT_BOUNDARY_MASK   0x00FF0000                // BW_DEFICIT_BOUNDARY[23..16]
#define WF_DRR_TOP_AIRTIME_DRR_SIZE_BW_DEFICIT_BOUNDARY_SHFT   16
#define WF_DRR_TOP_AIRTIME_DRR_SIZE_AIRTIME_DEFICIT_BOUNDARY_ADDR WF_DRR_TOP_AIRTIME_DRR_SIZE_ADDR
#define WF_DRR_TOP_AIRTIME_DRR_SIZE_AIRTIME_DEFICIT_BOUNDARY_MASK 0x000000FF                // AIRTIME_DEFICIT_BOUNDARY[7..0]
#define WF_DRR_TOP_AIRTIME_DRR_SIZE_AIRTIME_DEFICIT_BOUNDARY_SHFT 0

/* =====================================================================================

  ---AIRTIME_QUANTUM_SETTING0 (0x820c8800 + 0x020)---

    AIRTIME_QUANTUM0[7..0]       - (RW) Airtime quantum 0
                                     (unit: 256us)
    AIRTIME_QUANTUM1[15..8]      - (RW) Airtime quantum 1
                                     (unit: 256us)
    AIRTIME_QUANTUM2[23..16]     - (RW) Airtime quantum 2
                                     (unit: 256us)
    AIRTIME_QUANTUM3[31..24]     - (RW) Airtime quantum 3
                                     (unit: 256us)

 =====================================================================================*/
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_AIRTIME_QUANTUM3_ADDR WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_ADDR
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_AIRTIME_QUANTUM3_MASK 0xFF000000                // AIRTIME_QUANTUM3[31..24]
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_AIRTIME_QUANTUM3_SHFT 24
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_AIRTIME_QUANTUM2_ADDR WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_ADDR
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_AIRTIME_QUANTUM2_MASK 0x00FF0000                // AIRTIME_QUANTUM2[23..16]
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_AIRTIME_QUANTUM2_SHFT 16
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_AIRTIME_QUANTUM1_ADDR WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_ADDR
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_AIRTIME_QUANTUM1_MASK 0x0000FF00                // AIRTIME_QUANTUM1[15..8]
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_AIRTIME_QUANTUM1_SHFT 8
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_AIRTIME_QUANTUM0_ADDR WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_ADDR
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_AIRTIME_QUANTUM0_MASK 0x000000FF                // AIRTIME_QUANTUM0[7..0]
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING0_AIRTIME_QUANTUM0_SHFT 0

/* =====================================================================================

  ---AIRTIME_QUANTUM_SETTING1 (0x820c8800 + 0x024)---

    AIRTIME_QUANTUM4[7..0]       - (RW) Airtime quantum 4
                                     (unit: 256us)
    AIRTIME_QUANTUM5[15..8]      - (RW) Airtime quantum 5
                                     (unit: 256us)
    AIRTIME_QUANTUM6[23..16]     - (RW) Airtime quantum 6
                                     (unit: 256us)
    AIRTIME_QUANTUM7[31..24]     - (RW) Airtime quantum 7
                                     (unit: 256us)

 =====================================================================================*/
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_AIRTIME_QUANTUM7_ADDR WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_ADDR
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_AIRTIME_QUANTUM7_MASK 0xFF000000                // AIRTIME_QUANTUM7[31..24]
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_AIRTIME_QUANTUM7_SHFT 24
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_AIRTIME_QUANTUM6_ADDR WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_ADDR
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_AIRTIME_QUANTUM6_MASK 0x00FF0000                // AIRTIME_QUANTUM6[23..16]
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_AIRTIME_QUANTUM6_SHFT 16
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_AIRTIME_QUANTUM5_ADDR WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_ADDR
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_AIRTIME_QUANTUM5_MASK 0x0000FF00                // AIRTIME_QUANTUM5[15..8]
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_AIRTIME_QUANTUM5_SHFT 8
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_AIRTIME_QUANTUM4_ADDR WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_ADDR
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_AIRTIME_QUANTUM4_MASK 0x000000FF                // AIRTIME_QUANTUM4[7..0]
#define WF_DRR_TOP_AIRTIME_QUANTUM_SETTING1_AIRTIME_QUANTUM4_SHFT 0

/* =====================================================================================

  ---CHECK_BW_TIME_TOKEN (0x820c8800 + 0x028)---

    DISABLE_BW_TIME_CHECK[15..0] - (RW) HW will ignore time token status.
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_DRR_TOP_CHECK_BW_TIME_TOKEN_DISABLE_BW_TIME_CHECK_ADDR WF_DRR_TOP_CHECK_BW_TIME_TOKEN_ADDR
#define WF_DRR_TOP_CHECK_BW_TIME_TOKEN_DISABLE_BW_TIME_CHECK_MASK 0x0000FFFF                // DISABLE_BW_TIME_CHECK[15..0]
#define WF_DRR_TOP_CHECK_BW_TIME_TOKEN_DISABLE_BW_TIME_CHECK_SHFT 0

/* =====================================================================================

  ---CHECK_BW_LENGTH_TOKEN (0x820c8800 + 0x02C)---

    DISABLE_BW_LENGTH_CHECK[15..0] - (RW) HW will ignore time token status.
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_DRR_TOP_CHECK_BW_LENGTH_TOKEN_DISABLE_BW_LENGTH_CHECK_ADDR WF_DRR_TOP_CHECK_BW_LENGTH_TOKEN_ADDR
#define WF_DRR_TOP_CHECK_BW_LENGTH_TOKEN_DISABLE_BW_LENGTH_CHECK_MASK 0x0000FFFF                // DISABLE_BW_LENGTH_CHECK[15..0]
#define WF_DRR_TOP_CHECK_BW_LENGTH_TOKEN_DISABLE_BW_LENGTH_CHECK_SHFT 0

/* =====================================================================================

  ---BW_GROUP_QUANTUM_SETTING0 (0x820c8800 + 0x030)---

    BW_GROUP0_QUANTUM[7..0]      - (RW) BW_GROUP0 quantum(BW control only)
                                     (unit: 256us)
    BW_GROUP1_QUANTUM[15..8]     - (RW) BW_GROUP1 quantum(BW control only)
                                     (unit: 256us)
    BW_GROUP2_QUANTUM[23..16]    - (RW) BW_GROUP2 quantum(BW control only)
                                     (unit: 256us)
    BW_GROUP3_QUANTUM[31..24]    - (RW) BW_GROUP3 quantum(BW control only)
                                     (unit: 256us)

 =====================================================================================*/
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_BW_GROUP3_QUANTUM_ADDR WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_ADDR
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_BW_GROUP3_QUANTUM_MASK 0xFF000000                // BW_GROUP3_QUANTUM[31..24]
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_BW_GROUP3_QUANTUM_SHFT 24
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_BW_GROUP2_QUANTUM_ADDR WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_ADDR
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_BW_GROUP2_QUANTUM_MASK 0x00FF0000                // BW_GROUP2_QUANTUM[23..16]
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_BW_GROUP2_QUANTUM_SHFT 16
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_BW_GROUP1_QUANTUM_ADDR WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_ADDR
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_BW_GROUP1_QUANTUM_MASK 0x0000FF00                // BW_GROUP1_QUANTUM[15..8]
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_BW_GROUP1_QUANTUM_SHFT 8
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_BW_GROUP0_QUANTUM_ADDR WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_ADDR
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_BW_GROUP0_QUANTUM_MASK 0x000000FF                // BW_GROUP0_QUANTUM[7..0]
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING0_BW_GROUP0_QUANTUM_SHFT 0

/* =====================================================================================

  ---BW_GROUP_QUANTUM_SETTING1 (0x820c8800 + 0x034)---

    BW_GROUP4_QUANTUM[7..0]      - (RW) BW_GROUP4 quantum(BW control only)
                                     (unit: 256us)
    BW_GROUP5_QUANTUM[15..8]     - (RW) BW_GROUP5 quantum(BW control only)
                                     (unit: 256us)
    BW_GROUP6_QUANTUM[23..16]    - (RW) BW_GROUP6 quantum(BW control only)
                                     (unit: 256us)
    BW_GROUP7_QUANTUM[31..24]    - (RW) BW_GROUP7 quantum(BW control only)
                                     (unit: 256us)

 =====================================================================================*/
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_BW_GROUP7_QUANTUM_ADDR WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_ADDR
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_BW_GROUP7_QUANTUM_MASK 0xFF000000                // BW_GROUP7_QUANTUM[31..24]
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_BW_GROUP7_QUANTUM_SHFT 24
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_BW_GROUP6_QUANTUM_ADDR WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_ADDR
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_BW_GROUP6_QUANTUM_MASK 0x00FF0000                // BW_GROUP6_QUANTUM[23..16]
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_BW_GROUP6_QUANTUM_SHFT 16
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_BW_GROUP5_QUANTUM_ADDR WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_ADDR
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_BW_GROUP5_QUANTUM_MASK 0x0000FF00                // BW_GROUP5_QUANTUM[15..8]
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_BW_GROUP5_QUANTUM_SHFT 8
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_BW_GROUP4_QUANTUM_ADDR WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_ADDR
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_BW_GROUP4_QUANTUM_MASK 0x000000FF                // BW_GROUP4_QUANTUM[7..0]
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING1_BW_GROUP4_QUANTUM_SHFT 0

/* =====================================================================================

  ---BW_GROUP_QUANTUM_SETTING2 (0x820c8800 + 0x038)---

    BW_GROUP8_QUANTUM[7..0]      - (RW) BW_GROUP8 quantum(BW control only)
                                     (unit: 256us)
    BW_GROUP9_QUANTUM[15..8]     - (RW) BW_GROUP9 quantum(BW control only)
                                     (unit: 256us)
    BW_GROUP10_QUANTUM[23..16]   - (RW) BW_GROUP10 quantum(BW control only)
                                     (unit: 256us)
    BW_GROUP11_QUANTUM[31..24]   - (RW) BW_GROUP11 quantum(BW control only)
                                     (unit: 256us)

 =====================================================================================*/
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_BW_GROUP11_QUANTUM_ADDR WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_ADDR
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_BW_GROUP11_QUANTUM_MASK 0xFF000000                // BW_GROUP11_QUANTUM[31..24]
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_BW_GROUP11_QUANTUM_SHFT 24
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_BW_GROUP10_QUANTUM_ADDR WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_ADDR
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_BW_GROUP10_QUANTUM_MASK 0x00FF0000                // BW_GROUP10_QUANTUM[23..16]
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_BW_GROUP10_QUANTUM_SHFT 16
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_BW_GROUP9_QUANTUM_ADDR WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_ADDR
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_BW_GROUP9_QUANTUM_MASK 0x0000FF00                // BW_GROUP9_QUANTUM[15..8]
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_BW_GROUP9_QUANTUM_SHFT 8
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_BW_GROUP8_QUANTUM_ADDR WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_ADDR
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_BW_GROUP8_QUANTUM_MASK 0x000000FF                // BW_GROUP8_QUANTUM[7..0]
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING2_BW_GROUP8_QUANTUM_SHFT 0

/* =====================================================================================

  ---BW_GROUP_QUANTUM_SETTING3 (0x820c8800 + 0x03C)---

    BW_GROUP12_QUANTUM[7..0]     - (RW) BW_GROUP12 quantum(BW control only)
                                     (unit: 256us)
    BW_GROUP13_QUANTUM[15..8]    - (RW) BW_GROUP13 quantum(BW control only)
                                     (unit: 256us)
    BW_GROUP14_QUANTUM[23..16]   - (RW) BW_GROUP14 quantum(BW control only)
                                     (unit: 256us)
    BW_GROUP15_QUANTUM[31..24]   - (RW) BW_GROUP15 quantum(BW control only)
                                     (unit: 256us)

 =====================================================================================*/
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_BW_GROUP15_QUANTUM_ADDR WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_ADDR
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_BW_GROUP15_QUANTUM_MASK 0xFF000000                // BW_GROUP15_QUANTUM[31..24]
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_BW_GROUP15_QUANTUM_SHFT 24
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_BW_GROUP14_QUANTUM_ADDR WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_ADDR
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_BW_GROUP14_QUANTUM_MASK 0x00FF0000                // BW_GROUP14_QUANTUM[23..16]
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_BW_GROUP14_QUANTUM_SHFT 16
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_BW_GROUP13_QUANTUM_ADDR WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_ADDR
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_BW_GROUP13_QUANTUM_MASK 0x0000FF00                // BW_GROUP13_QUANTUM[15..8]
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_BW_GROUP13_QUANTUM_SHFT 8
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_BW_GROUP12_QUANTUM_ADDR WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_ADDR
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_BW_GROUP12_QUANTUM_MASK 0x000000FF                // BW_GROUP12_QUANTUM[7..0]
#define WF_DRR_TOP_BW_GROUP_QUANTUM_SETTING3_BW_GROUP12_QUANTUM_SHFT 0

/* =====================================================================================

  ---DRR_TABLE_CTRL (0x820c8800 + 0x080)---

    INDEX[17..0]                 - (RW) Operation index
                                     BSS index = 0x0-0x3, 0x4-0x13(0x10-0x1f)
                                     WLAN ID GRP = msb of wlan_idx
                                     Mode 0x00: DRR STA link, STA relay
                                     |17|16|15|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00|
                                     |                        |  QID  |                             WLAN ID                               |
                                     Mode 0x10, 0x12, 0x14, 0x16: RTS/TX retry lock/unlock
                                     |17|16|15|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00|
                                     |           |     WMMAC   |                             WLAN ID                               |
                                     Mode 0x20, 0x21, 0x22, 0x23: read/write/add/delete STA setting
                                     |17|16|15|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00|
                                     |                                     |                             WLAN ID                               |
                                     Mode 0x2E, 0x2F: read/write Exist table(debug mode) TODO
                                         0~35: STA bitmap
                                         36~51: STA setting
                                     Mode 0x40, 0x41: read/write BSS token setting
                                     |17|16|15|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00|
                                     |           |    BWCG ID    |                                                                            |
                                     Mode 0x42, 0x43: read/write BSS STA bitmap setting
                                     |17|16|15|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00|
                                     |           BSS index         |    WLAN ID GRP  |                                           | 
                                     Mode 0x4a, 0x4b: set/unset BSS STA bitmap setting
                                     |17|16|15|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00|
                                     |           BSS index         |                             WLAN ID                               | 
                                     Mode 0x46, 0x47: read/write BW Group table (debug mode) 
                                     |17|16|15|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00|
                                     |                                     |    WLAN ID GRP  |              OFFSET                |
                                     Mode 0x44, 0x45: read/write BWCG STA bitmap setting 
                                     |17|16|15|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00|
                                     |           |    BWCG ID    |    WLAN ID GRP  |                                           |
                                     Mode 0x4c, 0x4d: set/unset BWCG STA bitmap setting 
                                     |17|16|15|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00|
                                     |           |    BWCG ID    |                             WLAN ID                               |
                                     Mode 0x4E, 0x4F: read/write STA bitmap (debug mode) 
                                     |17|16|15|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00|
                                     |                                     |    WLAN ID GRP  |              OFFSET                |
                                     Mode 0x81, 0x82: charge BW token/DRR
                                     |17|16|15|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00|
                                     |                                     |                             WLAN ID                               |
                                     Mode 0x84, 0x88: charge/add airtime
                                     |17|16|15|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00|
                                     |           |     WMMAC   |                             WLAN ID                               |
    MODE[25..18]                 - (RW) Operation mode for DRR table
    RESERVED26[26]               - (RO) Reserved bits
    BAND_BITMAP_STATUS[29..27]   - (RW) Target band & execute result
                                     after DRR finish the operation, the status of each band is in this flag
    RESERVED30[30]               - (RO) Reserved bits
    EXECUTE[31]                  - (RW) Execute SW command to read/write DRR table

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_CTRL_EXECUTE_ADDR                 WF_DRR_TOP_DRR_TABLE_CTRL_ADDR
#define WF_DRR_TOP_DRR_TABLE_CTRL_EXECUTE_MASK                 0x80000000                // EXECUTE[31]
#define WF_DRR_TOP_DRR_TABLE_CTRL_EXECUTE_SHFT                 31
#define WF_DRR_TOP_DRR_TABLE_CTRL_BAND_BITMAP_STATUS_ADDR      WF_DRR_TOP_DRR_TABLE_CTRL_ADDR
#define WF_DRR_TOP_DRR_TABLE_CTRL_BAND_BITMAP_STATUS_MASK      0x38000000                // BAND_BITMAP_STATUS[29..27]
#define WF_DRR_TOP_DRR_TABLE_CTRL_BAND_BITMAP_STATUS_SHFT      27
#define WF_DRR_TOP_DRR_TABLE_CTRL_MODE_ADDR                    WF_DRR_TOP_DRR_TABLE_CTRL_ADDR
#define WF_DRR_TOP_DRR_TABLE_CTRL_MODE_MASK                    0x03FC0000                // MODE[25..18]
#define WF_DRR_TOP_DRR_TABLE_CTRL_MODE_SHFT                    18
#define WF_DRR_TOP_DRR_TABLE_CTRL_INDEX_ADDR                   WF_DRR_TOP_DRR_TABLE_CTRL_ADDR
#define WF_DRR_TOP_DRR_TABLE_CTRL_INDEX_MASK                   0x0003FFFF                // INDEX[17..0]
#define WF_DRR_TOP_DRR_TABLE_CTRL_INDEX_SHFT                   0

/* =====================================================================================

  ---DRR_SW_CTRL (0x820c8800 + 0x088)---

    INDEX[15..0]                 - (RW) Operation index
                                     Mode 0x00, 0x01: add/remove STA for BSR
                                     |15|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00|
                                     |         QID        |                                 WLAN ID                           |
                                     Mode 0x10, 0x11, 0x20, 0x21: IO search
                                     Mode 0x3F: force search fail
                                     |15|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00|
                                     |         QID        |                                                                             |
                                     Mode 0x80/0x81/0x88/0x89: add/remove TWT STA for downlink/uplink
                                     |15|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00|
                                     |                                                                             | STA number|
                                     Mode 0x90/0x91: IO TWT downlink/uplink search
                                     |15|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00|
                                     |                                                                             |  table index |
    MODE[23..16]                 - (RW) IO software command mode
    TYPE[26..24]                 - (RW) IO software command type. Used for FW task sync.
    BAND_BITMAP_STATUS[29..27]   - (RW) Target band & execute result
                                     after DRR finish the operation, the status of each band is in this flag
    RESERVED30[30]               - (RO) Reserved bits
    EXECUTE[31]                  - (RW) Executes SW command to trigger search event and add/remove STA

 =====================================================================================*/
#define WF_DRR_TOP_DRR_SW_CTRL_EXECUTE_ADDR                    WF_DRR_TOP_DRR_SW_CTRL_ADDR
#define WF_DRR_TOP_DRR_SW_CTRL_EXECUTE_MASK                    0x80000000                // EXECUTE[31]
#define WF_DRR_TOP_DRR_SW_CTRL_EXECUTE_SHFT                    31
#define WF_DRR_TOP_DRR_SW_CTRL_BAND_BITMAP_STATUS_ADDR         WF_DRR_TOP_DRR_SW_CTRL_ADDR
#define WF_DRR_TOP_DRR_SW_CTRL_BAND_BITMAP_STATUS_MASK         0x38000000                // BAND_BITMAP_STATUS[29..27]
#define WF_DRR_TOP_DRR_SW_CTRL_BAND_BITMAP_STATUS_SHFT         27
#define WF_DRR_TOP_DRR_SW_CTRL_TYPE_ADDR                       WF_DRR_TOP_DRR_SW_CTRL_ADDR
#define WF_DRR_TOP_DRR_SW_CTRL_TYPE_MASK                       0x07000000                // TYPE[26..24]
#define WF_DRR_TOP_DRR_SW_CTRL_TYPE_SHFT                       24
#define WF_DRR_TOP_DRR_SW_CTRL_MODE_ADDR                       WF_DRR_TOP_DRR_SW_CTRL_ADDR
#define WF_DRR_TOP_DRR_SW_CTRL_MODE_MASK                       0x00FF0000                // MODE[23..16]
#define WF_DRR_TOP_DRR_SW_CTRL_MODE_SHFT                       16
#define WF_DRR_TOP_DRR_SW_CTRL_INDEX_ADDR                      WF_DRR_TOP_DRR_SW_CTRL_ADDR
#define WF_DRR_TOP_DRR_SW_CTRL_INDEX_MASK                      0x0000FFFF                // INDEX[15..0]
#define WF_DRR_TOP_DRR_SW_CTRL_INDEX_SHFT                      0

/* =====================================================================================

  ---DRR_TABLE_WDATA0 (0x820c8800 + 0x090)---

    DRR_TABLE_WDATA0[31..0]      - (RW) DRR wdata[31:0] for writing DRR table

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_WDATA0_DRR_TABLE_WDATA0_ADDR      WF_DRR_TOP_DRR_TABLE_WDATA0_ADDR
#define WF_DRR_TOP_DRR_TABLE_WDATA0_DRR_TABLE_WDATA0_MASK      0xFFFFFFFF                // DRR_TABLE_WDATA0[31..0]
#define WF_DRR_TOP_DRR_TABLE_WDATA0_DRR_TABLE_WDATA0_SHFT      0

/* =====================================================================================

  ---DRR_TABLE_WDATA1 (0x820c8800 + 0x094)---

    DRR_TABLE_WDATA1[31..0]      - (RW) DRR wdata[63:32] for writing DRR table

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_WDATA1_DRR_TABLE_WDATA1_ADDR      WF_DRR_TOP_DRR_TABLE_WDATA1_ADDR
#define WF_DRR_TOP_DRR_TABLE_WDATA1_DRR_TABLE_WDATA1_MASK      0xFFFFFFFF                // DRR_TABLE_WDATA1[31..0]
#define WF_DRR_TOP_DRR_TABLE_WDATA1_DRR_TABLE_WDATA1_SHFT      0

/* =====================================================================================

  ---DRR_TABLE_WDATA2 (0x820c8800 + 0x098)---

    DRR_TABLE_WDATA2[31..0]      - (RW) DRR wdata[95:64] for writing DRR table

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_WDATA2_DRR_TABLE_WDATA2_ADDR      WF_DRR_TOP_DRR_TABLE_WDATA2_ADDR
#define WF_DRR_TOP_DRR_TABLE_WDATA2_DRR_TABLE_WDATA2_MASK      0xFFFFFFFF                // DRR_TABLE_WDATA2[31..0]
#define WF_DRR_TOP_DRR_TABLE_WDATA2_DRR_TABLE_WDATA2_SHFT      0

/* =====================================================================================

  ---DRR_TABLE_WDATA3 (0x820c8800 + 0x09C)---

    DRR_TABLE_WDATA3[31..0]      - (RW) DRR wdata[127:96] for writing DRR table

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_WDATA3_DRR_TABLE_WDATA3_ADDR      WF_DRR_TOP_DRR_TABLE_WDATA3_ADDR
#define WF_DRR_TOP_DRR_TABLE_WDATA3_DRR_TABLE_WDATA3_MASK      0xFFFFFFFF                // DRR_TABLE_WDATA3[31..0]
#define WF_DRR_TOP_DRR_TABLE_WDATA3_DRR_TABLE_WDATA3_SHFT      0

/* =====================================================================================

  ---DRR_TABLE_RDATA0 (0x820c8800 + 0x0A0)---

    DRR_TABLE_RDATA0[31..0]      - (RW) DRR rdata[31:0] for reading DRR table

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_RDATA0_DRR_TABLE_RDATA0_ADDR      WF_DRR_TOP_DRR_TABLE_RDATA0_ADDR
#define WF_DRR_TOP_DRR_TABLE_RDATA0_DRR_TABLE_RDATA0_MASK      0xFFFFFFFF                // DRR_TABLE_RDATA0[31..0]
#define WF_DRR_TOP_DRR_TABLE_RDATA0_DRR_TABLE_RDATA0_SHFT      0

/* =====================================================================================

  ---DRR_TABLE_RDATA1 (0x820c8800 + 0x0A4)---

    DRR_TABLE_RDATA1[31..0]      - (RW) DRR rdata[63:32] for reading DRR table

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_RDATA1_DRR_TABLE_RDATA1_ADDR      WF_DRR_TOP_DRR_TABLE_RDATA1_ADDR
#define WF_DRR_TOP_DRR_TABLE_RDATA1_DRR_TABLE_RDATA1_MASK      0xFFFFFFFF                // DRR_TABLE_RDATA1[31..0]
#define WF_DRR_TOP_DRR_TABLE_RDATA1_DRR_TABLE_RDATA1_SHFT      0

/* =====================================================================================

  ---DRR_TABLE_RDATA2 (0x820c8800 + 0x0A8)---

    DRR_TABLE_RDATA2[31..0]      - (RW) DRR rdata[95:64] for reading DRR table

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_RDATA2_DRR_TABLE_RDATA2_ADDR      WF_DRR_TOP_DRR_TABLE_RDATA2_ADDR
#define WF_DRR_TOP_DRR_TABLE_RDATA2_DRR_TABLE_RDATA2_MASK      0xFFFFFFFF                // DRR_TABLE_RDATA2[31..0]
#define WF_DRR_TOP_DRR_TABLE_RDATA2_DRR_TABLE_RDATA2_SHFT      0

/* =====================================================================================

  ---DRR_TABLE_RDATA3 (0x820c8800 + 0x0AC)---

    DRR_TABLE_RDATA3[31..0]      - (RW) DRR rdata[127:96] for reading DRR table

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_RDATA3_DRR_TABLE_RDATA3_ADDR      WF_DRR_TOP_DRR_TABLE_RDATA3_ADDR
#define WF_DRR_TOP_DRR_TABLE_RDATA3_DRR_TABLE_RDATA3_MASK      0xFFFFFFFF                // DRR_TABLE_RDATA3[31..0]
#define WF_DRR_TOP_DRR_TABLE_RDATA3_DRR_TABLE_RDATA3_SHFT      0

/* =====================================================================================

  ---DRR_HW_SRCHCMD_FULL (0x820c8800 + 0x00B4)---

    CMD_FULL_CHNL_DL[15..0]      - (RW) Hardware search command full flag of 16 back-off channel of downlink
    CMD_FULL_CHNL_UL[31..16]     - (RW) Hardware search command full flag of 16 back-off channel of uplink

 =====================================================================================*/
#define WF_DRR_TOP_DRR_HW_SRCHCMD_FULL_CMD_FULL_CHNL_UL_ADDR   WF_DRR_TOP_DRR_HW_SRCHCMD_FULL_ADDR
#define WF_DRR_TOP_DRR_HW_SRCHCMD_FULL_CMD_FULL_CHNL_UL_MASK   0xFFFF0000                // CMD_FULL_CHNL_UL[31..16]
#define WF_DRR_TOP_DRR_HW_SRCHCMD_FULL_CMD_FULL_CHNL_UL_SHFT   16
#define WF_DRR_TOP_DRR_HW_SRCHCMD_FULL_CMD_FULL_CHNL_DL_ADDR   WF_DRR_TOP_DRR_HW_SRCHCMD_FULL_ADDR
#define WF_DRR_TOP_DRR_HW_SRCHCMD_FULL_CMD_FULL_CHNL_DL_MASK   0x0000FFFF                // CMD_FULL_CHNL_DL[15..0]
#define WF_DRR_TOP_DRR_HW_SRCHCMD_FULL_CMD_FULL_CHNL_DL_SHFT   0

/* =====================================================================================

  ---TWT_HW_SRCHCMD_FULL (0x820c8800 + 0x00B8)---

    TWT_SRCH_DL_FULL[0]          - (RW) TWT hardware downlink search command full flag
    TWT_SRCH_UL_FULL[1]          - (RW) TWT hardware uplink search command full flag
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_DRR_TOP_TWT_HW_SRCHCMD_FULL_TWT_SRCH_UL_FULL_ADDR   WF_DRR_TOP_TWT_HW_SRCHCMD_FULL_ADDR
#define WF_DRR_TOP_TWT_HW_SRCHCMD_FULL_TWT_SRCH_UL_FULL_MASK   0x00000002                // TWT_SRCH_UL_FULL[1]
#define WF_DRR_TOP_TWT_HW_SRCHCMD_FULL_TWT_SRCH_UL_FULL_SHFT   1
#define WF_DRR_TOP_TWT_HW_SRCHCMD_FULL_TWT_SRCH_DL_FULL_ADDR   WF_DRR_TOP_TWT_HW_SRCHCMD_FULL_ADDR
#define WF_DRR_TOP_TWT_HW_SRCHCMD_FULL_TWT_SRCH_DL_FULL_MASK   0x00000001                // TWT_SRCH_DL_FULL[0]
#define WF_DRR_TOP_TWT_HW_SRCHCMD_FULL_TWT_SRCH_DL_FULL_SHFT   0

/* =====================================================================================

  ---DRR_CHNL_EMPTY (0x820c8800 + 0x00BC)---

    WMM_STA_DL_EMPTY[15..0]      - (RO) Indicate emptiness of 16 DL STA link
    WMM_STA_UL_EMPTY[31..16]     - (RO) Indicate emptiness of 16 UL STA link

 =====================================================================================*/
#define WF_DRR_TOP_DRR_CHNL_EMPTY_WMM_STA_UL_EMPTY_ADDR        WF_DRR_TOP_DRR_CHNL_EMPTY_ADDR
#define WF_DRR_TOP_DRR_CHNL_EMPTY_WMM_STA_UL_EMPTY_MASK        0xFFFF0000                // WMM_STA_UL_EMPTY[31..16]
#define WF_DRR_TOP_DRR_CHNL_EMPTY_WMM_STA_UL_EMPTY_SHFT        16
#define WF_DRR_TOP_DRR_CHNL_EMPTY_WMM_STA_DL_EMPTY_ADDR        WF_DRR_TOP_DRR_CHNL_EMPTY_ADDR
#define WF_DRR_TOP_DRR_CHNL_EMPTY_WMM_STA_DL_EMPTY_MASK        0x0000FFFF                // WMM_STA_DL_EMPTY[15..0]
#define WF_DRR_TOP_DRR_CHNL_EMPTY_WMM_STA_DL_EMPTY_SHFT        0

/* =====================================================================================

  ---VOW_DBG_SEL (0x820c8800 + 0x00C0)---

    AIRTIME_DEBUG_SEL[3..0]      - (RW) Selects airtime debug
    TWT_TABLE_IDX_SEL[6..4]      - (RW) Station index selection
    TWT_UL_TABLE_SEL[7]          - (RW) Downlink/uplink STA table selection
    DEBUG_BAND_SEL[9..8]         - (RW) target band for debug
    RESERVED10[15..10]           - (RO) Reserved bits
    BW_DEBUG_SEL[31..16]         - (RW) Selects BW control debug

 =====================================================================================*/
#define WF_DRR_TOP_VOW_DBG_SEL_BW_DEBUG_SEL_ADDR               WF_DRR_TOP_VOW_DBG_SEL_ADDR
#define WF_DRR_TOP_VOW_DBG_SEL_BW_DEBUG_SEL_MASK               0xFFFF0000                // BW_DEBUG_SEL[31..16]
#define WF_DRR_TOP_VOW_DBG_SEL_BW_DEBUG_SEL_SHFT               16
#define WF_DRR_TOP_VOW_DBG_SEL_DEBUG_BAND_SEL_ADDR             WF_DRR_TOP_VOW_DBG_SEL_ADDR
#define WF_DRR_TOP_VOW_DBG_SEL_DEBUG_BAND_SEL_MASK             0x00000300                // DEBUG_BAND_SEL[9..8]
#define WF_DRR_TOP_VOW_DBG_SEL_DEBUG_BAND_SEL_SHFT             8
#define WF_DRR_TOP_VOW_DBG_SEL_TWT_UL_TABLE_SEL_ADDR           WF_DRR_TOP_VOW_DBG_SEL_ADDR
#define WF_DRR_TOP_VOW_DBG_SEL_TWT_UL_TABLE_SEL_MASK           0x00000080                // TWT_UL_TABLE_SEL[7]
#define WF_DRR_TOP_VOW_DBG_SEL_TWT_UL_TABLE_SEL_SHFT           7
#define WF_DRR_TOP_VOW_DBG_SEL_TWT_TABLE_IDX_SEL_ADDR          WF_DRR_TOP_VOW_DBG_SEL_ADDR
#define WF_DRR_TOP_VOW_DBG_SEL_TWT_TABLE_IDX_SEL_MASK          0x00000070                // TWT_TABLE_IDX_SEL[6..4]
#define WF_DRR_TOP_VOW_DBG_SEL_TWT_TABLE_IDX_SEL_SHFT          4
#define WF_DRR_TOP_VOW_DBG_SEL_AIRTIME_DEBUG_SEL_ADDR          WF_DRR_TOP_VOW_DBG_SEL_ADDR
#define WF_DRR_TOP_VOW_DBG_SEL_AIRTIME_DEBUG_SEL_MASK          0x0000000F                // AIRTIME_DEBUG_SEL[3..0]
#define WF_DRR_TOP_VOW_DBG_SEL_AIRTIME_DEBUG_SEL_SHFT          0

/* =====================================================================================

  ---DRR_SER_CTRL (0x820c8800 + 0x00C4)---

    EN_DRR_CHARGE_BLOCKING[0]    - (RW) Enable DRR charge operation blocking.
    RESERVED1[3..1]              - (RO) Reserved bits
    EN_DRR_SRCH_0_BLOCKING[4]    - (RW) Enable DRR search 0 operation blocking.
    EN_DRR_SRCH_1_BLOCKING[5]    - (RW) Enable DRR search 1 operation blocking.
    EN_DRR_SRCH_2_BLOCKING[6]    - (RW) Enable DRR search 2 operation blocking.
    RESERVED7[7]                 - (RO) Reserved bits
    EN_DRR_RDG_0_BLOCKING[8]     - (RW) Enable DRR RDG 0 operation blocking.
    EN_DRR_RDG_1_BLOCKING[9]     - (RW) Enable DRR RDG 1 operation blocking.
    EN_DRR_RDG_2_BLOCKING[10]    - (RW) Enable DRR RDG 2 operation blocking.
    RESERVED11[11]               - (RO) Reserved bits
    EN_DRR_MLO_0_BLOCKING[12]    - (RW) Enable DRR MLO 0 operation blocking.
    EN_DRR_MLO_1_BLOCKING[13]    - (RW) Enable DRR MLO 1operation blocking.
    EN_DRR_MLO_2_BLOCKING[14]    - (RW) Enable DRR MLO 2 operation blocking.
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_MLO_2_BLOCKING_ADDR     WF_DRR_TOP_DRR_SER_CTRL_ADDR
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_MLO_2_BLOCKING_MASK     0x00004000                // EN_DRR_MLO_2_BLOCKING[14]
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_MLO_2_BLOCKING_SHFT     14
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_MLO_1_BLOCKING_ADDR     WF_DRR_TOP_DRR_SER_CTRL_ADDR
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_MLO_1_BLOCKING_MASK     0x00002000                // EN_DRR_MLO_1_BLOCKING[13]
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_MLO_1_BLOCKING_SHFT     13
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_MLO_0_BLOCKING_ADDR     WF_DRR_TOP_DRR_SER_CTRL_ADDR
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_MLO_0_BLOCKING_MASK     0x00001000                // EN_DRR_MLO_0_BLOCKING[12]
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_MLO_0_BLOCKING_SHFT     12
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_RDG_2_BLOCKING_ADDR     WF_DRR_TOP_DRR_SER_CTRL_ADDR
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_RDG_2_BLOCKING_MASK     0x00000400                // EN_DRR_RDG_2_BLOCKING[10]
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_RDG_2_BLOCKING_SHFT     10
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_RDG_1_BLOCKING_ADDR     WF_DRR_TOP_DRR_SER_CTRL_ADDR
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_RDG_1_BLOCKING_MASK     0x00000200                // EN_DRR_RDG_1_BLOCKING[9]
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_RDG_1_BLOCKING_SHFT     9
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_RDG_0_BLOCKING_ADDR     WF_DRR_TOP_DRR_SER_CTRL_ADDR
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_RDG_0_BLOCKING_MASK     0x00000100                // EN_DRR_RDG_0_BLOCKING[8]
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_RDG_0_BLOCKING_SHFT     8
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_SRCH_2_BLOCKING_ADDR    WF_DRR_TOP_DRR_SER_CTRL_ADDR
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_SRCH_2_BLOCKING_MASK    0x00000040                // EN_DRR_SRCH_2_BLOCKING[6]
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_SRCH_2_BLOCKING_SHFT    6
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_SRCH_1_BLOCKING_ADDR    WF_DRR_TOP_DRR_SER_CTRL_ADDR
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_SRCH_1_BLOCKING_MASK    0x00000020                // EN_DRR_SRCH_1_BLOCKING[5]
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_SRCH_1_BLOCKING_SHFT    5
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_SRCH_0_BLOCKING_ADDR    WF_DRR_TOP_DRR_SER_CTRL_ADDR
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_SRCH_0_BLOCKING_MASK    0x00000010                // EN_DRR_SRCH_0_BLOCKING[4]
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_SRCH_0_BLOCKING_SHFT    4
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_CHARGE_BLOCKING_ADDR    WF_DRR_TOP_DRR_SER_CTRL_ADDR
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_CHARGE_BLOCKING_MASK    0x00000001                // EN_DRR_CHARGE_BLOCKING[0]
#define WF_DRR_TOP_DRR_SER_CTRL_EN_DRR_CHARGE_BLOCKING_SHFT    0

/* =====================================================================================

  ---TWT_DBG (0x820c8800 + 0x00C8)---

    RESERVED0[15..0]             - (RO) Reserved bits
    TABLE_WLAN_ID[25..16]        - (RO) Station WLAN ID in STA table
    RESERVED26[27..26]           - (RO) Reserved bits
    STA_CNT[31..28]              - (RO) Valid STA count in STA table

 =====================================================================================*/
#define WF_DRR_TOP_TWT_DBG_STA_CNT_ADDR                        WF_DRR_TOP_TWT_DBG_ADDR
#define WF_DRR_TOP_TWT_DBG_STA_CNT_MASK                        0xF0000000                // STA_CNT[31..28]
#define WF_DRR_TOP_TWT_DBG_STA_CNT_SHFT                        28
#define WF_DRR_TOP_TWT_DBG_TABLE_WLAN_ID_ADDR                  WF_DRR_TOP_TWT_DBG_ADDR
#define WF_DRR_TOP_TWT_DBG_TABLE_WLAN_ID_MASK                  0x03FF0000                // TABLE_WLAN_ID[25..16]
#define WF_DRR_TOP_TWT_DBG_TABLE_WLAN_ID_SHFT                  16

/* =====================================================================================

  ---BW_DBG_INFO (0x820c8800 + 0x00CC)---

    BW_DBG_INFO1[31..0]          - (RO) BSS link head/tail

 =====================================================================================*/
#define WF_DRR_TOP_BW_DBG_INFO_BW_DBG_INFO1_ADDR               WF_DRR_TOP_BW_DBG_INFO_ADDR
#define WF_DRR_TOP_BW_DBG_INFO_BW_DBG_INFO1_MASK               0xFFFFFFFF                // BW_DBG_INFO1[31..0]
#define WF_DRR_TOP_BW_DBG_INFO_BW_DBG_INFO1_SHFT               0

/* =====================================================================================

  ---AIRTIME_DBG_INFO0 (0x820c8800 + 0x00D0)---

    AIRTIME_DBG_INFO0[31..0]     - (RO) Station link head/tail

 =====================================================================================*/
#define WF_DRR_TOP_AIRTIME_DBG_INFO0_AIRTIME_DBG_INFO0_ADDR    WF_DRR_TOP_AIRTIME_DBG_INFO0_ADDR
#define WF_DRR_TOP_AIRTIME_DBG_INFO0_AIRTIME_DBG_INFO0_MASK    0xFFFFFFFF                // AIRTIME_DBG_INFO0[31..0]
#define WF_DRR_TOP_AIRTIME_DBG_INFO0_AIRTIME_DBG_INFO0_SHFT    0

/* =====================================================================================

  ---AIRTIME_DBG_INFO1 (0x820c8800 + 0x00D4)---

    AIRTIME_DBG_INFO1[31..0]     - (RO) Station link head/tail

 =====================================================================================*/
#define WF_DRR_TOP_AIRTIME_DBG_INFO1_AIRTIME_DBG_INFO1_ADDR    WF_DRR_TOP_AIRTIME_DBG_INFO1_ADDR
#define WF_DRR_TOP_AIRTIME_DBG_INFO1_AIRTIME_DBG_INFO1_MASK    0xFFFFFFFF                // AIRTIME_DBG_INFO1[31..0]
#define WF_DRR_TOP_AIRTIME_DBG_INFO1_AIRTIME_DBG_INFO1_SHFT    0

/* =====================================================================================

  ---AIRTIME_DBG_INFO2 (0x820c8800 + 0x00D8)---

    AIRTIME_DBG_INFO2[31..0]     - (RO) Station link head/tail

 =====================================================================================*/
#define WF_DRR_TOP_AIRTIME_DBG_INFO2_AIRTIME_DBG_INFO2_ADDR    WF_DRR_TOP_AIRTIME_DBG_INFO2_ADDR
#define WF_DRR_TOP_AIRTIME_DBG_INFO2_AIRTIME_DBG_INFO2_MASK    0xFFFFFFFF                // AIRTIME_DBG_INFO2[31..0]
#define WF_DRR_TOP_AIRTIME_DBG_INFO2_AIRTIME_DBG_INFO2_SHFT    0

/* =====================================================================================

  ---SBRR (0x820c8800 + 0x00E0)---

    TARGET_BAND[1..0]            - (RW) select the bitmap for target band
                                     TWT_STA_MAP* 
                                     ACn_STATION_PAUSE*
                                     TWT_STA_TABLE*
    RESERVED2[15..2]             - (RO) Reserved bits
    OPERATION_BAND_BITMAP[18..16] - (RW) Target bands for set/unset for
                                     TWT_STA_CONTROL
                                     STATION_PAUSE_CONTROL
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_DRR_TOP_SBRR_OPERATION_BAND_BITMAP_ADDR             WF_DRR_TOP_SBRR_ADDR
#define WF_DRR_TOP_SBRR_OPERATION_BAND_BITMAP_MASK             0x00070000                // OPERATION_BAND_BITMAP[18..16]
#define WF_DRR_TOP_SBRR_OPERATION_BAND_BITMAP_SHFT             16
#define WF_DRR_TOP_SBRR_TARGET_BAND_ADDR                       WF_DRR_TOP_SBRR_ADDR
#define WF_DRR_TOP_SBRR_TARGET_BAND_MASK                       0x00000003                // TARGET_BAND[1..0]
#define WF_DRR_TOP_SBRR_TARGET_BAND_SHFT                       0

/* =====================================================================================

  ---STATION_PAUSE_CONTROL (0x820c8800 + 0x00E4)---

    MLD_ID0[11..0]               - (RW) MLD_ID
    AC[15..12]                   - (RW) Target AC
    MLD_ID1[27..16]              - (RW) MLD_ID
    OP[28]                       - (RW) Operation
                                     active or pause ACs for the peer indicating by MLD_ID0/1 (ACn_STATION_PAUSE*[MLD_ID0/1], n is selected by AC)
    RESERVED29[29]               - (RO) Reserved bits
    EXECUTE0[30]                 - (W1) Execute for MLD_ID0
                                     MLD_ID0 is executed when this bit is set
                                     target band is selected by SBRR.OPERATION_BAND_BITMAP
                                     (No need to poll the busy event)
    EXECUTE1[31]                 - (W1) Execute for MLD_ID1
                                     MLD_ID1 is executed when this bit is set
                                     target band is selected by SBRR.OPERATION_BAND_BITMAP
                                     (No need to poll the busy event)

 =====================================================================================*/
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_EXECUTE1_ADDR         WF_DRR_TOP_STATION_PAUSE_CONTROL_ADDR
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_EXECUTE1_MASK         0x80000000                // EXECUTE1[31]
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_EXECUTE1_SHFT         31
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_EXECUTE0_ADDR         WF_DRR_TOP_STATION_PAUSE_CONTROL_ADDR
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_EXECUTE0_MASK         0x40000000                // EXECUTE0[30]
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_EXECUTE0_SHFT         30
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_OP_ADDR               WF_DRR_TOP_STATION_PAUSE_CONTROL_ADDR
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_OP_MASK               0x10000000                // OP[28]
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_OP_SHFT               28
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_MLD_ID1_ADDR          WF_DRR_TOP_STATION_PAUSE_CONTROL_ADDR
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_MLD_ID1_MASK          0x0FFF0000                // MLD_ID1[27..16]
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_MLD_ID1_SHFT          16
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_AC_ADDR               WF_DRR_TOP_STATION_PAUSE_CONTROL_ADDR
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_AC_MASK               0x0000F000                // AC[15..12]
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_AC_SHFT               12
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_MLD_ID0_ADDR          WF_DRR_TOP_STATION_PAUSE_CONTROL_ADDR
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_MLD_ID0_MASK          0x00000FFF                // MLD_ID0[11..0]
#define WF_DRR_TOP_STATION_PAUSE_CONTROL_MLD_ID0_SHFT          0

/* =====================================================================================

  ---TWT_STA_CONTROL (0x820c8800 + 0x00E8)---

    MLD_ID[11..0]                - (RW) MLD_ID
    RESERVED12[27..12]           - (RO) Reserved bits
    OP[28]                       - (RW) Operation
                                     TWT STA for the peer indicating by MLD_ID (TWT_STA_MAP*[MLD_ID])
    RESERVED29[30..29]           - (RO) Reserved bits
    EXECUTE[31]                  - (W1) Execute for MLD_ID
                                     MLD_ID is executed when this bit is set
                                     target band is selected by SBRR.OPERATION_BAND_BITMAP
                                     (No need to poll the busy event)

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_CONTROL_EXECUTE_ADDR                WF_DRR_TOP_TWT_STA_CONTROL_ADDR
#define WF_DRR_TOP_TWT_STA_CONTROL_EXECUTE_MASK                0x80000000                // EXECUTE[31]
#define WF_DRR_TOP_TWT_STA_CONTROL_EXECUTE_SHFT                31
#define WF_DRR_TOP_TWT_STA_CONTROL_OP_ADDR                     WF_DRR_TOP_TWT_STA_CONTROL_ADDR
#define WF_DRR_TOP_TWT_STA_CONTROL_OP_MASK                     0x10000000                // OP[28]
#define WF_DRR_TOP_TWT_STA_CONTROL_OP_SHFT                     28
#define WF_DRR_TOP_TWT_STA_CONTROL_MLD_ID_ADDR                 WF_DRR_TOP_TWT_STA_CONTROL_ADDR
#define WF_DRR_TOP_TWT_STA_CONTROL_MLD_ID_MASK                 0x00000FFF                // MLD_ID[11..0]
#define WF_DRR_TOP_TWT_STA_CONTROL_MLD_ID_SHFT                 0

/* =====================================================================================

  ---TWT_STA_TABLE0 (0x820c8800 + 0x00F0)---

    TWT_STA_0[11..0]             - (RW) TWT STA 0 WLAN ID
    DL_TWT_STA0_FIX_AC[13..12]   - (RW) DL TWT STA 0 fix AC setting
    UL_TWT_STA0_FIX_AC[15..14]   - (RW) UL TWT STA 0 fix AC setting
    TWT_STA_1[27..16]            - (RW) TWT STA 1 WLAN ID
    DL_TWT_STA1_FIX_AC[29..28]   - (RW) DL TWT STA 1 fix AC setting
    UL_TWT_STA1_FIX_AC[31..30]   - (RW) UL TWT STA 1 fix AC setting

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_TABLE0_UL_TWT_STA1_FIX_AC_ADDR      WF_DRR_TOP_TWT_STA_TABLE0_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE0_UL_TWT_STA1_FIX_AC_MASK      0xC0000000                // UL_TWT_STA1_FIX_AC[31..30]
#define WF_DRR_TOP_TWT_STA_TABLE0_UL_TWT_STA1_FIX_AC_SHFT      30
#define WF_DRR_TOP_TWT_STA_TABLE0_DL_TWT_STA1_FIX_AC_ADDR      WF_DRR_TOP_TWT_STA_TABLE0_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE0_DL_TWT_STA1_FIX_AC_MASK      0x30000000                // DL_TWT_STA1_FIX_AC[29..28]
#define WF_DRR_TOP_TWT_STA_TABLE0_DL_TWT_STA1_FIX_AC_SHFT      28
#define WF_DRR_TOP_TWT_STA_TABLE0_TWT_STA_1_ADDR               WF_DRR_TOP_TWT_STA_TABLE0_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE0_TWT_STA_1_MASK               0x0FFF0000                // TWT_STA_1[27..16]
#define WF_DRR_TOP_TWT_STA_TABLE0_TWT_STA_1_SHFT               16
#define WF_DRR_TOP_TWT_STA_TABLE0_UL_TWT_STA0_FIX_AC_ADDR      WF_DRR_TOP_TWT_STA_TABLE0_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE0_UL_TWT_STA0_FIX_AC_MASK      0x0000C000                // UL_TWT_STA0_FIX_AC[15..14]
#define WF_DRR_TOP_TWT_STA_TABLE0_UL_TWT_STA0_FIX_AC_SHFT      14
#define WF_DRR_TOP_TWT_STA_TABLE0_DL_TWT_STA0_FIX_AC_ADDR      WF_DRR_TOP_TWT_STA_TABLE0_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE0_DL_TWT_STA0_FIX_AC_MASK      0x00003000                // DL_TWT_STA0_FIX_AC[13..12]
#define WF_DRR_TOP_TWT_STA_TABLE0_DL_TWT_STA0_FIX_AC_SHFT      12
#define WF_DRR_TOP_TWT_STA_TABLE0_TWT_STA_0_ADDR               WF_DRR_TOP_TWT_STA_TABLE0_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE0_TWT_STA_0_MASK               0x00000FFF                // TWT_STA_0[11..0]
#define WF_DRR_TOP_TWT_STA_TABLE0_TWT_STA_0_SHFT               0

/* =====================================================================================

  ---TWT_STA_TABLE1 (0x820c8800 + 0x00F4)---

    TWT_STA_2[11..0]             - (RW) TWT STA 2 WLAN ID
    DL_TWT_STA2_FIX_AC[13..12]   - (RW) DL TWT STA 2 fix AC setting
    UL_TWT_STA2_FIX_AC[15..14]   - (RW) UL TWT STA 2 fix AC setting
    TWT_STA_3[27..16]            - (RW) TWT STA 3 WLAN ID
    DL_TWT_STA3_FIX_AC[29..28]   - (RW) DL TWT STA 3 fix AC setting
    UL_TWT_STA3_FIX_AC[31..30]   - (RW) UL TWT STA 3 fix AC setting

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_TABLE1_UL_TWT_STA3_FIX_AC_ADDR      WF_DRR_TOP_TWT_STA_TABLE1_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE1_UL_TWT_STA3_FIX_AC_MASK      0xC0000000                // UL_TWT_STA3_FIX_AC[31..30]
#define WF_DRR_TOP_TWT_STA_TABLE1_UL_TWT_STA3_FIX_AC_SHFT      30
#define WF_DRR_TOP_TWT_STA_TABLE1_DL_TWT_STA3_FIX_AC_ADDR      WF_DRR_TOP_TWT_STA_TABLE1_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE1_DL_TWT_STA3_FIX_AC_MASK      0x30000000                // DL_TWT_STA3_FIX_AC[29..28]
#define WF_DRR_TOP_TWT_STA_TABLE1_DL_TWT_STA3_FIX_AC_SHFT      28
#define WF_DRR_TOP_TWT_STA_TABLE1_TWT_STA_3_ADDR               WF_DRR_TOP_TWT_STA_TABLE1_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE1_TWT_STA_3_MASK               0x0FFF0000                // TWT_STA_3[27..16]
#define WF_DRR_TOP_TWT_STA_TABLE1_TWT_STA_3_SHFT               16
#define WF_DRR_TOP_TWT_STA_TABLE1_UL_TWT_STA2_FIX_AC_ADDR      WF_DRR_TOP_TWT_STA_TABLE1_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE1_UL_TWT_STA2_FIX_AC_MASK      0x0000C000                // UL_TWT_STA2_FIX_AC[15..14]
#define WF_DRR_TOP_TWT_STA_TABLE1_UL_TWT_STA2_FIX_AC_SHFT      14
#define WF_DRR_TOP_TWT_STA_TABLE1_DL_TWT_STA2_FIX_AC_ADDR      WF_DRR_TOP_TWT_STA_TABLE1_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE1_DL_TWT_STA2_FIX_AC_MASK      0x00003000                // DL_TWT_STA2_FIX_AC[13..12]
#define WF_DRR_TOP_TWT_STA_TABLE1_DL_TWT_STA2_FIX_AC_SHFT      12
#define WF_DRR_TOP_TWT_STA_TABLE1_TWT_STA_2_ADDR               WF_DRR_TOP_TWT_STA_TABLE1_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE1_TWT_STA_2_MASK               0x00000FFF                // TWT_STA_2[11..0]
#define WF_DRR_TOP_TWT_STA_TABLE1_TWT_STA_2_SHFT               0

/* =====================================================================================

  ---TWT_STA_TABLE2 (0x820c8800 + 0x00F8)---

    TWT_STA_4[11..0]             - (RW) TWT STA 4 WLAN ID
    DL_TWT_STA4_FIX_AC[13..12]   - (RW) DL TWT STA 4 fix AC setting
    UL_TWT_STA4_FIX_AC[15..14]   - (RW) UL TWT STA 4 fix AC setting
    TWT_STA_5[27..16]            - (RW) TWT STA 5 WLAN ID
    DL_TWT_STA5_FIX_AC[29..28]   - (RW) DL TWT STA 5 fix AC setting
    UL_TWT_STA5_FIX_AC[31..30]   - (RW) UL TWT STA 5 fix AC setting

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_TABLE2_UL_TWT_STA5_FIX_AC_ADDR      WF_DRR_TOP_TWT_STA_TABLE2_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE2_UL_TWT_STA5_FIX_AC_MASK      0xC0000000                // UL_TWT_STA5_FIX_AC[31..30]
#define WF_DRR_TOP_TWT_STA_TABLE2_UL_TWT_STA5_FIX_AC_SHFT      30
#define WF_DRR_TOP_TWT_STA_TABLE2_DL_TWT_STA5_FIX_AC_ADDR      WF_DRR_TOP_TWT_STA_TABLE2_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE2_DL_TWT_STA5_FIX_AC_MASK      0x30000000                // DL_TWT_STA5_FIX_AC[29..28]
#define WF_DRR_TOP_TWT_STA_TABLE2_DL_TWT_STA5_FIX_AC_SHFT      28
#define WF_DRR_TOP_TWT_STA_TABLE2_TWT_STA_5_ADDR               WF_DRR_TOP_TWT_STA_TABLE2_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE2_TWT_STA_5_MASK               0x0FFF0000                // TWT_STA_5[27..16]
#define WF_DRR_TOP_TWT_STA_TABLE2_TWT_STA_5_SHFT               16
#define WF_DRR_TOP_TWT_STA_TABLE2_UL_TWT_STA4_FIX_AC_ADDR      WF_DRR_TOP_TWT_STA_TABLE2_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE2_UL_TWT_STA4_FIX_AC_MASK      0x0000C000                // UL_TWT_STA4_FIX_AC[15..14]
#define WF_DRR_TOP_TWT_STA_TABLE2_UL_TWT_STA4_FIX_AC_SHFT      14
#define WF_DRR_TOP_TWT_STA_TABLE2_DL_TWT_STA4_FIX_AC_ADDR      WF_DRR_TOP_TWT_STA_TABLE2_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE2_DL_TWT_STA4_FIX_AC_MASK      0x00003000                // DL_TWT_STA4_FIX_AC[13..12]
#define WF_DRR_TOP_TWT_STA_TABLE2_DL_TWT_STA4_FIX_AC_SHFT      12
#define WF_DRR_TOP_TWT_STA_TABLE2_TWT_STA_4_ADDR               WF_DRR_TOP_TWT_STA_TABLE2_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE2_TWT_STA_4_MASK               0x00000FFF                // TWT_STA_4[11..0]
#define WF_DRR_TOP_TWT_STA_TABLE2_TWT_STA_4_SHFT               0

/* =====================================================================================

  ---TWT_STA_TABLE3 (0x820c8800 + 0x00FC)---

    TWT_STA_6[11..0]             - (RW) TWT STA 6 WLAN ID
    DL_TWT_STA6_FIX_AC[13..12]   - (RW) DL TWT STA 6 fix AC setting
    UL_TWT_STA6_FIX_AC[15..14]   - (RW) UL TWT STA 6 fix AC setting
    TWT_STA_7[27..16]            - (RW) TWT STA 7 WLAN ID
    DL_TWT_STA7_FIX_AC[29..28]   - (RW) DL TWT STA 7 fix AC setting
    UL_TWT_STA7_FIX_AC[31..30]   - (RW) UL TWT STA 7 fix AC setting

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_TABLE3_UL_TWT_STA7_FIX_AC_ADDR      WF_DRR_TOP_TWT_STA_TABLE3_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE3_UL_TWT_STA7_FIX_AC_MASK      0xC0000000                // UL_TWT_STA7_FIX_AC[31..30]
#define WF_DRR_TOP_TWT_STA_TABLE3_UL_TWT_STA7_FIX_AC_SHFT      30
#define WF_DRR_TOP_TWT_STA_TABLE3_DL_TWT_STA7_FIX_AC_ADDR      WF_DRR_TOP_TWT_STA_TABLE3_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE3_DL_TWT_STA7_FIX_AC_MASK      0x30000000                // DL_TWT_STA7_FIX_AC[29..28]
#define WF_DRR_TOP_TWT_STA_TABLE3_DL_TWT_STA7_FIX_AC_SHFT      28
#define WF_DRR_TOP_TWT_STA_TABLE3_TWT_STA_7_ADDR               WF_DRR_TOP_TWT_STA_TABLE3_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE3_TWT_STA_7_MASK               0x0FFF0000                // TWT_STA_7[27..16]
#define WF_DRR_TOP_TWT_STA_TABLE3_TWT_STA_7_SHFT               16
#define WF_DRR_TOP_TWT_STA_TABLE3_UL_TWT_STA6_FIX_AC_ADDR      WF_DRR_TOP_TWT_STA_TABLE3_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE3_UL_TWT_STA6_FIX_AC_MASK      0x0000C000                // UL_TWT_STA6_FIX_AC[15..14]
#define WF_DRR_TOP_TWT_STA_TABLE3_UL_TWT_STA6_FIX_AC_SHFT      14
#define WF_DRR_TOP_TWT_STA_TABLE3_DL_TWT_STA6_FIX_AC_ADDR      WF_DRR_TOP_TWT_STA_TABLE3_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE3_DL_TWT_STA6_FIX_AC_MASK      0x00003000                // DL_TWT_STA6_FIX_AC[13..12]
#define WF_DRR_TOP_TWT_STA_TABLE3_DL_TWT_STA6_FIX_AC_SHFT      12
#define WF_DRR_TOP_TWT_STA_TABLE3_TWT_STA_6_ADDR               WF_DRR_TOP_TWT_STA_TABLE3_ADDR
#define WF_DRR_TOP_TWT_STA_TABLE3_TWT_STA_6_MASK               0x00000FFF                // TWT_STA_6[11..0]
#define WF_DRR_TOP_TWT_STA_TABLE3_TWT_STA_6_SHFT               0

/* =====================================================================================

  ---TWT_STA_MAP00 (0x820c8800 + 0x0100)---

    TWT_STA_MAP00[7..0]          - (RW) Each bit control TWT STA function.
                                     SW write one to this CR bits to let HW setting TWT STA.
                                     If wlan_idx > 32, TWT_STA_MAP+0x4*i is TWT STA control for wlan_idx 32*i ~32*(i+1)-1
    TWT_STA_MAP00_01[15..8]      - (RW) same as TWT_STA_MAP00
    TWT_STA_MAP00_02[31..16]     - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP00_TWT_STA_MAP00_02_ADDR         WF_DRR_TOP_TWT_STA_MAP00_ADDR
#define WF_DRR_TOP_TWT_STA_MAP00_TWT_STA_MAP00_02_MASK         0xFFFF0000                // TWT_STA_MAP00_02[31..16]
#define WF_DRR_TOP_TWT_STA_MAP00_TWT_STA_MAP00_02_SHFT         16
#define WF_DRR_TOP_TWT_STA_MAP00_TWT_STA_MAP00_01_ADDR         WF_DRR_TOP_TWT_STA_MAP00_ADDR
#define WF_DRR_TOP_TWT_STA_MAP00_TWT_STA_MAP00_01_MASK         0x0000FF00                // TWT_STA_MAP00_01[15..8]
#define WF_DRR_TOP_TWT_STA_MAP00_TWT_STA_MAP00_01_SHFT         8
#define WF_DRR_TOP_TWT_STA_MAP00_TWT_STA_MAP00_ADDR            WF_DRR_TOP_TWT_STA_MAP00_ADDR
#define WF_DRR_TOP_TWT_STA_MAP00_TWT_STA_MAP00_MASK            0x000000FF                // TWT_STA_MAP00[7..0]
#define WF_DRR_TOP_TWT_STA_MAP00_TWT_STA_MAP00_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP01 (0x820c8800 + 0x0104)---

    TWT_STA_MAP01[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP01_TWT_STA_MAP01_ADDR            WF_DRR_TOP_TWT_STA_MAP01_ADDR
#define WF_DRR_TOP_TWT_STA_MAP01_TWT_STA_MAP01_MASK            0xFFFFFFFF                // TWT_STA_MAP01[31..0]
#define WF_DRR_TOP_TWT_STA_MAP01_TWT_STA_MAP01_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP02 (0x820c8800 + 0x0108)---

    TWT_STA_MAP02[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP02_TWT_STA_MAP02_ADDR            WF_DRR_TOP_TWT_STA_MAP02_ADDR
#define WF_DRR_TOP_TWT_STA_MAP02_TWT_STA_MAP02_MASK            0xFFFFFFFF                // TWT_STA_MAP02[31..0]
#define WF_DRR_TOP_TWT_STA_MAP02_TWT_STA_MAP02_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP03 (0x820c8800 + 0x010C)---

    TWT_STA_MAP03[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP03_TWT_STA_MAP03_ADDR            WF_DRR_TOP_TWT_STA_MAP03_ADDR
#define WF_DRR_TOP_TWT_STA_MAP03_TWT_STA_MAP03_MASK            0xFFFFFFFF                // TWT_STA_MAP03[31..0]
#define WF_DRR_TOP_TWT_STA_MAP03_TWT_STA_MAP03_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP04 (0x820c8800 + 0x0110)---

    TWT_STA_MAP04[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP04_TWT_STA_MAP04_ADDR            WF_DRR_TOP_TWT_STA_MAP04_ADDR
#define WF_DRR_TOP_TWT_STA_MAP04_TWT_STA_MAP04_MASK            0xFFFFFFFF                // TWT_STA_MAP04[31..0]
#define WF_DRR_TOP_TWT_STA_MAP04_TWT_STA_MAP04_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP05 (0x820c8800 + 0x0114)---

    TWT_STA_MAP05[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP05_TWT_STA_MAP05_ADDR            WF_DRR_TOP_TWT_STA_MAP05_ADDR
#define WF_DRR_TOP_TWT_STA_MAP05_TWT_STA_MAP05_MASK            0xFFFFFFFF                // TWT_STA_MAP05[31..0]
#define WF_DRR_TOP_TWT_STA_MAP05_TWT_STA_MAP05_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP06 (0x820c8800 + 0x0118)---

    TWT_STA_MAP06[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP06_TWT_STA_MAP06_ADDR            WF_DRR_TOP_TWT_STA_MAP06_ADDR
#define WF_DRR_TOP_TWT_STA_MAP06_TWT_STA_MAP06_MASK            0xFFFFFFFF                // TWT_STA_MAP06[31..0]
#define WF_DRR_TOP_TWT_STA_MAP06_TWT_STA_MAP06_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP07 (0x820c8800 + 0x011C)---

    TWT_STA_MAP07[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP07_TWT_STA_MAP07_ADDR            WF_DRR_TOP_TWT_STA_MAP07_ADDR
#define WF_DRR_TOP_TWT_STA_MAP07_TWT_STA_MAP07_MASK            0xFFFFFFFF                // TWT_STA_MAP07[31..0]
#define WF_DRR_TOP_TWT_STA_MAP07_TWT_STA_MAP07_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP08 (0x820c8800 + 0x0120)---

    TWT_STA_MAP08[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP08_TWT_STA_MAP08_ADDR            WF_DRR_TOP_TWT_STA_MAP08_ADDR
#define WF_DRR_TOP_TWT_STA_MAP08_TWT_STA_MAP08_MASK            0xFFFFFFFF                // TWT_STA_MAP08[31..0]
#define WF_DRR_TOP_TWT_STA_MAP08_TWT_STA_MAP08_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP09 (0x820c8800 + 0x0124)---

    TWT_STA_MAP09[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP09_TWT_STA_MAP09_ADDR            WF_DRR_TOP_TWT_STA_MAP09_ADDR
#define WF_DRR_TOP_TWT_STA_MAP09_TWT_STA_MAP09_MASK            0xFFFFFFFF                // TWT_STA_MAP09[31..0]
#define WF_DRR_TOP_TWT_STA_MAP09_TWT_STA_MAP09_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP10 (0x820c8800 + 0x0128)---

    TWT_STA_MAP10[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP10_TWT_STA_MAP10_ADDR            WF_DRR_TOP_TWT_STA_MAP10_ADDR
#define WF_DRR_TOP_TWT_STA_MAP10_TWT_STA_MAP10_MASK            0xFFFFFFFF                // TWT_STA_MAP10[31..0]
#define WF_DRR_TOP_TWT_STA_MAP10_TWT_STA_MAP10_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP11 (0x820c8800 + 0x012C)---

    TWT_STA_MAP11[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP11_TWT_STA_MAP11_ADDR            WF_DRR_TOP_TWT_STA_MAP11_ADDR
#define WF_DRR_TOP_TWT_STA_MAP11_TWT_STA_MAP11_MASK            0xFFFFFFFF                // TWT_STA_MAP11[31..0]
#define WF_DRR_TOP_TWT_STA_MAP11_TWT_STA_MAP11_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP12 (0x820c8800 + 0x0130)---

    TWT_STA_MAP12[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP12_TWT_STA_MAP12_ADDR            WF_DRR_TOP_TWT_STA_MAP12_ADDR
#define WF_DRR_TOP_TWT_STA_MAP12_TWT_STA_MAP12_MASK            0xFFFFFFFF                // TWT_STA_MAP12[31..0]
#define WF_DRR_TOP_TWT_STA_MAP12_TWT_STA_MAP12_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP13 (0x820c8800 + 0x0134)---

    TWT_STA_MAP13[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP13_TWT_STA_MAP13_ADDR            WF_DRR_TOP_TWT_STA_MAP13_ADDR
#define WF_DRR_TOP_TWT_STA_MAP13_TWT_STA_MAP13_MASK            0xFFFFFFFF                // TWT_STA_MAP13[31..0]
#define WF_DRR_TOP_TWT_STA_MAP13_TWT_STA_MAP13_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP14 (0x820c8800 + 0x0138)---

    TWT_STA_MAP14[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP14_TWT_STA_MAP14_ADDR            WF_DRR_TOP_TWT_STA_MAP14_ADDR
#define WF_DRR_TOP_TWT_STA_MAP14_TWT_STA_MAP14_MASK            0xFFFFFFFF                // TWT_STA_MAP14[31..0]
#define WF_DRR_TOP_TWT_STA_MAP14_TWT_STA_MAP14_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP15 (0x820c8800 + 0x013C)---

    TWT_STA_MAP15[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP15_TWT_STA_MAP15_ADDR            WF_DRR_TOP_TWT_STA_MAP15_ADDR
#define WF_DRR_TOP_TWT_STA_MAP15_TWT_STA_MAP15_MASK            0xFFFFFFFF                // TWT_STA_MAP15[31..0]
#define WF_DRR_TOP_TWT_STA_MAP15_TWT_STA_MAP15_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP16 (0x820c8800 + 0x0140)---

    TWT_STA_MAP16[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP16_TWT_STA_MAP16_ADDR            WF_DRR_TOP_TWT_STA_MAP16_ADDR
#define WF_DRR_TOP_TWT_STA_MAP16_TWT_STA_MAP16_MASK            0xFFFFFFFF                // TWT_STA_MAP16[31..0]
#define WF_DRR_TOP_TWT_STA_MAP16_TWT_STA_MAP16_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP17 (0x820c8800 + 0x0144)---

    TWT_STA_MAP17[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP17_TWT_STA_MAP17_ADDR            WF_DRR_TOP_TWT_STA_MAP17_ADDR
#define WF_DRR_TOP_TWT_STA_MAP17_TWT_STA_MAP17_MASK            0xFFFFFFFF                // TWT_STA_MAP17[31..0]
#define WF_DRR_TOP_TWT_STA_MAP17_TWT_STA_MAP17_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP18 (0x820c8800 + 0x0148)---

    TWT_STA_MAP18[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP18_TWT_STA_MAP18_ADDR            WF_DRR_TOP_TWT_STA_MAP18_ADDR
#define WF_DRR_TOP_TWT_STA_MAP18_TWT_STA_MAP18_MASK            0xFFFFFFFF                // TWT_STA_MAP18[31..0]
#define WF_DRR_TOP_TWT_STA_MAP18_TWT_STA_MAP18_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP19 (0x820c8800 + 0x014C)---

    TWT_STA_MAP19[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP19_TWT_STA_MAP19_ADDR            WF_DRR_TOP_TWT_STA_MAP19_ADDR
#define WF_DRR_TOP_TWT_STA_MAP19_TWT_STA_MAP19_MASK            0xFFFFFFFF                // TWT_STA_MAP19[31..0]
#define WF_DRR_TOP_TWT_STA_MAP19_TWT_STA_MAP19_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP20 (0x820c8800 + 0x0150)---

    TWT_STA_MAP20[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP20_TWT_STA_MAP20_ADDR            WF_DRR_TOP_TWT_STA_MAP20_ADDR
#define WF_DRR_TOP_TWT_STA_MAP20_TWT_STA_MAP20_MASK            0xFFFFFFFF                // TWT_STA_MAP20[31..0]
#define WF_DRR_TOP_TWT_STA_MAP20_TWT_STA_MAP20_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP21 (0x820c8800 + 0x0154)---

    TWT_STA_MAP21[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP21_TWT_STA_MAP21_ADDR            WF_DRR_TOP_TWT_STA_MAP21_ADDR
#define WF_DRR_TOP_TWT_STA_MAP21_TWT_STA_MAP21_MASK            0xFFFFFFFF                // TWT_STA_MAP21[31..0]
#define WF_DRR_TOP_TWT_STA_MAP21_TWT_STA_MAP21_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP22 (0x820c8800 + 0x0158)---

    TWT_STA_MAP22[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP22_TWT_STA_MAP22_ADDR            WF_DRR_TOP_TWT_STA_MAP22_ADDR
#define WF_DRR_TOP_TWT_STA_MAP22_TWT_STA_MAP22_MASK            0xFFFFFFFF                // TWT_STA_MAP22[31..0]
#define WF_DRR_TOP_TWT_STA_MAP22_TWT_STA_MAP22_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP23 (0x820c8800 + 0x015C)---

    TWT_STA_MAP23[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP23_TWT_STA_MAP23_ADDR            WF_DRR_TOP_TWT_STA_MAP23_ADDR
#define WF_DRR_TOP_TWT_STA_MAP23_TWT_STA_MAP23_MASK            0xFFFFFFFF                // TWT_STA_MAP23[31..0]
#define WF_DRR_TOP_TWT_STA_MAP23_TWT_STA_MAP23_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP24 (0x820c8800 + 0x0160)---

    TWT_STA_MAP24[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP24_TWT_STA_MAP24_ADDR            WF_DRR_TOP_TWT_STA_MAP24_ADDR
#define WF_DRR_TOP_TWT_STA_MAP24_TWT_STA_MAP24_MASK            0xFFFFFFFF                // TWT_STA_MAP24[31..0]
#define WF_DRR_TOP_TWT_STA_MAP24_TWT_STA_MAP24_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP25 (0x820c8800 + 0x0164)---

    TWT_STA_MAP25[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP25_TWT_STA_MAP25_ADDR            WF_DRR_TOP_TWT_STA_MAP25_ADDR
#define WF_DRR_TOP_TWT_STA_MAP25_TWT_STA_MAP25_MASK            0xFFFFFFFF                // TWT_STA_MAP25[31..0]
#define WF_DRR_TOP_TWT_STA_MAP25_TWT_STA_MAP25_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP26 (0x820c8800 + 0x0168)---

    TWT_STA_MAP26[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP26_TWT_STA_MAP26_ADDR            WF_DRR_TOP_TWT_STA_MAP26_ADDR
#define WF_DRR_TOP_TWT_STA_MAP26_TWT_STA_MAP26_MASK            0xFFFFFFFF                // TWT_STA_MAP26[31..0]
#define WF_DRR_TOP_TWT_STA_MAP26_TWT_STA_MAP26_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP27 (0x820c8800 + 0x016C)---

    TWT_STA_MAP27[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP27_TWT_STA_MAP27_ADDR            WF_DRR_TOP_TWT_STA_MAP27_ADDR
#define WF_DRR_TOP_TWT_STA_MAP27_TWT_STA_MAP27_MASK            0xFFFFFFFF                // TWT_STA_MAP27[31..0]
#define WF_DRR_TOP_TWT_STA_MAP27_TWT_STA_MAP27_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP28 (0x820c8800 + 0x0170)---

    TWT_STA_MAP28[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP28_TWT_STA_MAP28_ADDR            WF_DRR_TOP_TWT_STA_MAP28_ADDR
#define WF_DRR_TOP_TWT_STA_MAP28_TWT_STA_MAP28_MASK            0xFFFFFFFF                // TWT_STA_MAP28[31..0]
#define WF_DRR_TOP_TWT_STA_MAP28_TWT_STA_MAP28_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP29 (0x820c8800 + 0x0174)---

    TWT_STA_MAP29[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP29_TWT_STA_MAP29_ADDR            WF_DRR_TOP_TWT_STA_MAP29_ADDR
#define WF_DRR_TOP_TWT_STA_MAP29_TWT_STA_MAP29_MASK            0xFFFFFFFF                // TWT_STA_MAP29[31..0]
#define WF_DRR_TOP_TWT_STA_MAP29_TWT_STA_MAP29_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP30 (0x820c8800 + 0x0178)---

    TWT_STA_MAP30[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP30_TWT_STA_MAP30_ADDR            WF_DRR_TOP_TWT_STA_MAP30_ADDR
#define WF_DRR_TOP_TWT_STA_MAP30_TWT_STA_MAP30_MASK            0xFFFFFFFF                // TWT_STA_MAP30[31..0]
#define WF_DRR_TOP_TWT_STA_MAP30_TWT_STA_MAP30_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP31 (0x820c8800 + 0x017C)---

    TWT_STA_MAP31[31..0]         - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP31_TWT_STA_MAP31_ADDR            WF_DRR_TOP_TWT_STA_MAP31_ADDR
#define WF_DRR_TOP_TWT_STA_MAP31_TWT_STA_MAP31_MASK            0xFFFFFFFF                // TWT_STA_MAP31[31..0]
#define WF_DRR_TOP_TWT_STA_MAP31_TWT_STA_MAP31_SHFT            0

/* =====================================================================================

  ---TWT_STA_MAP_EXT_00 (0x820c8800 + 0x0180)---

    TWT_STA_MAP_EXT_00[3..0]     - (RW) same as TWT_STA_MAP00
    TWT_STA_MAP_EXT_00_01[7..4]  - (RW) same as TWT_STA_MAP00
    TWT_STA_MAP_EXT_00_02[15..8] - (RW) same as TWT_STA_MAP00
    TWT_STA_MAP_EXT_00_03[31..16] - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP_EXT_00_TWT_STA_MAP_EXT_00_03_ADDR WF_DRR_TOP_TWT_STA_MAP_EXT_00_ADDR
#define WF_DRR_TOP_TWT_STA_MAP_EXT_00_TWT_STA_MAP_EXT_00_03_MASK 0xFFFF0000                // TWT_STA_MAP_EXT_00_03[31..16]
#define WF_DRR_TOP_TWT_STA_MAP_EXT_00_TWT_STA_MAP_EXT_00_03_SHFT 16
#define WF_DRR_TOP_TWT_STA_MAP_EXT_00_TWT_STA_MAP_EXT_00_02_ADDR WF_DRR_TOP_TWT_STA_MAP_EXT_00_ADDR
#define WF_DRR_TOP_TWT_STA_MAP_EXT_00_TWT_STA_MAP_EXT_00_02_MASK 0x0000FF00                // TWT_STA_MAP_EXT_00_02[15..8]
#define WF_DRR_TOP_TWT_STA_MAP_EXT_00_TWT_STA_MAP_EXT_00_02_SHFT 8
#define WF_DRR_TOP_TWT_STA_MAP_EXT_00_TWT_STA_MAP_EXT_00_01_ADDR WF_DRR_TOP_TWT_STA_MAP_EXT_00_ADDR
#define WF_DRR_TOP_TWT_STA_MAP_EXT_00_TWT_STA_MAP_EXT_00_01_MASK 0x000000F0                // TWT_STA_MAP_EXT_00_01[7..4]
#define WF_DRR_TOP_TWT_STA_MAP_EXT_00_TWT_STA_MAP_EXT_00_01_SHFT 4
#define WF_DRR_TOP_TWT_STA_MAP_EXT_00_TWT_STA_MAP_EXT_00_ADDR  WF_DRR_TOP_TWT_STA_MAP_EXT_00_ADDR
#define WF_DRR_TOP_TWT_STA_MAP_EXT_00_TWT_STA_MAP_EXT_00_MASK  0x0000000F                // TWT_STA_MAP_EXT_00[3..0]
#define WF_DRR_TOP_TWT_STA_MAP_EXT_00_TWT_STA_MAP_EXT_00_SHFT  0

/* =====================================================================================

  ---TWT_STA_MAP_EXT_01 (0x820c8800 + 0x0184)---

    TWT_STA_MAP_EXT_01[31..0]    - (RW) same as TWT_STA_MAP00

 =====================================================================================*/
#define WF_DRR_TOP_TWT_STA_MAP_EXT_01_TWT_STA_MAP_EXT_01_ADDR  WF_DRR_TOP_TWT_STA_MAP_EXT_01_ADDR
#define WF_DRR_TOP_TWT_STA_MAP_EXT_01_TWT_STA_MAP_EXT_01_MASK  0xFFFFFFFF                // TWT_STA_MAP_EXT_01[31..0]
#define WF_DRR_TOP_TWT_STA_MAP_EXT_01_TWT_STA_MAP_EXT_01_SHFT  0

/* =====================================================================================

  ---AC0_STATION_PAUSE00 (0x820c8800 + 0x0200)---

    AC0_STATION_PAUSE00[7..0]    - (RW) Each bit control one STA TX pause function.
                                     SW write one to this CR bits to let HW pause the STA TX.
                                     If wlan_idx > 32, STA_FIELD+0x4*i is pause control for wlan_idx 32*i ~32*(i+1)-1
                                     To reduce the overhead of setting this CR, use STATION_PAUSE_CONTROL to pause/active a STA
    AC0_STATION_PAUSE00_01[15..8] - (RW) The same as AC0_STATION_PAUSE00
    AC0_STATION_PAUSE00_02[31..16] - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE00_AC0_STATION_PAUSE00_02_ADDR WF_DRR_TOP_AC0_STATION_PAUSE00_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE00_AC0_STATION_PAUSE00_02_MASK 0xFFFF0000                // AC0_STATION_PAUSE00_02[31..16]
#define WF_DRR_TOP_AC0_STATION_PAUSE00_AC0_STATION_PAUSE00_02_SHFT 16
#define WF_DRR_TOP_AC0_STATION_PAUSE00_AC0_STATION_PAUSE00_01_ADDR WF_DRR_TOP_AC0_STATION_PAUSE00_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE00_AC0_STATION_PAUSE00_01_MASK 0x0000FF00                // AC0_STATION_PAUSE00_01[15..8]
#define WF_DRR_TOP_AC0_STATION_PAUSE00_AC0_STATION_PAUSE00_01_SHFT 8
#define WF_DRR_TOP_AC0_STATION_PAUSE00_AC0_STATION_PAUSE00_ADDR WF_DRR_TOP_AC0_STATION_PAUSE00_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE00_AC0_STATION_PAUSE00_MASK 0x000000FF                // AC0_STATION_PAUSE00[7..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE00_AC0_STATION_PAUSE00_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE01 (0x820c8800 + 0x0204)---

    AC0_STATION_PAUSE01[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE01_AC0_STATION_PAUSE01_ADDR WF_DRR_TOP_AC0_STATION_PAUSE01_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE01_AC0_STATION_PAUSE01_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE01[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE01_AC0_STATION_PAUSE01_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE02 (0x820c8800 + 0x0208)---

    AC0_STATION_PAUSE02[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE02_AC0_STATION_PAUSE02_ADDR WF_DRR_TOP_AC0_STATION_PAUSE02_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE02_AC0_STATION_PAUSE02_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE02[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE02_AC0_STATION_PAUSE02_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE03 (0x820c8800 + 0x020C)---

    AC0_STATION_PAUSE03[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE03_AC0_STATION_PAUSE03_ADDR WF_DRR_TOP_AC0_STATION_PAUSE03_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE03_AC0_STATION_PAUSE03_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE03[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE03_AC0_STATION_PAUSE03_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE04 (0x820c8800 + 0x0210)---

    AC0_STATION_PAUSE04[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE04_AC0_STATION_PAUSE04_ADDR WF_DRR_TOP_AC0_STATION_PAUSE04_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE04_AC0_STATION_PAUSE04_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE04[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE04_AC0_STATION_PAUSE04_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE05 (0x820c8800 + 0x0214)---

    AC0_STATION_PAUSE05[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE05_AC0_STATION_PAUSE05_ADDR WF_DRR_TOP_AC0_STATION_PAUSE05_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE05_AC0_STATION_PAUSE05_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE05[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE05_AC0_STATION_PAUSE05_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE06 (0x820c8800 + 0x0218)---

    AC0_STATION_PAUSE06[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE06_AC0_STATION_PAUSE06_ADDR WF_DRR_TOP_AC0_STATION_PAUSE06_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE06_AC0_STATION_PAUSE06_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE06[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE06_AC0_STATION_PAUSE06_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE07 (0x820c8800 + 0x021C)---

    AC0_STATION_PAUSE07[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE07_AC0_STATION_PAUSE07_ADDR WF_DRR_TOP_AC0_STATION_PAUSE07_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE07_AC0_STATION_PAUSE07_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE07[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE07_AC0_STATION_PAUSE07_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE08 (0x820c8800 + 0x0220)---

    AC0_STATION_PAUSE08[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE08_AC0_STATION_PAUSE08_ADDR WF_DRR_TOP_AC0_STATION_PAUSE08_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE08_AC0_STATION_PAUSE08_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE08[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE08_AC0_STATION_PAUSE08_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE09 (0x820c8800 + 0x0224)---

    AC0_STATION_PAUSE09[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE09_AC0_STATION_PAUSE09_ADDR WF_DRR_TOP_AC0_STATION_PAUSE09_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE09_AC0_STATION_PAUSE09_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE09[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE09_AC0_STATION_PAUSE09_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE10 (0x820c8800 + 0x0228)---

    AC0_STATION_PAUSE10[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE10_AC0_STATION_PAUSE10_ADDR WF_DRR_TOP_AC0_STATION_PAUSE10_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE10_AC0_STATION_PAUSE10_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE10[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE10_AC0_STATION_PAUSE10_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE11 (0x820c8800 + 0x022C)---

    AC0_STATION_PAUSE11[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE11_AC0_STATION_PAUSE11_ADDR WF_DRR_TOP_AC0_STATION_PAUSE11_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE11_AC0_STATION_PAUSE11_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE11[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE11_AC0_STATION_PAUSE11_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE12 (0x820c8800 + 0x0230)---

    AC0_STATION_PAUSE12[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE12_AC0_STATION_PAUSE12_ADDR WF_DRR_TOP_AC0_STATION_PAUSE12_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE12_AC0_STATION_PAUSE12_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE12[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE12_AC0_STATION_PAUSE12_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE13 (0x820c8800 + 0x0234)---

    AC0_STATION_PAUSE13[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE13_AC0_STATION_PAUSE13_ADDR WF_DRR_TOP_AC0_STATION_PAUSE13_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE13_AC0_STATION_PAUSE13_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE13[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE13_AC0_STATION_PAUSE13_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE14 (0x820c8800 + 0x0238)---

    AC0_STATION_PAUSE14[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE14_AC0_STATION_PAUSE14_ADDR WF_DRR_TOP_AC0_STATION_PAUSE14_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE14_AC0_STATION_PAUSE14_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE14[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE14_AC0_STATION_PAUSE14_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE15 (0x820c8800 + 0x023C)---

    AC0_STATION_PAUSE15[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE15_AC0_STATION_PAUSE15_ADDR WF_DRR_TOP_AC0_STATION_PAUSE15_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE15_AC0_STATION_PAUSE15_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE15[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE15_AC0_STATION_PAUSE15_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE16 (0x820c8800 + 0x0240)---

    AC0_STATION_PAUSE16[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE16_AC0_STATION_PAUSE16_ADDR WF_DRR_TOP_AC0_STATION_PAUSE16_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE16_AC0_STATION_PAUSE16_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE16[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE16_AC0_STATION_PAUSE16_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE17 (0x820c8800 + 0x0244)---

    AC0_STATION_PAUSE17[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE17_AC0_STATION_PAUSE17_ADDR WF_DRR_TOP_AC0_STATION_PAUSE17_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE17_AC0_STATION_PAUSE17_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE17[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE17_AC0_STATION_PAUSE17_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE18 (0x820c8800 + 0x0248)---

    AC0_STATION_PAUSE18[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE18_AC0_STATION_PAUSE18_ADDR WF_DRR_TOP_AC0_STATION_PAUSE18_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE18_AC0_STATION_PAUSE18_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE18[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE18_AC0_STATION_PAUSE18_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE19 (0x820c8800 + 0x024C)---

    AC0_STATION_PAUSE19[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE19_AC0_STATION_PAUSE19_ADDR WF_DRR_TOP_AC0_STATION_PAUSE19_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE19_AC0_STATION_PAUSE19_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE19[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE19_AC0_STATION_PAUSE19_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE20 (0x820c8800 + 0x0250)---

    AC0_STATION_PAUSE20[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE20_AC0_STATION_PAUSE20_ADDR WF_DRR_TOP_AC0_STATION_PAUSE20_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE20_AC0_STATION_PAUSE20_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE20[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE20_AC0_STATION_PAUSE20_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE21 (0x820c8800 + 0x0254)---

    AC0_STATION_PAUSE21[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE21_AC0_STATION_PAUSE21_ADDR WF_DRR_TOP_AC0_STATION_PAUSE21_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE21_AC0_STATION_PAUSE21_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE21[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE21_AC0_STATION_PAUSE21_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE22 (0x820c8800 + 0x0258)---

    AC0_STATION_PAUSE22[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE22_AC0_STATION_PAUSE22_ADDR WF_DRR_TOP_AC0_STATION_PAUSE22_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE22_AC0_STATION_PAUSE22_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE22[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE22_AC0_STATION_PAUSE22_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE23 (0x820c8800 + 0x025C)---

    AC0_STATION_PAUSE23[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE23_AC0_STATION_PAUSE23_ADDR WF_DRR_TOP_AC0_STATION_PAUSE23_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE23_AC0_STATION_PAUSE23_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE23[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE23_AC0_STATION_PAUSE23_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE24 (0x820c8800 + 0x0260)---

    AC0_STATION_PAUSE24[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE24_AC0_STATION_PAUSE24_ADDR WF_DRR_TOP_AC0_STATION_PAUSE24_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE24_AC0_STATION_PAUSE24_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE24[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE24_AC0_STATION_PAUSE24_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE25 (0x820c8800 + 0x0264)---

    AC0_STATION_PAUSE25[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE25_AC0_STATION_PAUSE25_ADDR WF_DRR_TOP_AC0_STATION_PAUSE25_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE25_AC0_STATION_PAUSE25_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE25[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE25_AC0_STATION_PAUSE25_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE26 (0x820c8800 + 0x0268)---

    AC0_STATION_PAUSE26[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE26_AC0_STATION_PAUSE26_ADDR WF_DRR_TOP_AC0_STATION_PAUSE26_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE26_AC0_STATION_PAUSE26_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE26[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE26_AC0_STATION_PAUSE26_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE27 (0x820c8800 + 0x026C)---

    AC0_STATION_PAUSE27[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE27_AC0_STATION_PAUSE27_ADDR WF_DRR_TOP_AC0_STATION_PAUSE27_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE27_AC0_STATION_PAUSE27_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE27[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE27_AC0_STATION_PAUSE27_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE28 (0x820c8800 + 0x0270)---

    AC0_STATION_PAUSE28[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE28_AC0_STATION_PAUSE28_ADDR WF_DRR_TOP_AC0_STATION_PAUSE28_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE28_AC0_STATION_PAUSE28_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE28[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE28_AC0_STATION_PAUSE28_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE29 (0x820c8800 + 0x0274)---

    AC0_STATION_PAUSE29[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE29_AC0_STATION_PAUSE29_ADDR WF_DRR_TOP_AC0_STATION_PAUSE29_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE29_AC0_STATION_PAUSE29_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE29[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE29_AC0_STATION_PAUSE29_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE30 (0x820c8800 + 0x0278)---

    AC0_STATION_PAUSE30[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE30_AC0_STATION_PAUSE30_ADDR WF_DRR_TOP_AC0_STATION_PAUSE30_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE30_AC0_STATION_PAUSE30_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE30[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE30_AC0_STATION_PAUSE30_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE31 (0x820c8800 + 0x027C)---

    AC0_STATION_PAUSE31[31..0]   - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE31_AC0_STATION_PAUSE31_ADDR WF_DRR_TOP_AC0_STATION_PAUSE31_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE31_AC0_STATION_PAUSE31_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE31[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE31_AC0_STATION_PAUSE31_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE_EXT_00 (0x820c8800 + 0x0280)---

    AC0_STATION_PAUSE_EXT_00[3..0] - (RW) The same as AC0_STATION_PAUSE00
    AC0_STATION_PAUSE_EXT_00_01[7..4] - (RW) The same as AC0_STATION_PAUSE00
    AC0_STATION_PAUSE_EXT_00_02[15..8] - (RW) The same as AC0_STATION_PAUSE00
    AC0_STATION_PAUSE_EXT_00_03[31..16] - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_AC0_STATION_PAUSE_EXT_00_03_ADDR WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_AC0_STATION_PAUSE_EXT_00_03_MASK 0xFFFF0000                // AC0_STATION_PAUSE_EXT_00_03[31..16]
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_AC0_STATION_PAUSE_EXT_00_03_SHFT 16
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_AC0_STATION_PAUSE_EXT_00_02_ADDR WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_AC0_STATION_PAUSE_EXT_00_02_MASK 0x0000FF00                // AC0_STATION_PAUSE_EXT_00_02[15..8]
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_AC0_STATION_PAUSE_EXT_00_02_SHFT 8
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_AC0_STATION_PAUSE_EXT_00_01_ADDR WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_AC0_STATION_PAUSE_EXT_00_01_MASK 0x000000F0                // AC0_STATION_PAUSE_EXT_00_01[7..4]
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_AC0_STATION_PAUSE_EXT_00_01_SHFT 4
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_AC0_STATION_PAUSE_EXT_00_ADDR WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_AC0_STATION_PAUSE_EXT_00_MASK 0x0000000F                // AC0_STATION_PAUSE_EXT_00[3..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_AC0_STATION_PAUSE_EXT_00_SHFT 0

/* =====================================================================================

  ---AC0_STATION_PAUSE_EXT_01 (0x820c8800 + 0x0284)---

    AC0_STATION_PAUSE_EXT_01[31..0] - (RW) The same as AC0_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_01_AC0_STATION_PAUSE_EXT_01_ADDR WF_DRR_TOP_AC0_STATION_PAUSE_EXT_01_ADDR
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_01_AC0_STATION_PAUSE_EXT_01_MASK 0xFFFFFFFF                // AC0_STATION_PAUSE_EXT_01[31..0]
#define WF_DRR_TOP_AC0_STATION_PAUSE_EXT_01_AC0_STATION_PAUSE_EXT_01_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE00 (0x820c8800 + 0x0300)---

    AC1_STATION_PAUSE00[7..0]    - (RW) Each bit control one STA TX pause function.
                                     SW write one to this CR bits to let HW pause the STA TX.
                                     If wlan_idx > 32, STA_FIELD+0x4*i is pause control for wlan_idx 32*i ~32*(i+1)-1
                                     To reduce the overhead of setting this CR, use STATION_PAUSE_CONTROL to pause/active a STA
    AC1_STATION_PAUSE00_01[15..8] - (RW) The same as AC1_STATION_PAUSE00
    AC1_STATION_PAUSE00_02[31..16] - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE00_AC1_STATION_PAUSE00_02_ADDR WF_DRR_TOP_AC1_STATION_PAUSE00_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE00_AC1_STATION_PAUSE00_02_MASK 0xFFFF0000                // AC1_STATION_PAUSE00_02[31..16]
#define WF_DRR_TOP_AC1_STATION_PAUSE00_AC1_STATION_PAUSE00_02_SHFT 16
#define WF_DRR_TOP_AC1_STATION_PAUSE00_AC1_STATION_PAUSE00_01_ADDR WF_DRR_TOP_AC1_STATION_PAUSE00_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE00_AC1_STATION_PAUSE00_01_MASK 0x0000FF00                // AC1_STATION_PAUSE00_01[15..8]
#define WF_DRR_TOP_AC1_STATION_PAUSE00_AC1_STATION_PAUSE00_01_SHFT 8
#define WF_DRR_TOP_AC1_STATION_PAUSE00_AC1_STATION_PAUSE00_ADDR WF_DRR_TOP_AC1_STATION_PAUSE00_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE00_AC1_STATION_PAUSE00_MASK 0x000000FF                // AC1_STATION_PAUSE00[7..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE00_AC1_STATION_PAUSE00_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE01 (0x820c8800 + 0x0304)---

    AC1_STATION_PAUSE01[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE01_AC1_STATION_PAUSE01_ADDR WF_DRR_TOP_AC1_STATION_PAUSE01_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE01_AC1_STATION_PAUSE01_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE01[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE01_AC1_STATION_PAUSE01_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE02 (0x820c8800 + 0x0308)---

    AC1_STATION_PAUSE02[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE02_AC1_STATION_PAUSE02_ADDR WF_DRR_TOP_AC1_STATION_PAUSE02_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE02_AC1_STATION_PAUSE02_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE02[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE02_AC1_STATION_PAUSE02_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE03 (0x820c8800 + 0x030C)---

    AC1_STATION_PAUSE03[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE03_AC1_STATION_PAUSE03_ADDR WF_DRR_TOP_AC1_STATION_PAUSE03_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE03_AC1_STATION_PAUSE03_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE03[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE03_AC1_STATION_PAUSE03_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE04 (0x820c8800 + 0x0310)---

    AC1_STATION_PAUSE04[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE04_AC1_STATION_PAUSE04_ADDR WF_DRR_TOP_AC1_STATION_PAUSE04_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE04_AC1_STATION_PAUSE04_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE04[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE04_AC1_STATION_PAUSE04_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE05 (0x820c8800 + 0x0314)---

    AC1_STATION_PAUSE05[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE05_AC1_STATION_PAUSE05_ADDR WF_DRR_TOP_AC1_STATION_PAUSE05_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE05_AC1_STATION_PAUSE05_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE05[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE05_AC1_STATION_PAUSE05_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE06 (0x820c8800 + 0x0318)---

    AC1_STATION_PAUSE06[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE06_AC1_STATION_PAUSE06_ADDR WF_DRR_TOP_AC1_STATION_PAUSE06_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE06_AC1_STATION_PAUSE06_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE06[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE06_AC1_STATION_PAUSE06_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE07 (0x820c8800 + 0x031C)---

    AC1_STATION_PAUSE07[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE07_AC1_STATION_PAUSE07_ADDR WF_DRR_TOP_AC1_STATION_PAUSE07_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE07_AC1_STATION_PAUSE07_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE07[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE07_AC1_STATION_PAUSE07_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE08 (0x820c8800 + 0x0320)---

    AC1_STATION_PAUSE08[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE08_AC1_STATION_PAUSE08_ADDR WF_DRR_TOP_AC1_STATION_PAUSE08_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE08_AC1_STATION_PAUSE08_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE08[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE08_AC1_STATION_PAUSE08_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE09 (0x820c8800 + 0x0324)---

    AC1_STATION_PAUSE09[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE09_AC1_STATION_PAUSE09_ADDR WF_DRR_TOP_AC1_STATION_PAUSE09_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE09_AC1_STATION_PAUSE09_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE09[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE09_AC1_STATION_PAUSE09_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE10 (0x820c8800 + 0x0328)---

    AC1_STATION_PAUSE10[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE10_AC1_STATION_PAUSE10_ADDR WF_DRR_TOP_AC1_STATION_PAUSE10_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE10_AC1_STATION_PAUSE10_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE10[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE10_AC1_STATION_PAUSE10_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE11 (0x820c8800 + 0x032C)---

    AC1_STATION_PAUSE11[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE11_AC1_STATION_PAUSE11_ADDR WF_DRR_TOP_AC1_STATION_PAUSE11_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE11_AC1_STATION_PAUSE11_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE11[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE11_AC1_STATION_PAUSE11_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE12 (0x820c8800 + 0x0330)---

    AC1_STATION_PAUSE12[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE12_AC1_STATION_PAUSE12_ADDR WF_DRR_TOP_AC1_STATION_PAUSE12_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE12_AC1_STATION_PAUSE12_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE12[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE12_AC1_STATION_PAUSE12_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE13 (0x820c8800 + 0x0334)---

    AC1_STATION_PAUSE13[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE13_AC1_STATION_PAUSE13_ADDR WF_DRR_TOP_AC1_STATION_PAUSE13_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE13_AC1_STATION_PAUSE13_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE13[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE13_AC1_STATION_PAUSE13_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE14 (0x820c8800 + 0x0338)---

    AC1_STATION_PAUSE14[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE14_AC1_STATION_PAUSE14_ADDR WF_DRR_TOP_AC1_STATION_PAUSE14_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE14_AC1_STATION_PAUSE14_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE14[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE14_AC1_STATION_PAUSE14_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE15 (0x820c8800 + 0x033C)---

    AC1_STATION_PAUSE15[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE15_AC1_STATION_PAUSE15_ADDR WF_DRR_TOP_AC1_STATION_PAUSE15_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE15_AC1_STATION_PAUSE15_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE15[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE15_AC1_STATION_PAUSE15_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE16 (0x820c8800 + 0x0340)---

    AC1_STATION_PAUSE16[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE16_AC1_STATION_PAUSE16_ADDR WF_DRR_TOP_AC1_STATION_PAUSE16_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE16_AC1_STATION_PAUSE16_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE16[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE16_AC1_STATION_PAUSE16_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE17 (0x820c8800 + 0x0344)---

    AC1_STATION_PAUSE17[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE17_AC1_STATION_PAUSE17_ADDR WF_DRR_TOP_AC1_STATION_PAUSE17_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE17_AC1_STATION_PAUSE17_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE17[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE17_AC1_STATION_PAUSE17_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE18 (0x820c8800 + 0x0348)---

    AC1_STATION_PAUSE18[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE18_AC1_STATION_PAUSE18_ADDR WF_DRR_TOP_AC1_STATION_PAUSE18_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE18_AC1_STATION_PAUSE18_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE18[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE18_AC1_STATION_PAUSE18_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE19 (0x820c8800 + 0x034C)---

    AC1_STATION_PAUSE19[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE19_AC1_STATION_PAUSE19_ADDR WF_DRR_TOP_AC1_STATION_PAUSE19_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE19_AC1_STATION_PAUSE19_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE19[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE19_AC1_STATION_PAUSE19_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE20 (0x820c8800 + 0x0350)---

    AC1_STATION_PAUSE20[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE20_AC1_STATION_PAUSE20_ADDR WF_DRR_TOP_AC1_STATION_PAUSE20_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE20_AC1_STATION_PAUSE20_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE20[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE20_AC1_STATION_PAUSE20_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE21 (0x820c8800 + 0x0354)---

    AC1_STATION_PAUSE21[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE21_AC1_STATION_PAUSE21_ADDR WF_DRR_TOP_AC1_STATION_PAUSE21_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE21_AC1_STATION_PAUSE21_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE21[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE21_AC1_STATION_PAUSE21_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE22 (0x820c8800 + 0x0358)---

    AC1_STATION_PAUSE22[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE22_AC1_STATION_PAUSE22_ADDR WF_DRR_TOP_AC1_STATION_PAUSE22_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE22_AC1_STATION_PAUSE22_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE22[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE22_AC1_STATION_PAUSE22_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE23 (0x820c8800 + 0x035C)---

    AC1_STATION_PAUSE23[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE23_AC1_STATION_PAUSE23_ADDR WF_DRR_TOP_AC1_STATION_PAUSE23_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE23_AC1_STATION_PAUSE23_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE23[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE23_AC1_STATION_PAUSE23_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE24 (0x820c8800 + 0x0360)---

    AC1_STATION_PAUSE24[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE24_AC1_STATION_PAUSE24_ADDR WF_DRR_TOP_AC1_STATION_PAUSE24_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE24_AC1_STATION_PAUSE24_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE24[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE24_AC1_STATION_PAUSE24_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE25 (0x820c8800 + 0x0364)---

    AC1_STATION_PAUSE25[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE25_AC1_STATION_PAUSE25_ADDR WF_DRR_TOP_AC1_STATION_PAUSE25_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE25_AC1_STATION_PAUSE25_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE25[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE25_AC1_STATION_PAUSE25_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE26 (0x820c8800 + 0x0368)---

    AC1_STATION_PAUSE26[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE26_AC1_STATION_PAUSE26_ADDR WF_DRR_TOP_AC1_STATION_PAUSE26_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE26_AC1_STATION_PAUSE26_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE26[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE26_AC1_STATION_PAUSE26_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE27 (0x820c8800 + 0x036C)---

    AC1_STATION_PAUSE27[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE27_AC1_STATION_PAUSE27_ADDR WF_DRR_TOP_AC1_STATION_PAUSE27_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE27_AC1_STATION_PAUSE27_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE27[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE27_AC1_STATION_PAUSE27_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE28 (0x820c8800 + 0x0370)---

    AC1_STATION_PAUSE28[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE28_AC1_STATION_PAUSE28_ADDR WF_DRR_TOP_AC1_STATION_PAUSE28_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE28_AC1_STATION_PAUSE28_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE28[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE28_AC1_STATION_PAUSE28_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE29 (0x820c8800 + 0x0374)---

    AC1_STATION_PAUSE29[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE29_AC1_STATION_PAUSE29_ADDR WF_DRR_TOP_AC1_STATION_PAUSE29_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE29_AC1_STATION_PAUSE29_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE29[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE29_AC1_STATION_PAUSE29_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE30 (0x820c8800 + 0x0378)---

    AC1_STATION_PAUSE30[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE30_AC1_STATION_PAUSE30_ADDR WF_DRR_TOP_AC1_STATION_PAUSE30_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE30_AC1_STATION_PAUSE30_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE30[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE30_AC1_STATION_PAUSE30_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE31 (0x820c8800 + 0x037C)---

    AC1_STATION_PAUSE31[31..0]   - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE31_AC1_STATION_PAUSE31_ADDR WF_DRR_TOP_AC1_STATION_PAUSE31_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE31_AC1_STATION_PAUSE31_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE31[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE31_AC1_STATION_PAUSE31_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE_EXT_00 (0x820c8800 + 0x0380)---

    AC1_STATION_PAUSE_EXT_00[3..0] - (RW) The same as AC1_STATION_PAUSE00
    AC1_STATION_PAUSE_EXT_00_01[7..4] - (RW) The same as AC1_STATION_PAUSE00
    AC1_STATION_PAUSE_EXT_00_02[15..8] - (RW) The same as AC1_STATION_PAUSE00
    AC1_STATION_PAUSE_EXT_00_03[31..16] - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_AC1_STATION_PAUSE_EXT_00_03_ADDR WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_AC1_STATION_PAUSE_EXT_00_03_MASK 0xFFFF0000                // AC1_STATION_PAUSE_EXT_00_03[31..16]
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_AC1_STATION_PAUSE_EXT_00_03_SHFT 16
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_AC1_STATION_PAUSE_EXT_00_02_ADDR WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_AC1_STATION_PAUSE_EXT_00_02_MASK 0x0000FF00                // AC1_STATION_PAUSE_EXT_00_02[15..8]
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_AC1_STATION_PAUSE_EXT_00_02_SHFT 8
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_AC1_STATION_PAUSE_EXT_00_01_ADDR WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_AC1_STATION_PAUSE_EXT_00_01_MASK 0x000000F0                // AC1_STATION_PAUSE_EXT_00_01[7..4]
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_AC1_STATION_PAUSE_EXT_00_01_SHFT 4
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_AC1_STATION_PAUSE_EXT_00_ADDR WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_AC1_STATION_PAUSE_EXT_00_MASK 0x0000000F                // AC1_STATION_PAUSE_EXT_00[3..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_AC1_STATION_PAUSE_EXT_00_SHFT 0

/* =====================================================================================

  ---AC1_STATION_PAUSE_EXT_01 (0x820c8800 + 0x0384)---

    AC1_STATION_PAUSE_EXT_01[31..0] - (RW) The same as AC1_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_01_AC1_STATION_PAUSE_EXT_01_ADDR WF_DRR_TOP_AC1_STATION_PAUSE_EXT_01_ADDR
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_01_AC1_STATION_PAUSE_EXT_01_MASK 0xFFFFFFFF                // AC1_STATION_PAUSE_EXT_01[31..0]
#define WF_DRR_TOP_AC1_STATION_PAUSE_EXT_01_AC1_STATION_PAUSE_EXT_01_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE00 (0x820c8800 + 0x0400)---

    AC2_STATION_PAUSE00[7..0]    - (RW) Each bit control one STA TX pause function.
                                     SW write one to this CR bits to let HW pause the STA TX.
                                     If wlan_idx > 32, STA_FIELD+0x4*i is pause control for wlan_idx 32*i ~32*(i+1)-1
                                     To reduce the overhead of setting this CR, use STATION_PAUSE_CONTROL to pause/active a STA
    AC2_STATION_PAUSE00_01[15..8] - (RW) The same as AC2_STATION_PAUSE00
    AC2_STATION_PAUSE00_02[31..16] - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE00_AC2_STATION_PAUSE00_02_ADDR WF_DRR_TOP_AC2_STATION_PAUSE00_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE00_AC2_STATION_PAUSE00_02_MASK 0xFFFF0000                // AC2_STATION_PAUSE00_02[31..16]
#define WF_DRR_TOP_AC2_STATION_PAUSE00_AC2_STATION_PAUSE00_02_SHFT 16
#define WF_DRR_TOP_AC2_STATION_PAUSE00_AC2_STATION_PAUSE00_01_ADDR WF_DRR_TOP_AC2_STATION_PAUSE00_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE00_AC2_STATION_PAUSE00_01_MASK 0x0000FF00                // AC2_STATION_PAUSE00_01[15..8]
#define WF_DRR_TOP_AC2_STATION_PAUSE00_AC2_STATION_PAUSE00_01_SHFT 8
#define WF_DRR_TOP_AC2_STATION_PAUSE00_AC2_STATION_PAUSE00_ADDR WF_DRR_TOP_AC2_STATION_PAUSE00_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE00_AC2_STATION_PAUSE00_MASK 0x000000FF                // AC2_STATION_PAUSE00[7..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE00_AC2_STATION_PAUSE00_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE01 (0x820c8800 + 0x0404)---

    AC2_STATION_PAUSE01[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE01_AC2_STATION_PAUSE01_ADDR WF_DRR_TOP_AC2_STATION_PAUSE01_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE01_AC2_STATION_PAUSE01_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE01[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE01_AC2_STATION_PAUSE01_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE02 (0x820c8800 + 0x0408)---

    AC2_STATION_PAUSE02[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE02_AC2_STATION_PAUSE02_ADDR WF_DRR_TOP_AC2_STATION_PAUSE02_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE02_AC2_STATION_PAUSE02_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE02[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE02_AC2_STATION_PAUSE02_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE03 (0x820c8800 + 0x040C)---

    AC2_STATION_PAUSE03[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE03_AC2_STATION_PAUSE03_ADDR WF_DRR_TOP_AC2_STATION_PAUSE03_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE03_AC2_STATION_PAUSE03_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE03[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE03_AC2_STATION_PAUSE03_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE04 (0x820c8800 + 0x0410)---

    AC2_STATION_PAUSE04[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE04_AC2_STATION_PAUSE04_ADDR WF_DRR_TOP_AC2_STATION_PAUSE04_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE04_AC2_STATION_PAUSE04_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE04[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE04_AC2_STATION_PAUSE04_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE05 (0x820c8800 + 0x0414)---

    AC2_STATION_PAUSE05[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE05_AC2_STATION_PAUSE05_ADDR WF_DRR_TOP_AC2_STATION_PAUSE05_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE05_AC2_STATION_PAUSE05_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE05[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE05_AC2_STATION_PAUSE05_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE06 (0x820c8800 + 0x0418)---

    AC2_STATION_PAUSE06[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE06_AC2_STATION_PAUSE06_ADDR WF_DRR_TOP_AC2_STATION_PAUSE06_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE06_AC2_STATION_PAUSE06_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE06[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE06_AC2_STATION_PAUSE06_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE07 (0x820c8800 + 0x041C)---

    AC2_STATION_PAUSE07[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE07_AC2_STATION_PAUSE07_ADDR WF_DRR_TOP_AC2_STATION_PAUSE07_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE07_AC2_STATION_PAUSE07_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE07[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE07_AC2_STATION_PAUSE07_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE08 (0x820c8800 + 0x0420)---

    AC2_STATION_PAUSE08[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE08_AC2_STATION_PAUSE08_ADDR WF_DRR_TOP_AC2_STATION_PAUSE08_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE08_AC2_STATION_PAUSE08_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE08[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE08_AC2_STATION_PAUSE08_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE09 (0x820c8800 + 0x0424)---

    AC2_STATION_PAUSE09[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE09_AC2_STATION_PAUSE09_ADDR WF_DRR_TOP_AC2_STATION_PAUSE09_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE09_AC2_STATION_PAUSE09_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE09[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE09_AC2_STATION_PAUSE09_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE10 (0x820c8800 + 0x0428)---

    AC2_STATION_PAUSE10[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE10_AC2_STATION_PAUSE10_ADDR WF_DRR_TOP_AC2_STATION_PAUSE10_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE10_AC2_STATION_PAUSE10_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE10[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE10_AC2_STATION_PAUSE10_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE11 (0x820c8800 + 0x042C)---

    AC2_STATION_PAUSE11[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE11_AC2_STATION_PAUSE11_ADDR WF_DRR_TOP_AC2_STATION_PAUSE11_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE11_AC2_STATION_PAUSE11_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE11[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE11_AC2_STATION_PAUSE11_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE12 (0x820c8800 + 0x0430)---

    AC2_STATION_PAUSE12[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE12_AC2_STATION_PAUSE12_ADDR WF_DRR_TOP_AC2_STATION_PAUSE12_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE12_AC2_STATION_PAUSE12_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE12[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE12_AC2_STATION_PAUSE12_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE13 (0x820c8800 + 0x0434)---

    AC2_STATION_PAUSE13[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE13_AC2_STATION_PAUSE13_ADDR WF_DRR_TOP_AC2_STATION_PAUSE13_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE13_AC2_STATION_PAUSE13_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE13[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE13_AC2_STATION_PAUSE13_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE14 (0x820c8800 + 0x0438)---

    AC2_STATION_PAUSE14[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE14_AC2_STATION_PAUSE14_ADDR WF_DRR_TOP_AC2_STATION_PAUSE14_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE14_AC2_STATION_PAUSE14_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE14[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE14_AC2_STATION_PAUSE14_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE15 (0x820c8800 + 0x043C)---

    AC2_STATION_PAUSE15[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE15_AC2_STATION_PAUSE15_ADDR WF_DRR_TOP_AC2_STATION_PAUSE15_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE15_AC2_STATION_PAUSE15_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE15[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE15_AC2_STATION_PAUSE15_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE16 (0x820c8800 + 0x0440)---

    AC2_STATION_PAUSE16[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE16_AC2_STATION_PAUSE16_ADDR WF_DRR_TOP_AC2_STATION_PAUSE16_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE16_AC2_STATION_PAUSE16_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE16[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE16_AC2_STATION_PAUSE16_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE17 (0x820c8800 + 0x0444)---

    AC2_STATION_PAUSE17[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE17_AC2_STATION_PAUSE17_ADDR WF_DRR_TOP_AC2_STATION_PAUSE17_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE17_AC2_STATION_PAUSE17_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE17[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE17_AC2_STATION_PAUSE17_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE18 (0x820c8800 + 0x0448)---

    AC2_STATION_PAUSE18[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE18_AC2_STATION_PAUSE18_ADDR WF_DRR_TOP_AC2_STATION_PAUSE18_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE18_AC2_STATION_PAUSE18_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE18[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE18_AC2_STATION_PAUSE18_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE19 (0x820c8800 + 0x044C)---

    AC2_STATION_PAUSE19[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE19_AC2_STATION_PAUSE19_ADDR WF_DRR_TOP_AC2_STATION_PAUSE19_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE19_AC2_STATION_PAUSE19_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE19[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE19_AC2_STATION_PAUSE19_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE20 (0x820c8800 + 0x0450)---

    AC2_STATION_PAUSE20[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE20_AC2_STATION_PAUSE20_ADDR WF_DRR_TOP_AC2_STATION_PAUSE20_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE20_AC2_STATION_PAUSE20_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE20[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE20_AC2_STATION_PAUSE20_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE21 (0x820c8800 + 0x0454)---

    AC2_STATION_PAUSE21[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE21_AC2_STATION_PAUSE21_ADDR WF_DRR_TOP_AC2_STATION_PAUSE21_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE21_AC2_STATION_PAUSE21_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE21[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE21_AC2_STATION_PAUSE21_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE22 (0x820c8800 + 0x0458)---

    AC2_STATION_PAUSE22[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE22_AC2_STATION_PAUSE22_ADDR WF_DRR_TOP_AC2_STATION_PAUSE22_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE22_AC2_STATION_PAUSE22_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE22[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE22_AC2_STATION_PAUSE22_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE23 (0x820c8800 + 0x045C)---

    AC2_STATION_PAUSE23[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE23_AC2_STATION_PAUSE23_ADDR WF_DRR_TOP_AC2_STATION_PAUSE23_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE23_AC2_STATION_PAUSE23_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE23[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE23_AC2_STATION_PAUSE23_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE24 (0x820c8800 + 0x0460)---

    AC2_STATION_PAUSE24[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE24_AC2_STATION_PAUSE24_ADDR WF_DRR_TOP_AC2_STATION_PAUSE24_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE24_AC2_STATION_PAUSE24_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE24[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE24_AC2_STATION_PAUSE24_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE25 (0x820c8800 + 0x0464)---

    AC2_STATION_PAUSE25[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE25_AC2_STATION_PAUSE25_ADDR WF_DRR_TOP_AC2_STATION_PAUSE25_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE25_AC2_STATION_PAUSE25_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE25[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE25_AC2_STATION_PAUSE25_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE26 (0x820c8800 + 0x0468)---

    AC2_STATION_PAUSE26[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE26_AC2_STATION_PAUSE26_ADDR WF_DRR_TOP_AC2_STATION_PAUSE26_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE26_AC2_STATION_PAUSE26_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE26[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE26_AC2_STATION_PAUSE26_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE27 (0x820c8800 + 0x046C)---

    AC2_STATION_PAUSE27[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE27_AC2_STATION_PAUSE27_ADDR WF_DRR_TOP_AC2_STATION_PAUSE27_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE27_AC2_STATION_PAUSE27_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE27[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE27_AC2_STATION_PAUSE27_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE28 (0x820c8800 + 0x0470)---

    AC2_STATION_PAUSE28[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE28_AC2_STATION_PAUSE28_ADDR WF_DRR_TOP_AC2_STATION_PAUSE28_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE28_AC2_STATION_PAUSE28_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE28[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE28_AC2_STATION_PAUSE28_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE29 (0x820c8800 + 0x0474)---

    AC2_STATION_PAUSE29[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE29_AC2_STATION_PAUSE29_ADDR WF_DRR_TOP_AC2_STATION_PAUSE29_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE29_AC2_STATION_PAUSE29_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE29[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE29_AC2_STATION_PAUSE29_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE30 (0x820c8800 + 0x0478)---

    AC2_STATION_PAUSE30[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE30_AC2_STATION_PAUSE30_ADDR WF_DRR_TOP_AC2_STATION_PAUSE30_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE30_AC2_STATION_PAUSE30_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE30[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE30_AC2_STATION_PAUSE30_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE31 (0x820c8800 + 0x047C)---

    AC2_STATION_PAUSE31[31..0]   - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE31_AC2_STATION_PAUSE31_ADDR WF_DRR_TOP_AC2_STATION_PAUSE31_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE31_AC2_STATION_PAUSE31_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE31[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE31_AC2_STATION_PAUSE31_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE_EXT_00 (0x820c8800 + 0x0480)---

    AC2_STATION_PAUSE_EXT_00[3..0] - (RW) The same as AC2_STATION_PAUSE00
    AC2_STATION_PAUSE_EXT_00_01[7..4] - (RW) The same as AC2_STATION_PAUSE00
    AC2_STATION_PAUSE_EXT_00_02[15..8] - (RW) The same as AC2_STATION_PAUSE00
    AC2_STATION_PAUSE_EXT_00_03[31..16] - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_AC2_STATION_PAUSE_EXT_00_03_ADDR WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_AC2_STATION_PAUSE_EXT_00_03_MASK 0xFFFF0000                // AC2_STATION_PAUSE_EXT_00_03[31..16]
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_AC2_STATION_PAUSE_EXT_00_03_SHFT 16
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_AC2_STATION_PAUSE_EXT_00_02_ADDR WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_AC2_STATION_PAUSE_EXT_00_02_MASK 0x0000FF00                // AC2_STATION_PAUSE_EXT_00_02[15..8]
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_AC2_STATION_PAUSE_EXT_00_02_SHFT 8
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_AC2_STATION_PAUSE_EXT_00_01_ADDR WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_AC2_STATION_PAUSE_EXT_00_01_MASK 0x000000F0                // AC2_STATION_PAUSE_EXT_00_01[7..4]
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_AC2_STATION_PAUSE_EXT_00_01_SHFT 4
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_AC2_STATION_PAUSE_EXT_00_ADDR WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_AC2_STATION_PAUSE_EXT_00_MASK 0x0000000F                // AC2_STATION_PAUSE_EXT_00[3..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_AC2_STATION_PAUSE_EXT_00_SHFT 0

/* =====================================================================================

  ---AC2_STATION_PAUSE_EXT_01 (0x820c8800 + 0x0484)---

    AC2_STATION_PAUSE_EXT_01[31..0] - (RW) The same as AC2_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_01_AC2_STATION_PAUSE_EXT_01_ADDR WF_DRR_TOP_AC2_STATION_PAUSE_EXT_01_ADDR
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_01_AC2_STATION_PAUSE_EXT_01_MASK 0xFFFFFFFF                // AC2_STATION_PAUSE_EXT_01[31..0]
#define WF_DRR_TOP_AC2_STATION_PAUSE_EXT_01_AC2_STATION_PAUSE_EXT_01_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE00 (0x820c8800 + 0x0500)---

    AC3_STATION_PAUSE00[7..0]    - (RW) Each bit control one STA TX pause function.
                                     SW write one to this CR bits to let HW pause the STA TX.
                                     If wlan_idx > 32, STA_FIELD+0x4*i is pause control for wlan_idx 32*i ~32*(i+1)-1
                                     To reduce the overhead of setting this CR, use STATION_PAUSE_CONTROL to pause/active a STA
    AC3_STATION_PAUSE00_01[15..8] - (RW) The same as AC3_STATION_PAUSE00
    AC3_STATION_PAUSE00_02[31..16] - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE00_AC3_STATION_PAUSE00_02_ADDR WF_DRR_TOP_AC3_STATION_PAUSE00_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE00_AC3_STATION_PAUSE00_02_MASK 0xFFFF0000                // AC3_STATION_PAUSE00_02[31..16]
#define WF_DRR_TOP_AC3_STATION_PAUSE00_AC3_STATION_PAUSE00_02_SHFT 16
#define WF_DRR_TOP_AC3_STATION_PAUSE00_AC3_STATION_PAUSE00_01_ADDR WF_DRR_TOP_AC3_STATION_PAUSE00_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE00_AC3_STATION_PAUSE00_01_MASK 0x0000FF00                // AC3_STATION_PAUSE00_01[15..8]
#define WF_DRR_TOP_AC3_STATION_PAUSE00_AC3_STATION_PAUSE00_01_SHFT 8
#define WF_DRR_TOP_AC3_STATION_PAUSE00_AC3_STATION_PAUSE00_ADDR WF_DRR_TOP_AC3_STATION_PAUSE00_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE00_AC3_STATION_PAUSE00_MASK 0x000000FF                // AC3_STATION_PAUSE00[7..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE00_AC3_STATION_PAUSE00_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE01 (0x820c8800 + 0x0504)---

    AC3_STATION_PAUSE01[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE01_AC3_STATION_PAUSE01_ADDR WF_DRR_TOP_AC3_STATION_PAUSE01_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE01_AC3_STATION_PAUSE01_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE01[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE01_AC3_STATION_PAUSE01_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE02 (0x820c8800 + 0x0508)---

    AC3_STATION_PAUSE02[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE02_AC3_STATION_PAUSE02_ADDR WF_DRR_TOP_AC3_STATION_PAUSE02_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE02_AC3_STATION_PAUSE02_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE02[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE02_AC3_STATION_PAUSE02_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE03 (0x820c8800 + 0x050C)---

    AC3_STATION_PAUSE03[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE03_AC3_STATION_PAUSE03_ADDR WF_DRR_TOP_AC3_STATION_PAUSE03_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE03_AC3_STATION_PAUSE03_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE03[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE03_AC3_STATION_PAUSE03_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE04 (0x820c8800 + 0x0510)---

    AC3_STATION_PAUSE04[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE04_AC3_STATION_PAUSE04_ADDR WF_DRR_TOP_AC3_STATION_PAUSE04_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE04_AC3_STATION_PAUSE04_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE04[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE04_AC3_STATION_PAUSE04_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE05 (0x820c8800 + 0x0514)---

    AC3_STATION_PAUSE05[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE05_AC3_STATION_PAUSE05_ADDR WF_DRR_TOP_AC3_STATION_PAUSE05_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE05_AC3_STATION_PAUSE05_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE05[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE05_AC3_STATION_PAUSE05_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE06 (0x820c8800 + 0x0518)---

    AC3_STATION_PAUSE06[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE06_AC3_STATION_PAUSE06_ADDR WF_DRR_TOP_AC3_STATION_PAUSE06_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE06_AC3_STATION_PAUSE06_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE06[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE06_AC3_STATION_PAUSE06_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE07 (0x820c8800 + 0x051C)---

    AC3_STATION_PAUSE07[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE07_AC3_STATION_PAUSE07_ADDR WF_DRR_TOP_AC3_STATION_PAUSE07_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE07_AC3_STATION_PAUSE07_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE07[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE07_AC3_STATION_PAUSE07_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE08 (0x820c8800 + 0x0520)---

    AC3_STATION_PAUSE08[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE08_AC3_STATION_PAUSE08_ADDR WF_DRR_TOP_AC3_STATION_PAUSE08_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE08_AC3_STATION_PAUSE08_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE08[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE08_AC3_STATION_PAUSE08_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE09 (0x820c8800 + 0x0524)---

    AC3_STATION_PAUSE09[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE09_AC3_STATION_PAUSE09_ADDR WF_DRR_TOP_AC3_STATION_PAUSE09_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE09_AC3_STATION_PAUSE09_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE09[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE09_AC3_STATION_PAUSE09_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE10 (0x820c8800 + 0x0528)---

    AC3_STATION_PAUSE10[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE10_AC3_STATION_PAUSE10_ADDR WF_DRR_TOP_AC3_STATION_PAUSE10_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE10_AC3_STATION_PAUSE10_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE10[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE10_AC3_STATION_PAUSE10_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE11 (0x820c8800 + 0x052C)---

    AC3_STATION_PAUSE11[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE11_AC3_STATION_PAUSE11_ADDR WF_DRR_TOP_AC3_STATION_PAUSE11_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE11_AC3_STATION_PAUSE11_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE11[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE11_AC3_STATION_PAUSE11_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE12 (0x820c8800 + 0x0530)---

    AC3_STATION_PAUSE12[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE12_AC3_STATION_PAUSE12_ADDR WF_DRR_TOP_AC3_STATION_PAUSE12_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE12_AC3_STATION_PAUSE12_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE12[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE12_AC3_STATION_PAUSE12_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE13 (0x820c8800 + 0x0534)---

    AC3_STATION_PAUSE13[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE13_AC3_STATION_PAUSE13_ADDR WF_DRR_TOP_AC3_STATION_PAUSE13_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE13_AC3_STATION_PAUSE13_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE13[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE13_AC3_STATION_PAUSE13_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE14 (0x820c8800 + 0x0538)---

    AC3_STATION_PAUSE14[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE14_AC3_STATION_PAUSE14_ADDR WF_DRR_TOP_AC3_STATION_PAUSE14_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE14_AC3_STATION_PAUSE14_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE14[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE14_AC3_STATION_PAUSE14_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE15 (0x820c8800 + 0x053C)---

    AC3_STATION_PAUSE15[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE15_AC3_STATION_PAUSE15_ADDR WF_DRR_TOP_AC3_STATION_PAUSE15_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE15_AC3_STATION_PAUSE15_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE15[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE15_AC3_STATION_PAUSE15_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE16 (0x820c8800 + 0x0540)---

    AC3_STATION_PAUSE16[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE16_AC3_STATION_PAUSE16_ADDR WF_DRR_TOP_AC3_STATION_PAUSE16_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE16_AC3_STATION_PAUSE16_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE16[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE16_AC3_STATION_PAUSE16_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE17 (0x820c8800 + 0x0544)---

    AC3_STATION_PAUSE17[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE17_AC3_STATION_PAUSE17_ADDR WF_DRR_TOP_AC3_STATION_PAUSE17_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE17_AC3_STATION_PAUSE17_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE17[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE17_AC3_STATION_PAUSE17_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE18 (0x820c8800 + 0x0548)---

    AC3_STATION_PAUSE18[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE18_AC3_STATION_PAUSE18_ADDR WF_DRR_TOP_AC3_STATION_PAUSE18_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE18_AC3_STATION_PAUSE18_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE18[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE18_AC3_STATION_PAUSE18_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE19 (0x820c8800 + 0x054C)---

    AC3_STATION_PAUSE19[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE19_AC3_STATION_PAUSE19_ADDR WF_DRR_TOP_AC3_STATION_PAUSE19_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE19_AC3_STATION_PAUSE19_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE19[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE19_AC3_STATION_PAUSE19_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE20 (0x820c8800 + 0x0550)---

    AC3_STATION_PAUSE20[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE20_AC3_STATION_PAUSE20_ADDR WF_DRR_TOP_AC3_STATION_PAUSE20_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE20_AC3_STATION_PAUSE20_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE20[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE20_AC3_STATION_PAUSE20_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE21 (0x820c8800 + 0x0554)---

    AC3_STATION_PAUSE21[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE21_AC3_STATION_PAUSE21_ADDR WF_DRR_TOP_AC3_STATION_PAUSE21_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE21_AC3_STATION_PAUSE21_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE21[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE21_AC3_STATION_PAUSE21_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE22 (0x820c8800 + 0x0558)---

    AC3_STATION_PAUSE22[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE22_AC3_STATION_PAUSE22_ADDR WF_DRR_TOP_AC3_STATION_PAUSE22_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE22_AC3_STATION_PAUSE22_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE22[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE22_AC3_STATION_PAUSE22_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE23 (0x820c8800 + 0x055C)---

    AC3_STATION_PAUSE23[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE23_AC3_STATION_PAUSE23_ADDR WF_DRR_TOP_AC3_STATION_PAUSE23_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE23_AC3_STATION_PAUSE23_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE23[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE23_AC3_STATION_PAUSE23_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE24 (0x820c8800 + 0x0560)---

    AC3_STATION_PAUSE24[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE24_AC3_STATION_PAUSE24_ADDR WF_DRR_TOP_AC3_STATION_PAUSE24_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE24_AC3_STATION_PAUSE24_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE24[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE24_AC3_STATION_PAUSE24_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE25 (0x820c8800 + 0x0564)---

    AC3_STATION_PAUSE25[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE25_AC3_STATION_PAUSE25_ADDR WF_DRR_TOP_AC3_STATION_PAUSE25_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE25_AC3_STATION_PAUSE25_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE25[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE25_AC3_STATION_PAUSE25_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE26 (0x820c8800 + 0x0568)---

    AC3_STATION_PAUSE26[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE26_AC3_STATION_PAUSE26_ADDR WF_DRR_TOP_AC3_STATION_PAUSE26_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE26_AC3_STATION_PAUSE26_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE26[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE26_AC3_STATION_PAUSE26_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE27 (0x820c8800 + 0x056C)---

    AC3_STATION_PAUSE27[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE27_AC3_STATION_PAUSE27_ADDR WF_DRR_TOP_AC3_STATION_PAUSE27_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE27_AC3_STATION_PAUSE27_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE27[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE27_AC3_STATION_PAUSE27_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE28 (0x820c8800 + 0x0570)---

    AC3_STATION_PAUSE28[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE28_AC3_STATION_PAUSE28_ADDR WF_DRR_TOP_AC3_STATION_PAUSE28_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE28_AC3_STATION_PAUSE28_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE28[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE28_AC3_STATION_PAUSE28_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE29 (0x820c8800 + 0x0574)---

    AC3_STATION_PAUSE29[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE29_AC3_STATION_PAUSE29_ADDR WF_DRR_TOP_AC3_STATION_PAUSE29_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE29_AC3_STATION_PAUSE29_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE29[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE29_AC3_STATION_PAUSE29_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE30 (0x820c8800 + 0x0578)---

    AC3_STATION_PAUSE30[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE30_AC3_STATION_PAUSE30_ADDR WF_DRR_TOP_AC3_STATION_PAUSE30_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE30_AC3_STATION_PAUSE30_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE30[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE30_AC3_STATION_PAUSE30_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE31 (0x820c8800 + 0x057C)---

    AC3_STATION_PAUSE31[31..0]   - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE31_AC3_STATION_PAUSE31_ADDR WF_DRR_TOP_AC3_STATION_PAUSE31_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE31_AC3_STATION_PAUSE31_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE31[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE31_AC3_STATION_PAUSE31_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE_EXT_00 (0x820c8800 + 0x0580)---

    AC3_STATION_PAUSE_EXT_00[3..0] - (RW) The same as AC3_STATION_PAUSE00
    AC3_STATION_PAUSE_EXT_00_01[7..4] - (RW) The same as AC3_STATION_PAUSE00
    AC3_STATION_PAUSE_EXT_00_02[15..8] - (RW) The same as AC3_STATION_PAUSE00
    AC3_STATION_PAUSE_EXT_00_03[31..16] - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_AC3_STATION_PAUSE_EXT_00_03_ADDR WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_AC3_STATION_PAUSE_EXT_00_03_MASK 0xFFFF0000                // AC3_STATION_PAUSE_EXT_00_03[31..16]
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_AC3_STATION_PAUSE_EXT_00_03_SHFT 16
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_AC3_STATION_PAUSE_EXT_00_02_ADDR WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_AC3_STATION_PAUSE_EXT_00_02_MASK 0x0000FF00                // AC3_STATION_PAUSE_EXT_00_02[15..8]
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_AC3_STATION_PAUSE_EXT_00_02_SHFT 8
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_AC3_STATION_PAUSE_EXT_00_01_ADDR WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_AC3_STATION_PAUSE_EXT_00_01_MASK 0x000000F0                // AC3_STATION_PAUSE_EXT_00_01[7..4]
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_AC3_STATION_PAUSE_EXT_00_01_SHFT 4
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_AC3_STATION_PAUSE_EXT_00_ADDR WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_AC3_STATION_PAUSE_EXT_00_MASK 0x0000000F                // AC3_STATION_PAUSE_EXT_00[3..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_AC3_STATION_PAUSE_EXT_00_SHFT 0

/* =====================================================================================

  ---AC3_STATION_PAUSE_EXT_01 (0x820c8800 + 0x0584)---

    AC3_STATION_PAUSE_EXT_01[31..0] - (RW) The same as AC3_STATION_PAUSE00

 =====================================================================================*/
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_01_AC3_STATION_PAUSE_EXT_01_ADDR WF_DRR_TOP_AC3_STATION_PAUSE_EXT_01_ADDR
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_01_AC3_STATION_PAUSE_EXT_01_MASK 0xFFFFFFFF                // AC3_STATION_PAUSE_EXT_01[31..0]
#define WF_DRR_TOP_AC3_STATION_PAUSE_EXT_01_AC3_STATION_PAUSE_EXT_01_SHFT 0

/* =====================================================================================

  ---DEBUG_FSM0 (0x820c8800 + 0x0700)---

    DEBUG_FSM[31..0]             - (RO) Debug FSM

 =====================================================================================*/
#define WF_DRR_TOP_DEBUG_FSM0_DEBUG_FSM_ADDR                   WF_DRR_TOP_DEBUG_FSM0_ADDR
#define WF_DRR_TOP_DEBUG_FSM0_DEBUG_FSM_MASK                   0xFFFFFFFF                // DEBUG_FSM[31..0]
#define WF_DRR_TOP_DEBUG_FSM0_DEBUG_FSM_SHFT                   0

/* =====================================================================================

  ---DEBUG_FSM1 (0x820c8800 + 0x0704)---

    DEBUG_FSM[31..0]             - (RO) Debug FSM

 =====================================================================================*/
#define WF_DRR_TOP_DEBUG_FSM1_DEBUG_FSM_ADDR                   WF_DRR_TOP_DEBUG_FSM1_ADDR
#define WF_DRR_TOP_DEBUG_FSM1_DEBUG_FSM_MASK                   0xFFFFFFFF                // DEBUG_FSM[31..0]
#define WF_DRR_TOP_DEBUG_FSM1_DEBUG_FSM_SHFT                   0

/* =====================================================================================

  ---DEBUG_FSM2 (0x820c8800 + 0x0708)---

    DEBUG_FSM[31..0]             - (RO) Debug FSM

 =====================================================================================*/
#define WF_DRR_TOP_DEBUG_FSM2_DEBUG_FSM_ADDR                   WF_DRR_TOP_DEBUG_FSM2_ADDR
#define WF_DRR_TOP_DEBUG_FSM2_DEBUG_FSM_MASK                   0xFFFFFFFF                // DEBUG_FSM[31..0]
#define WF_DRR_TOP_DEBUG_FSM2_DEBUG_FSM_SHFT                   0

/* =====================================================================================

  ---DEBUG_FSM3 (0x820c8800 + 0x070C)---

    DEBUG_FSM[31..0]             - (RO) Debug FSM

 =====================================================================================*/
#define WF_DRR_TOP_DEBUG_FSM3_DEBUG_FSM_ADDR                   WF_DRR_TOP_DEBUG_FSM3_ADDR
#define WF_DRR_TOP_DEBUG_FSM3_DEBUG_FSM_MASK                   0xFFFFFFFF                // DEBUG_FSM[31..0]
#define WF_DRR_TOP_DEBUG_FSM3_DEBUG_FSM_SHFT                   0

/* =====================================================================================

  ---DEBUG_FSM4 (0x820c8800 + 0x0710)---

    DEBUG_FSM[31..0]             - (RO) Debug FSM

 =====================================================================================*/
#define WF_DRR_TOP_DEBUG_FSM4_DEBUG_FSM_ADDR                   WF_DRR_TOP_DEBUG_FSM4_ADDR
#define WF_DRR_TOP_DEBUG_FSM4_DEBUG_FSM_MASK                   0xFFFFFFFF                // DEBUG_FSM[31..0]
#define WF_DRR_TOP_DEBUG_FSM4_DEBUG_FSM_SHFT                   0

/* =====================================================================================

  ---DRR_TABLE_TX_START (0x820c8800 + 0x07D0)---

    DRR_TABLE_TX_START[31..0]    - (RO)  xxx 

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_TX_START_DRR_TABLE_TX_START_ADDR  WF_DRR_TOP_DRR_TABLE_TX_START_ADDR
#define WF_DRR_TOP_DRR_TABLE_TX_START_DRR_TABLE_TX_START_MASK  0xFFFFFFFF                // DRR_TABLE_TX_START[31..0]
#define WF_DRR_TOP_DRR_TABLE_TX_START_DRR_TABLE_TX_START_SHFT  0

/* =====================================================================================

  ---DRR_TABLE_RX_START (0x820c8800 + 0x07D4)---

    DRR_TABLE_RX_START[31..0]    - (RO)  xxx 

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_RX_START_DRR_TABLE_RX_START_ADDR  WF_DRR_TOP_DRR_TABLE_RX_START_ADDR
#define WF_DRR_TOP_DRR_TABLE_RX_START_DRR_TABLE_RX_START_MASK  0xFFFFFFFF                // DRR_TABLE_RX_START[31..0]
#define WF_DRR_TOP_DRR_TABLE_RX_START_DRR_TABLE_RX_START_SHFT  0

/* =====================================================================================

  ---DRR_TABLE_TXED_START (0x820c8800 + 0x07D8)---

    DRR_TABLE_TXED_START[31..0]  - (RO)  xxx 

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_TXED_START_DRR_TABLE_TXED_START_ADDR WF_DRR_TOP_DRR_TABLE_TXED_START_ADDR
#define WF_DRR_TOP_DRR_TABLE_TXED_START_DRR_TABLE_TXED_START_MASK 0xFFFFFFFF                // DRR_TABLE_TXED_START[31..0]
#define WF_DRR_TOP_DRR_TABLE_TXED_START_DRR_TABLE_TXED_START_SHFT 0

/* =====================================================================================

  ---DRR_TABLE_TX_EE_START (0x820c8800 + 0x07DC)---

    DRR_TABLE_TX_EE_START[31..0] - (RO)  xxx 

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_TX_EE_START_DRR_TABLE_TX_EE_START_ADDR WF_DRR_TOP_DRR_TABLE_TX_EE_START_ADDR
#define WF_DRR_TOP_DRR_TABLE_TX_EE_START_DRR_TABLE_TX_EE_START_MASK 0xFFFFFFFF                // DRR_TABLE_TX_EE_START[31..0]
#define WF_DRR_TOP_DRR_TABLE_TX_EE_START_DRR_TABLE_TX_EE_START_SHFT 0

/* =====================================================================================

  ---DRR_TABLE_RX_EE_START (0x820c8800 + 0x07E0)---

    DRR_TABLE_RX_EE_START[31..0] - (RO)  xxx 

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_RX_EE_START_DRR_TABLE_RX_EE_START_ADDR WF_DRR_TOP_DRR_TABLE_RX_EE_START_ADDR
#define WF_DRR_TOP_DRR_TABLE_RX_EE_START_DRR_TABLE_RX_EE_START_MASK 0xFFFFFFFF                // DRR_TABLE_RX_EE_START[31..0]
#define WF_DRR_TOP_DRR_TABLE_RX_EE_START_DRR_TABLE_RX_EE_START_SHFT 0

/* =====================================================================================

  ---DRR_TABLE_BSS_START (0x820c8800 + 0x07E4)---

    DRR_TABLE_BSS_START[31..0]   - (RO)  xxx 

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_BSS_START_DRR_TABLE_BSS_START_ADDR WF_DRR_TOP_DRR_TABLE_BSS_START_ADDR
#define WF_DRR_TOP_DRR_TABLE_BSS_START_DRR_TABLE_BSS_START_MASK 0xFFFFFFFF                // DRR_TABLE_BSS_START[31..0]
#define WF_DRR_TOP_DRR_TABLE_BSS_START_DRR_TABLE_BSS_START_SHFT 0

/* =====================================================================================

  ---DRR_TABLE_BWCG_START (0x820c8800 + 0x07E8)---

    DRR_TABLE_BWCG_START[31..0]  - (RO)  xxx 

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_BWCG_START_DRR_TABLE_BWCG_START_ADDR WF_DRR_TOP_DRR_TABLE_BWCG_START_ADDR
#define WF_DRR_TOP_DRR_TABLE_BWCG_START_DRR_TABLE_BWCG_START_MASK 0xFFFFFFFF                // DRR_TABLE_BWCG_START[31..0]
#define WF_DRR_TOP_DRR_TABLE_BWCG_START_DRR_TABLE_BWCG_START_SHFT 0

/* =====================================================================================

  ---DRR_TABLE_STA_SETTING_START (0x820c8800 + 0x07EC)---

    DRR_TABLE_STA_SETTING_START[31..0] - (RO)  xxx 

 =====================================================================================*/
#define WF_DRR_TOP_DRR_TABLE_STA_SETTING_START_DRR_TABLE_STA_SETTING_START_ADDR WF_DRR_TOP_DRR_TABLE_STA_SETTING_START_ADDR
#define WF_DRR_TOP_DRR_TABLE_STA_SETTING_START_DRR_TABLE_STA_SETTING_START_MASK 0xFFFFFFFF                // DRR_TABLE_STA_SETTING_START[31..0]
#define WF_DRR_TOP_DRR_TABLE_STA_SETTING_START_DRR_TABLE_STA_SETTING_START_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __WF_DRR_TOP_REGS_H__
