
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
Ö
+Loading parts and site information from %s
36*device2A
-/opt/Xilinx/Vivado/2013.3/data/parts/arch.xml2default:defaultZ21-36
í
!Parsing RTL primitives file [%s]
14*netlist2W
C/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
õ
*Finished parsing RTL primitives file [%s]
11*netlist2W
C/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
∞
Loaded user repository '%s'.
1135*coregen2u
a/home/agilehw/Documents/AgileCodevProject/documentation/AVNET_ZED_HDMI/2013_3/avnet_zed_hdmi_core2default:defaultZ19-1700
r
Loaded Vivado repository '%s'.
1332*coregen25
!/opt/Xilinx/Vivado/2013.3/data/ip2default:defaultZ19-2313
¯
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
add_files: 2default:default2
00:00:102default:default2
00:00:112default:default2
500.2772default:default2
40.3522default:defaultZ17-268
v
Command: %s
53*	vivadotcl2N
:synth_design -top MainDesign_wrapper -part xc7z020clg484-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ï
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-347
Ö
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-349
ú
%s*synth2å
xStarting RTL Elaboration : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 536.277 ; gain = 138.918
2default:default
Æ
*function %s does not always return a value2048*oasys2 
gpo_bit_used2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/iic_pkg.vhd2default:default2
2082default:default8@Z8-2048
ı
synthesizing module '%s'638*oasys2&
MainDesign_wrapper2default:default2
i/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign_wrapper.v2default:default2
32default:default8@Z8-638
Â
synthesizing module '%s'638*oasys2

MainDesign2default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
42default:default8@Z8-638
∑
synthesizing module '%s'638*oasys2
GND2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
24042default:default8@Z8-638
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2
GND2default:default2
12default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
24042default:default8@Z8-256
∏
synthesizing module '%s'638*oasys2
VCC2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
271932default:default8@Z8-638
Û
%done synthesizing module '%s' (%s#%s)256*oasys2
VCC2default:default2
22default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
271932default:default8@Z8-256
ñ
synthesizing module '%s'638*oasys2*
MainDesign_clk_wiz_0_02default:default2ö
É/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.v2default:default2
692default:default8@Z8-638
¶
synthesizing module '%s'638*oasys22
MainDesign_clk_wiz_0_0_clk_wiz2default:default2¢
ã/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_clk_wiz.v2default:default2
672default:default8@Z8-638
∏
synthesizing module '%s'638*oasys2
IBUF2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
61592default:default8@Z8-638
Û
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUF2default:default2
32default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
61592default:default8@Z8-256
ø
synthesizing module '%s'638*oasys2

MMCME2_ADV2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
111432default:default8@Z8-638
˙
%done synthesizing module '%s' (%s#%s)256*oasys2

MMCME2_ADV2default:default2
42default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
111432default:default8@Z8-256
∑
synthesizing module '%s'638*oasys2
BUFG2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
4342default:default8@Z8-638
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2default:default2
52default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
4342default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys22
MainDesign_clk_wiz_0_0_clk_wiz2default:default2
62default:default2
12default:default2¢
ã/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_clk_wiz.v2default:default2
672default:default8@Z8-256
—
%done synthesizing module '%s' (%s#%s)256*oasys2*
MainDesign_clk_wiz_0_02default:default2
72default:default2
12default:default2ö
É/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.v2default:default2
692default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2/
MainDesign_proc_sys_reset_02default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/synth/MainDesign_proc_sys_reset_0.vhd2default:default2
712default:default8@Z8-638
„
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2"
proc_sys_reset2default:default2∏
£/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1402default:default2
U02default:default2"
proc_sys_reset2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/synth/MainDesign_proc_sys_reset_0.vhd2default:default2
1172default:default8@Z8-3491
Ø
synthesizing module '%s'638*oasys2"
proc_sys_reset2default:default2∫
£/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-638
ô
synthesizing module '%s'638*oasys2
lpf2default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-638
Ô
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRL162default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
265002default:default2
	POR_SRL_I2default:default2
SRL162default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd2default:default2
1882default:default8@Z8-3491
∫
synthesizing module '%s'638*oasys2
SRL162default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
265002default:default8@Z8-638
ı
%done synthesizing module '%s' (%s#%s)256*oasys2
SRL162default:default2
82default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
265002default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys2
lpf2default:default2
92default:default2
12default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-256
£
synthesizing module '%s'638*oasys2
sequence2default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-638
µ
synthesizing module '%s'638*oasys2/
proc_sys_reset_v5_0_upcnt_n2default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-638
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2/
proc_sys_reset_v5_0_upcnt_n2default:default2
102default:default2
12default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-256
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2
sequence2default:default2
112default:default2
12default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2"
proc_sys_reset2default:default2
122default:default2
12default:default2∫
£/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys2/
MainDesign_proc_sys_reset_02default:default2
132default:default2
12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/synth/MainDesign_proc_sys_reset_0.vhd2default:default2
712default:default8@Z8-256
˙
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2"
proc_sys_reset2default:default2/
MainDesign_proc_sys_reset_02default:default2
102default:default2
72default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
2382default:default8@Z8-350
Ω
synthesizing module '%s'638*oasys25
!MainDesign_processing_system7_0_02default:default2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/synth/MainDesign_processing_system7_0_0.v2default:default2
572default:default8@Z8-638
÷
synthesizing module '%s'638*oasys2>
*processing_system7_v5_3_processing_system72default:default2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
1532default:default8@Z8-638
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21712default:default8@Z8-4446
∏
synthesizing module '%s'638*oasys2
BIBUF2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
2692default:default8@Z8-638
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
BIBUF2default:default2
142default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
2692default:default8@Z8-256
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21722default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21732default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21742default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21752default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21762default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21772default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21782default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21792default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21802default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21812default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21822default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21832default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21842default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21952default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21952default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21952default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
«
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44462default:default2
1002default:defaultZ17-14
∏
synthesizing module '%s'638*oasys2
PS72default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
193392default:default8@Z8-638
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
PS72default:default2
152default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
193392default:default8@Z8-256
í
%done synthesizing module '%s' (%s#%s)256*oasys2>
*processing_system7_v5_3_processing_system72default:default2
162default:default2
12default:default2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
1532default:default8@Z8-256
¬
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
inst2default:default2>
*processing_system7_v5_3_processing_system72default:default2
6732default:default2
6602default:default2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/synth/MainDesign_processing_system7_0_0.v2default:default2
4532default:default8@Z8-350
˘
%done synthesizing module '%s' (%s#%s)256*oasys25
!MainDesign_processing_system7_0_02default:default2
172default:default2
12default:default2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/synth/MainDesign_processing_system7_0_0.v2default:default2
572default:default8@Z8-256
â
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2(
processing_system7_02default:default25
!MainDesign_processing_system7_0_02default:default2
1192default:default2
1042default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
2462default:default8@Z8-350
â
synthesizing module '%s'638*oasys2@
,MainDesign_processing_system7_0_axi_periph_02default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
7082default:default8@Z8-638
ı
synthesizing module '%s'638*oasys2+
m00_couplers_imp_VG7ZLK2default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
13902default:default8@Z8-638
±
%done synthesizing module '%s' (%s#%s)256*oasys2+
m00_couplers_imp_VG7ZLK2default:default2
182default:default2
12default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
13902default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2,
m01_couplers_imp_180AW1Y2default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
15222default:default8@Z8-638
≤
%done synthesizing module '%s' (%s#%s)256*oasys2,
m01_couplers_imp_180AW1Y2default:default2
192default:default2
12default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
15222default:default8@Z8-256
ı
synthesizing module '%s'638*oasys2+
m02_couplers_imp_WNEIF92default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
16542default:default8@Z8-638
±
%done synthesizing module '%s' (%s#%s)256*oasys2+
m02_couplers_imp_WNEIF92default:default2
202default:default2
12default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
16542default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2,
s00_couplers_imp_156Q4UY2default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
17792default:default8@Z8-638
ñ
synthesizing module '%s'638*oasys2(
MainDesign_auto_pc_92default:default2ú
Ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/synth/MainDesign_auto_pc_9.v2default:default2
572default:default8@Z8-638
Ù
synthesizing module '%s'638*oasys2F
2axi_protocol_converter_v2_1_axi_protocol_converter2default:default2‹
≈/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-638
Œ
synthesizing module '%s'638*oasys23
axi_protocol_converter_v2_1_b2s2default:default2…
≤/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v2default:default2
392default:default8@Z8-638
›
synthesizing module '%s'638*oasys2>
*axi_register_slice_v2_1_axi_register_slice2default:default2Õ
∂/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
Õ
synthesizing module '%s'638*oasys26
"axi_infrastructure_v1_1_axi2vector2default:default2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638
â
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_infrastructure_v1_1_axi2vector2default:default2
212default:default2
12default:default2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
ﬂ
synthesizing module '%s'638*oasys2?
+axi_register_slice_v2_1_axic_register_slice2default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_register_slice_v2_1_axic_register_slice2default:default2
222default:default2
12default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized02default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
´
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized02default:default2
222default:default2
12default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized12default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
´
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized12default:default2
222default:default2
12default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized22default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
´
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized22default:default2
222default:default2
12default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Õ
synthesizing module '%s'638*oasys26
"axi_infrastructure_v1_1_vector2axi2default:default2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638
â
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_infrastructure_v1_1_vector2axi2default:default2
232default:default2
12default:default2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_register_slice_v2_1_axi_register_slice2default:default2
242default:default2
12default:default2Õ
∂/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
„
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_aw_channel2default:default2‘
Ω/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v2default:default2
52default:default8@Z8-638
Ï
synthesizing module '%s'638*oasys2B
.axi_protocol_converter_v2_1_b2s_cmd_translator2default:default2ÿ
¡/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v2default:default2
172default:default8@Z8-638
‡
synthesizing module '%s'638*oasys2<
(axi_protocol_converter_v2_1_b2s_incr_cmd2default:default2“
ª/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v2default:default2
112default:default8@Z8-638
ú
%done synthesizing module '%s' (%s#%s)256*oasys2<
(axi_protocol_converter_v2_1_b2s_incr_cmd2default:default2
252default:default2
12default:default2“
ª/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v2default:default2
112default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2<
(axi_protocol_converter_v2_1_b2s_wrap_cmd2default:default2“
ª/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v2default:default2
112default:default8@Z8-638
ú
%done synthesizing module '%s' (%s#%s)256*oasys2<
(axi_protocol_converter_v2_1_b2s_wrap_cmd2default:default2
262default:default2
12default:default2“
ª/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v2default:default2
112default:default8@Z8-256
®
%done synthesizing module '%s' (%s#%s)256*oasys2B
.axi_protocol_converter_v2_1_b2s_cmd_translator2default:default2
272default:default2
12default:default2ÿ
¡/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v2default:default2
172default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_wr_cmd_fsm2default:default2‘
Ω/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
102default:default8@Z8-638
ß
default block is never used226*oasys2‘
Ω/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
642default:default8@Z8-226
†
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_wr_cmd_fsm2default:default2
282default:default2
12default:default2‘
Ω/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
102default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_aw_channel2default:default2
292default:default2
12default:default2‘
Ω/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v2default:default2
52default:default8@Z8-256
‚
synthesizing module '%s'638*oasys2=
)axi_protocol_converter_v2_1_b2s_b_channel2default:default2”
º/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v2default:default2
102default:default8@Z8-638
Â
synthesizing module '%s'638*oasys2?
+axi_protocol_converter_v2_1_b2s_simple_fifo2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
°
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_protocol_converter_v2_1_b2s_simple_fifo2default:default2
302default:default2
12default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
ı
synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized02default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
±
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized02default:default2
302default:default2
12default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2=
)axi_protocol_converter_v2_1_b2s_b_channel2default:default2
312default:default2
12default:default2”
º/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v2default:default2
102default:default8@Z8-256
„
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_ar_channel2default:default2‘
Ω/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v2default:default2
52default:default8@Z8-638
‰
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_rd_cmd_fsm2default:default2‘
Ω/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
102default:default8@Z8-638
ß
default block is never used226*oasys2‘
Ω/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
722default:default8@Z8-226
†
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_rd_cmd_fsm2default:default2
322default:default2
12default:default2‘
Ω/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
102default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_ar_channel2default:default2
332default:default2
12default:default2‘
Ω/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v2default:default2
52default:default8@Z8-256
‚
synthesizing module '%s'638*oasys2=
)axi_protocol_converter_v2_1_b2s_r_channel2default:default2”
º/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v2default:default2
212default:default8@Z8-638
ı
synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized12default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
±
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized12default:default2
332default:default2
12default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
ı
synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized22default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
±
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized22default:default2
332default:default2
12default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2=
)axi_protocol_converter_v2_1_b2s_r_channel2default:default2
342default:default2
12default:default2”
º/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v2default:default2
212default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized02default:default2Õ
∂/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
›
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized02default:default2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638
ô
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized02default:default2
342default:default2
12default:default2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized32default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
´
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized32default:default2
342default:default2
12default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized42default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
´
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized42default:default2
342default:default2
12default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized52default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
´
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized52default:default2
342default:default2
12default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized62default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
´
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized62default:default2
342default:default2
12default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
›
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized02default:default2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638
ô
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized02default:default2
342default:default2
12default:default2≈
Æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized02default:default2
342default:default2
12default:default2Õ
∂/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
ä
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_protocol_converter_v2_1_b2s2default:default2
352default:default2
12default:default2…
≤/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v2default:default2
392default:default8@Z8-256
∞
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_protocol_converter_v2_1_axi_protocol_converter2default:default2
362default:default2
12default:default2‹
≈/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-256
“
%done synthesizing module '%s' (%s#%s)256*oasys2(
MainDesign_auto_pc_92default:default2
372default:default2
12default:default2ú
Ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/synth/MainDesign_auto_pc_9.v2default:default2
572default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2,
s00_couplers_imp_156Q4UY2default:default2
382default:default2
12default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
17792default:default8@Z8-256
å
synthesizing module '%s'638*oasys2%
MainDesign_xbar_22default:default2ï
/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/synth/MainDesign_xbar_2.v2default:default2
572default:default8@Z8-638
ø
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_axi_crossbar2default:default2ª
§/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v2default:default2
542default:default8@Z8-638
¡
synthesizing module '%s'638*oasys23
axi_crossbar_v2_1_crossbar_sasd2default:default2º
•/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v2default:default2
792default:default8@Z8-638
…
synthesizing module '%s'638*oasys27
#axi_crossbar_v2_1_addr_arbiter_sasd2default:default2¿
©/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v2default:default2
652default:default8@Z8-638
Ö
%done synthesizing module '%s' (%s#%s)256*oasys27
#axi_crossbar_v2_1_addr_arbiter_sasd2default:default2
392default:default2
12default:default2¿
©/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v2default:default2
652default:default8@Z8-256
ø
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_addr_decoder2default:default2ª
§/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v2default:default2
692default:default8@Z8-638
€
synthesizing module '%s'638*oasys2=
)generic_baseblocks_v2_1_comparator_static2default:default2Ã
µ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
À
synthesizing module '%s'638*oasys25
!generic_baseblocks_v2_1_carry_and2default:default2ƒ
≠/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v2default:default2
622default:default8@Z8-638
á
%done synthesizing module '%s' (%s#%s)256*oasys25
!generic_baseblocks_v2_1_carry_and2default:default2
402default:default2
12default:default2ƒ
≠/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v2default:default2
622default:default8@Z8-256
ó
%done synthesizing module '%s' (%s#%s)256*oasys2=
)generic_baseblocks_v2_1_comparator_static2default:default2
412default:default2
12default:default2Ã
µ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
Î
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized02default:default2Ã
µ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
ß
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized02default:default2
412default:default2
12default:default2Ã
µ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
Î
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized12default:default2Ã
µ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
ß
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized12default:default2
412default:default2
12default:default2Ã
µ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
˚
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_addr_decoder2default:default2
422default:default2
12default:default2ª
§/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v2default:default2
692default:default8@Z8-256
∑
synthesizing module '%s'638*oasys2.
axi_crossbar_v2_1_splitter2default:default2∑
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-638
Û
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_crossbar_v2_1_splitter2default:default2
432default:default2
12default:default2∑
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-256
«
synthesizing module '%s'638*oasys2>
*axi_crossbar_v2_1_splitter__parameterized02default:default2∑
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-638
É
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_crossbar_v2_1_splitter__parameterized02default:default2
432default:default2
12default:default2∑
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-256
«
synthesizing module '%s'638*oasys23
generic_baseblocks_v2_1_mux_enc2default:default2¬
´/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
É
%done synthesizing module '%s' (%s#%s)256*oasys23
generic_baseblocks_v2_1_mux_enc2default:default2
442default:default2
12default:default2¬
´/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
◊
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized02default:default2¬
´/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized02default:default2
442default:default2
12default:default2¬
´/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
◊
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized12default:default2¬
´/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized12default:default2
442default:default2
12default:default2¬
´/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized72default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
´
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized72default:default2
442default:default2
12default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
◊
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized22default:default2¬
´/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized22default:default2
442default:default2
12default:default2¬
´/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
ø
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_decerr_slave2default:default2ª
§/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
642default:default8@Z8-638
˚
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_decerr_slave2default:default2
452default:default2
12default:default2ª
§/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
642default:default8@Z8-256
˝
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_crossbar_v2_1_crossbar_sasd2default:default2
462default:default2
12default:default2º
•/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v2default:default2
792default:default8@Z8-256
˚
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_axi_crossbar2default:default2
472default:default2
12default:default2ª
§/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v2default:default2
542default:default8@Z8-256
»
%done synthesizing module '%s' (%s#%s)256*oasys2%
MainDesign_xbar_22default:default2
482default:default2
12default:default2ï
/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/synth/MainDesign_xbar_2.v2default:default2
572default:default8@Z8-256
˜
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
82default:default2
m_axi_wstrb2default:default2
122default:default2%
MainDesign_xbar_22default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
13672default:default8@Z8-689
Ë
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
xbar2default:default2%
MainDesign_xbar_22default:default2
402default:default2
382default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
13492default:default8@Z8-350
≈
%done synthesizing module '%s' (%s#%s)256*oasys2@
,MainDesign_processing_system7_0_axi_periph_02default:default2
492default:default2
12default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
7082default:default8@Z8-256
˙
synthesizing module '%s'638*oasys20
zed_hdmi_display_imp_1J8Q7B12default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
22502default:default8@Z8-638
˙
synthesizing module '%s'638*oasys21
MainDesign_axi_mem_intercon_12default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
5382default:default8@Z8-638
ˆ
synthesizing module '%s'638*oasys2,
s00_couplers_imp_1NO65A22default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
20842default:default8@Z8-638
ô
synthesizing module '%s'638*oasys2)
MainDesign_auto_pc_102default:default2û
á/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_10/synth/MainDesign_auto_pc_10.v2default:default2
572default:default8@Z8-638
Ñ
synthesizing module '%s'638*oasys2V
Baxi_protocol_converter_v2_1_axi_protocol_converter__parameterized02default:default2‹
≈/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-638
⁄
synthesizing module '%s'638*oasys29
%axi_protocol_converter_v2_1_axi3_conv2default:default2œ
∏/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v2default:default2
692default:default8@Z8-638
ﬁ
synthesizing module '%s'638*oasys2;
'axi_protocol_converter_v2_1_a_axi3_conv2default:default2—
∫/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v2default:default2
622default:default8@Z8-638
º
synthesizing module '%s'638*oasys20
axi_data_fifo_v2_1_axic_fifo2default:default2∫
£/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v2default:default2
642default:default8@Z8-638
∫
synthesizing module '%s'638*oasys2/
axi_data_fifo_v2_1_fifo_gen2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
602default:default8@Z8-638
™
synthesizing module '%s'638*oasys2(
fifo_generator_v11_02default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6492default:default8@Z8-638
∂
synthesizing module '%s'638*oasys2.
fifo_generator_v11_0_synth2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6672default:default8@Z8-638
¶
synthesizing module '%s'638*oasys2&
fifo_generator_top2default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2692default:default8@Z8-638
∂
synthesizing module '%s'638*oasys2*
fifo_generator_ramfifo2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3062default:default8@Z8-638
¨
synthesizing module '%s'638*oasys2%
reset_blk_ramfifo2default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2172default:default8@Z8-638
Œ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2232default:default8@Z8-4472
Œ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2242default:default8@Z8-4472
Œ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2262default:default8@Z8-4472
Œ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2272default:default8@Z8-4472
Œ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2292default:default8@Z8-4472
Œ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2302default:default8@Z8-4472
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2%
reset_blk_ramfifo2default:default2
502default:default2
12default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2172default:default8@Z8-256
õ
synthesizing module '%s'638*oasys2
	input_blk2default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
◊
%done synthesizing module '%s' (%s#%s)256*oasys2
	input_blk2default:default2
512default:default2
12default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
ñ
synthesizing module '%s'638*oasys2
memory2default:default2©
í/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-638
í
synthesizing module '%s'638*oasys2
dmem2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
»
&Detected and applied attribute %s = %s3620*oasys2
	ram_style2default:default2
distributed2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1792default:default8@Z8-4472
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2
dmem2default:default2
522default:default2
12default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
“
%done synthesizing module '%s' (%s#%s)256*oasys2
memory2default:default2
532default:default2
12default:default2©
í/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-256
ö
synthesizing module '%s'638*oasys2
rd_logic2default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2382default:default8@Z8-638
†
synthesizing module '%s'638*oasys2
rd_bin_cntr2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-638
‹
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_bin_cntr2default:default2
542default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2&
rd_status_flags_ss2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
1742default:default8@Z8-638
ò
synthesizing module '%s'638*oasys2
compare2default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-638
‘
%done synthesizing module '%s' (%s#%s)256*oasys2
compare2default:default2
552default:default2
12default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys2&
rd_status_flags_ss2default:default2
562default:default2
12default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
1742default:default8@Z8-256
ò
synthesizing module '%s'638*oasys2
rd_fwft2default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-638
˛
default block is never used226*oasys2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
2552default:default8@Z8-226
˛
default block is never used226*oasys2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
5792default:default8@Z8-226
˛
default block is never used226*oasys2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
6642default:default8@Z8-226
‘
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_fwft2default:default2
572default:default2
12default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_logic2default:default2
582default:default2
12default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2382default:default8@Z8-256
ö
synthesizing module '%s'638*oasys2
wr_logic2default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2302default:default8@Z8-638
†
synthesizing module '%s'638*oasys2
wr_bin_cntr2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd2default:default2
1552default:default8@Z8-638
‹
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_bin_cntr2default:default2
592default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd2default:default2
1552default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2&
wr_status_flags_ss2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
1802default:default8@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2&
wr_status_flags_ss2default:default2
602default:default2
12default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
1802default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_logic2default:default2
612default:default2
12default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2302default:default8@Z8-256
ù
synthesizing module '%s'638*oasys2

output_blk2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2

output_blk2default:default2
622default:default2
12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2*
fifo_generator_ramfifo2default:default2
632default:default2
12default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3062default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2&
fifo_generator_top2default:default2
642default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2692default:default8@Z8-256
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2.
fifo_generator_v11_0_synth2default:default2
652default:default2
12default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6672default:default8@Z8-256
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2(
fifo_generator_v11_02default:default2
662default:default2
12default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6492default:default8@Z8-256
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_data_fifo_v2_1_fifo_gen2default:default2
672default:default2
12default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
602default:default8@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_data_fifo_v2_1_axic_fifo2default:default2
682default:default2
12default:default2∫
£/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v2default:default2
642default:default8@Z8-256
ö
%done synthesizing module '%s' (%s#%s)256*oasys2;
'axi_protocol_converter_v2_1_a_axi3_conv2default:default2
692default:default2
12default:default2—
∫/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v2default:default2
622default:default8@Z8-256
ﬁ
synthesizing module '%s'638*oasys2;
'axi_protocol_converter_v2_1_r_axi3_conv2default:default2—
∫/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v2default:default2
612default:default8@Z8-638
ö
%done synthesizing module '%s' (%s#%s)256*oasys2;
'axi_protocol_converter_v2_1_r_axi3_conv2default:default2
702default:default2
12default:default2—
∫/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v2default:default2
612default:default8@Z8-256
ñ
%done synthesizing module '%s' (%s#%s)256*oasys29
%axi_protocol_converter_v2_1_axi3_conv2default:default2
712default:default2
12default:default2œ
∏/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v2default:default2
692default:default8@Z8-256
¿
%done synthesizing module '%s' (%s#%s)256*oasys2V
Baxi_protocol_converter_v2_1_axi_protocol_converter__parameterized02default:default2
712default:default2
12default:default2‹
≈/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys2)
MainDesign_auto_pc_102default:default2
722default:default2
12default:default2û
á/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_10/synth/MainDesign_auto_pc_10.v2default:default2
572default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2,
s00_couplers_imp_1NO65A22default:default2
732default:default2
12default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
20842default:default8@Z8-256
∂
%done synthesizing module '%s' (%s#%s)256*oasys21
MainDesign_axi_mem_intercon_12default:default2
742default:default2
12default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
5382default:default8@Z8-256
¢
synthesizing module '%s'638*oasys2+
MainDesign_axi_vdma_0_02default:default2§
ç/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/synth/MainDesign_axi_vdma_0_0.vhd2default:default2
1052default:default8@Z8-638
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
axi_vdma2default:default2®
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma.vhd2default:default2
1532default:default2
U02default:default2
axi_vdma2default:default2§
ç/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/synth/MainDesign_axi_vdma_0_0.vhd2default:default2
3212default:default8@Z8-3491
ô
synthesizing module '%s'638*oasys2
axi_vdma2default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma.vhd2default:default2
5912default:default8@Z8-638
Ø
synthesizing module '%s'638*oasys2'
axi_vdma_rst_module2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2592default:default8@Z8-638
œ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2862default:default8@Z8-4472
œ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2872default:default8@Z8-4472
œ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2882default:default8@Z8-4472
œ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2892default:default8@Z8-4472
œ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2902default:default8@Z8-4472
œ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2912default:default8@Z8-4472
œ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2922default:default8@Z8-4472
œ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2932default:default8@Z8-4472
 
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
3672default:default8@Z8-4472
 
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
3682default:default8@Z8-4472
 
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
3702default:default8@Z8-4472
•
synthesizing module '%s'638*oasys2"
axi_vdma_reset2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reset.vhd2default:default2
1972default:default8@Z8-638
õ
synthesizing module '%s'638*oasys2
cdc_sync2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
∆
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1302default:default8@Z8-4472
∆
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1312default:default8@Z8-4472
∆
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1322default:default8@Z8-4472
∆
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1332default:default8@Z8-4472
∆
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1342default:default8@Z8-4472
∆
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1352default:default8@Z8-4472
∆
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1362default:default8@Z8-4472
◊
%done synthesizing module '%s' (%s#%s)256*oasys2
cdc_sync2default:default2
752default:default2
12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
´
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized02default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
∆
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2492default:default8@Z8-4472
∆
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2502default:default8@Z8-4472
∆
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2512default:default8@Z8-4472
∆
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2522default:default8@Z8-4472
∆
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2532default:default8@Z8-4472
∆
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2542default:default8@Z8-4472
Á
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized02default:default2
752default:default2
12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys2"
axi_vdma_reset2default:default2
762default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reset.vhd2default:default2
1972default:default8@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2'
axi_vdma_rst_module2default:default2
772default:default2
12default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd2default:default2
2592default:default8@Z8-256
ß
synthesizing module '%s'638*oasys2#
axi_vdma_reg_if2default:default2±
ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_if.vhd2default:default2
3282default:default8@Z8-638
©
synthesizing module '%s'638*oasys2$
axi_vdma_lite_if2default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_lite_if.vhd2default:default2
2482default:default8@Z8-638
´
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
Á
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized12default:default2
772default:default2
12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_vdma_lite_if2default:default2
782default:default2
12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_lite_if.vhd2default:default2
2482default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2#
axi_vdma_reg_if2default:default2
792default:default2
12default:default2±
ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_if.vhd2default:default2
3282default:default8@Z8-256
ß
synthesizing module '%s'638*oasys2#
axi_vdma_intrpt2default:default2±
ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_intrpt.vhd2default:default2
2562default:default8@Z8-638
„
%done synthesizing module '%s' (%s#%s)256*oasys2#
axi_vdma_intrpt2default:default2
802default:default2
12default:default2±
ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_intrpt.vhd2default:default2
2562default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2'
axi_vdma_reg_module2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_module.vhd2default:default2
3502default:default8@Z8-638
´
synthesizing module '%s'638*oasys2%
axi_vdma_register2default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_register.vhd2default:default2
2942default:default8@Z8-638
Á
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_vdma_register2default:default2
812default:default2
12default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_register.vhd2default:default2
2942default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2&
axi_vdma_regdirect2default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_regdirect.vhd2default:default2
2642default:default8@Z8-638
È
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_vdma_regdirect2default:default2
822default:default2
12default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_regdirect.vhd2default:default2
2642default:default8@Z8-256
©
synthesizing module '%s'638*oasys2$
axi_vdma_reg_mux2default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_mux.vhd2default:default2
2932default:default8@Z8-638
Â
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_vdma_reg_mux2default:default2
832default:default2
12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_mux.vhd2default:default2
2932default:default8@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2'
axi_vdma_reg_module2default:default2
842default:default2
12default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_module.vhd2default:default2
3502default:default8@Z8-256
£
synthesizing module '%s'638*oasys2!
axi_vdma_mngr2default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd2default:default2
4322default:default8@Z8-638
ü
synthesizing module '%s'638*oasys2
axi_vdma_sm2default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sm.vhd2default:default2
2522default:default8@Z8-638
€
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_sm2default:default2
852default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sm.vhd2default:default2
2522default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2&
axi_vdma_cmdsts_if2default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd2default:default2
2622default:default8@Z8-638
È
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_vdma_cmdsts_if2default:default2
862default:default2
12default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd2default:default2
2622default:default8@Z8-256
´
synthesizing module '%s'638*oasys2%
axi_vdma_sts_mngr2default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sts_mngr.vhd2default:default2
1802default:default8@Z8-638
Á
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_vdma_sts_mngr2default:default2
872default:default2
12default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sts_mngr.vhd2default:default2
1802default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2*
axi_vdma_vidreg_module2default:default2∏
°/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vidreg_module.vhd2default:default2
2392default:default8@Z8-638
≠
synthesizing module '%s'638*oasys2&
axi_vdma_vregister2default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vregister.vhd2default:default2
1902default:default8@Z8-638
È
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_vdma_vregister2default:default2
882default:default2
12default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vregister.vhd2default:default2
1902default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2)
axi_vdma_vaddrreg_mux2default:default2∑
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd2default:default2
1752default:default8@Z8-638
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2)
axi_vdma_vaddrreg_mux2default:default2
892default:default2
12default:default2∑
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd2default:default2
1752default:default8@Z8-256
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2*
axi_vdma_vidreg_module2default:default2
902default:default2
12default:default2∏
°/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vidreg_module.vhd2default:default2
2392default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2)
axi_vdma_genlock_mngr2default:default2∑
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd2default:default2
2022default:default8@Z8-638
≠
synthesizing module '%s'638*oasys2&
axi_vdma_greycoder2default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_greycoder.vhd2default:default2
1622default:default8@Z8-638
È
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_vdma_greycoder2default:default2
912default:default2
12default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_greycoder.vhd2default:default2
1622default:default8@Z8-256
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2)
axi_vdma_genlock_mngr2default:default2
922default:default2
12default:default2∑
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd2default:default2
2022default:default8@Z8-256
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_vdma_mngr2default:default2
932default:default2
12default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd2default:default2
4322default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2&
axi_vdma_fsync_gen2default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_fsync_gen.vhd2default:default2
1982default:default8@Z8-638
È
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_vdma_fsync_gen2default:default2
942default:default2
12default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_fsync_gen.vhd2default:default2
1982default:default8@Z8-256
©
synthesizing module '%s'638*oasys2$
axi_vdma_vid_cdc2default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vid_cdc.vhd2default:default2
2072default:default8@Z8-638
Â
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_vdma_vid_cdc2default:default2
952default:default2
12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vid_cdc.vhd2default:default2
2072default:default8@Z8-256
©
synthesizing module '%s'638*oasys2$
axi_vdma_sof_gen2default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sof_gen.vhd2default:default2
1592default:default8@Z8-638
Â
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_vdma_sof_gen2default:default2
962default:default2
12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sof_gen.vhd2default:default2
1592default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2)
axi_vdma_mm2s_linebuf2default:default2∑
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd2default:default2
3042default:default8@Z8-638
µ
synthesizing module '%s'638*oasys2*
axi_vdma_afifo_builtin2default:default2∏
°/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd2default:default2
1112default:default8@Z8-638
Ç
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2(
fifo_generator_v11_02default:default2≠
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
1272default:default2(
fg_builtin_fifo_inst2default:default2(
fifo_generator_v11_02default:default2∏
°/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd2default:default2
4612default:default8@Z8-3491
∫
synthesizing module '%s'638*oasys28
$fifo_generator_v11_0__parameterized12default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6492default:default8@Z8-638
∆
synthesizing module '%s'638*oasys2>
*fifo_generator_v11_0_synth__parameterized02default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6672default:default8@Z8-638
∂
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized02default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2692default:default8@Z8-638
¬
synthesizing module '%s'638*oasys20
fifo_generator_v11_0_builtin2default:default2ø
®/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/fifo_generator_v11_0_builtin.vhd2default:default2
2502default:default8@Z8-638
»
RTL assertion: "%s"63*oasys2=
) DEPTH = 4096 WIDTH = 9 DEEP = 1 WIDE = 52default:default2ø
®/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/fifo_generator_v11_0_builtin.vhd2default:default2
3822default:default8@Z8-63
´
synthesizing module '%s'638*oasys2-
input_blk__parameterized02default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Á
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized02default:default2
962default:default2
12default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
§
synthesizing module '%s'638*oasys2!
reset_builtin2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd2default:default2
1552default:default8@Z8-638
 
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd2default:default2
1632default:default8@Z8-4472
 
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd2default:default2
1642default:default8@Z8-4472
 
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd2default:default2
1672default:default8@Z8-4472
 
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd2default:default2
1682default:default8@Z8-4472
 
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd2default:default2
1692default:default8@Z8-4472
 
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd2default:default2
1702default:default8@Z8-4472
‡
%done synthesizing module '%s' (%s#%s)256*oasys2!
reset_builtin2default:default2
972default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd2default:default2
1552default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2"
builtin_top_v62default:default2±
ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_top_v6.vhd2default:default2
2442default:default8@Z8-638
∞
synthesizing module '%s'638*oasys2'
builtin_extdepth_v62default:default2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd2default:default2
2192default:default8@Z8-638
–
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd2default:default2
3592default:default8@Z8-4472
–
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd2default:default2
3602default:default8@Z8-4472
–
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd2default:default2
3632default:default8@Z8-4472
–
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd2default:default2
3642default:default8@Z8-4472
Æ
RTL assertion: "%s"63*oasys2,
Actual FIFO Depth = 40972default:default2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd2default:default2
4082default:default8@Z8-63
®
synthesizing module '%s'638*oasys2#
builtin_prim_v62default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_prim_v6.vhd2default:default2
1912default:default8@Z8-638
÷
,binding component instance '%s' to cell '%s'113*oasys2
sngfifo36e12default:default2
FIFO36E12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_prim_v6.vhd2default:default2
4712default:default8@Z8-113
‰
%done synthesizing module '%s' (%s#%s)256*oasys2#
builtin_prim_v62default:default2
982default:default2
12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_prim_v6.vhd2default:default2
1912default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2'
builtin_extdepth_v62default:default2
992default:default2
12default:default2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd2default:default2
2192default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2"
builtin_top_v62default:default2
1002default:default2
12default:default2±
ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_top_v6.vhd2default:default2
2442default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2.
output_blk__parameterized02default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized02default:default2
1002default:default2
12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys20
fifo_generator_v11_0_builtin2default:default2
1012default:default2
12default:default2ø
®/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/fifo_generator_v11_0_builtin.vhd2default:default2
2502default:default8@Z8-256
Û
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized02default:default2
1012default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2692default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys2>
*fifo_generator_v11_0_synth__parameterized02default:default2
1012default:default2
12default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6672default:default8@Z8-256
˜
%done synthesizing module '%s' (%s#%s)256*oasys28
$fifo_generator_v11_0__parameterized12default:default2
1012default:default2
12default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6492default:default8@Z8-256
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2*
axi_vdma_afifo_builtin2default:default2
1022default:default2
12default:default2∏
°/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd2default:default2
1112default:default8@Z8-256
´
synthesizing module '%s'638*oasys2%
axi_vdma_skid_buf2default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd2default:default2
1752default:default8@Z8-638
»
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd2default:default2
2002default:default8@Z8-4472
»
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd2default:default2
2012default:default8@Z8-4472
»
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd2default:default2
2042default:default8@Z8-4472
»
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd2default:default2
2052default:default8@Z8-4472
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_vdma_skid_buf2default:default2
1032default:default2
12default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd2default:default2
1752default:default8@Z8-256
´
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized22default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized22default:default2
1032default:default2
12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2)
axi_vdma_mm2s_linebuf2default:default2
1042default:default2
12default:default2∑
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd2default:default2
3042default:default8@Z8-256
®
synthesizing module '%s'638*oasys2!
axi_datamover2default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd2default:default2
5702default:default8@Z8-638
∆
synthesizing module '%s'638*oasys20
axi_datamover_mm2s_full_wrap2default:default2√
¨/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd2default:default2
3602default:default8@Z8-638
¥
synthesizing module '%s'638*oasys2'
axi_datamover_reset2default:default2∫
£/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd2default:default2
1712default:default8@Z8-638
Ü
merging register '%s' into '%s'3619*oasys22
sig_cmd_stat_rst_int_reg_n_reg2default:default2<
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2default:default2∫
£/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd2default:default2
2092default:default8@Z8-4471
˛
merging register '%s' into '%s'3619*oasys2*
sig_mmap_rst_reg_n_reg2default:default2<
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2default:default2∫
£/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd2default:default2
2122default:default8@Z8-4471
Ä
merging register '%s' into '%s'3619*oasys2,
sig_stream_rst_reg_n_reg2default:default2<
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2default:default2∫
£/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd2default:default2
2152default:default8@Z8-4471
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2'
axi_datamover_reset2default:default2
1052default:default2
12default:default2∫
£/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd2default:default2
1712default:default8@Z8-256
æ
synthesizing module '%s'638*oasys2,
axi_datamover_cmd_status2default:default2ø
®/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd2default:default2
1972default:default8@Z8-638
≤
synthesizing module '%s'638*oasys2&
axi_datamover_fifo2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
ü
synthesizing module '%s'638*oasys2

srl_fifo_f2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
ß
synthesizing module '%s'638*oasys2"
srl_fifo_rbu_f2default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
µ
synthesizing module '%s'638*oasys2)
cntr_incr_decr_addn_f2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
1462default:default8@Z8-638
˝
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
116182default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
º
synthesizing module '%s'638*oasys2
MUXCY_L2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
116182default:default8@Z8-638
˘
%done synthesizing module '%s' (%s#%s)256*oasys2
MUXCY_L2default:default2
1062default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
116182default:default8@Z8-256
˜
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
273912default:default2
XORCY_I2default:default2
XORCY2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
∫
synthesizing module '%s'638*oasys2
XORCY2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
273912default:default8@Z8-638
˜
%done synthesizing module '%s' (%s#%s)256*oasys2
XORCY2default:default2
1072default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
273912default:default8@Z8-256

Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
19142default:default2
FDS_I2default:default2
FDS2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
∑
synthesizing module '%s'638*oasys2
FDS2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
19142default:default8@Z8-638
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
FDS2default:default2
1082default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
19142default:default8@Z8-256
˝
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
116182default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
˜
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
273912default:default2
XORCY_I2default:default2
XORCY2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491

Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
19142default:default2
FDS_I2default:default2
FDS2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
˝
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
116182default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
˜
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
273912default:default2
XORCY_I2default:default2
XORCY2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491

Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
19142default:default2
FDS_I2default:default2
FDS2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2)
cntr_incr_decr_addn_f2default:default2
1092default:default2
12default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
1462default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2

dynshreg_f2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
º
synthesizing module '%s'638*oasys2
SRLC16E2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default8@Z8-638
˘
%done synthesizing module '%s' (%s#%s)256*oasys2
SRLC16E2default:default2
1102default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default8@Z8-256
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
‹
%done synthesizing module '%s' (%s#%s)256*oasys2

dynshreg_f2default:default2
1112default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
‰
%done synthesizing module '%s' (%s#%s)256*oasys2"
srl_fifo_rbu_f2default:default2
1122default:default2
12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2

srl_fifo_f2default:default2
1132default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_datamover_fifo2default:default2
1142default:default2
12default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
¬
synthesizing module '%s'638*oasys26
"axi_datamover_fifo__parameterized02default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
Ø
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized02default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
∑
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized02default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
Ø
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized02default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized02default:default2
1142default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
Ù
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized02default:default2
1142default:default2
12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized02default:default2
1142default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_datamover_fifo__parameterized02default:default2
1142default:default2
12default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
˚
%done synthesizing module '%s' (%s#%s)256*oasys2,
axi_datamover_cmd_status2default:default2
1152default:default2
12default:default2ø
®/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd2default:default2
1972default:default8@Z8-256
∆
synthesizing module '%s'638*oasys20
axi_datamover_rd_status_cntl2default:default2√
¨/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd2default:default2
2072default:default8@Z8-638
É
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_datamover_rd_status_cntl2default:default2
1162default:default2
12default:default2√
¨/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd2default:default2
2072default:default8@Z8-256
∞
synthesizing module '%s'638*oasys2%
axi_datamover_pcc2default:default2∏
°/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd2default:default2
3652default:default8@Z8-638
º
synthesizing module '%s'638*oasys2+
axi_datamover_strb_gen22default:default2æ
ß/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2default:default2
1562default:default8@Z8-638
˘
%done synthesizing module '%s' (%s#%s)256*oasys2+
axi_datamover_strb_gen22default:default2
1172default:default2
12default:default2æ
ß/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2default:default2
1562default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2;
'axi_datamover_strb_gen2__parameterized02default:default2æ
ß/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2default:default2
1562default:default8@Z8-638
â
%done synthesizing module '%s' (%s#%s)256*oasys2;
'axi_datamover_strb_gen2__parameterized02default:default2
1172default:default2
12default:default2æ
ß/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2default:default2
1562default:default8@Z8-256
ç
default block is never used226*oasys2∏
°/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd2default:default2
24392default:default8@Z8-226
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_datamover_pcc2default:default2
1182default:default2
12default:default2∏
°/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd2default:default2
3652default:default8@Z8-256
º
synthesizing module '%s'638*oasys2+
axi_datamover_addr_cntl2default:default2æ
ß/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2default:default2
2922default:default8@Z8-638
”
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2æ
ß/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2default:default2
3692default:default8@Z8-4472
”
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2æ
ß/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2default:default2
3752default:default8@Z8-4472
¬
synthesizing module '%s'638*oasys26
"axi_datamover_fifo__parameterized12default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
Ø
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
∑
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
Ø
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
266052default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-34912default:default2
1002default:defaultZ17-14
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized12default:default2
1182default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
Ù
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized12default:default2
1182default:default2
12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized12default:default2
1182default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_datamover_fifo__parameterized12default:default2
1182default:default2
12default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
˘
%done synthesizing module '%s' (%s#%s)256*oasys2+
axi_datamover_addr_cntl2default:default2
1192default:default2
12default:default2æ
ß/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2default:default2
2922default:default8@Z8-256
¿
synthesizing module '%s'638*oasys2-
axi_datamover_rddata_cntl2default:default2¿
©/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd2default:default2
3912default:default8@Z8-638
¥
synthesizing module '%s'638*oasys2'
axi_datamover_rdmux2default:default2∫
£/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd2default:default2
1362default:default8@Z8-638
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2'
axi_datamover_rdmux2default:default2
1202default:default2
12default:default2∫
£/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd2default:default2
1362default:default8@Z8-256
¬
synthesizing module '%s'638*oasys26
"axi_datamover_fifo__parameterized22default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
Ø
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized22default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
∑
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized22default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
Ø
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized22default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized22default:default2
1202default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
Ù
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized22default:default2
1202default:default2
12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized22default:default2
1202default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_datamover_fifo__parameterized22default:default2
1202default:default2
12default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
˝
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_datamover_rddata_cntl2default:default2
1212default:default2
12default:default2¿
©/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd2default:default2
3912default:default8@Z8-256
¥
synthesizing module '%s'638*oasys2'
axi_datamover_rd_sf2default:default2∫
£/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd2default:default2
3072default:default8@Z8-638
¬
synthesizing module '%s'638*oasys26
"axi_datamover_fifo__parameterized32default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-638
Ø
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized32default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
∑
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized32default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
Ø
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized32default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized32default:default2
1212default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
Ù
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized32default:default2
1212default:default2
12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized32default:default2
1212default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_datamover_fifo__parameterized32default:default2
1212default:default2
12default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
1702default:default8@Z8-256
¬
synthesizing module '%s'638*oasys2.
axi_datamover_sfifo_autord2default:default2¡
™/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2default:default2
1582default:default8@Z8-638
£
synthesizing module '%s'638*oasys2 
sync_fifo_fg2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2default:default2
2422default:default8@Z8-638
∫
synthesizing module '%s'638*oasys28
$fifo_generator_v11_0__parameterized32default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6492default:default8@Z8-638
∆
synthesizing module '%s'638*oasys2>
*fifo_generator_v11_0_synth__parameterized12default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6672default:default8@Z8-638
∂
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2692default:default8@Z8-638
∆
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized02default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3062default:default8@Z8-638
º
synthesizing module '%s'638*oasys25
!reset_blk_ramfifo__parameterized02default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2172default:default8@Z8-638
˘
%done synthesizing module '%s' (%s#%s)256*oasys25
!reset_blk_ramfifo__parameterized02default:default2
1212default:default2
12default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2172default:default8@Z8-256
´
synthesizing module '%s'638*oasys2-
input_blk__parameterized12default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized12default:default2
1212default:default2
12default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2*
memory__parameterized02default:default2©
í/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-638
û
synthesizing module '%s'638*oasys2$
blk_mem_gen_v8_02default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd2default:default2
2502default:default8@Z8-638
™
synthesizing module '%s'638*oasys2*
blk_mem_gen_v8_0_synth2default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd2default:default2
3112default:default8@Z8-638
ú
synthesizing module '%s'638*oasys2#
blk_mem_gen_top2default:default2¶
è/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd2default:default2
4312default:default8@Z8-638
§
synthesizing module '%s'638*oasys2'
blk_mem_input_block2default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2'
blk_mem_input_block2default:default2
1222default:default2
12default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2,
blk_mem_gen_generic_cstr2default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd2default:default2
4422default:default8@Z8-638
™
synthesizing module '%s'638*oasys2*
blk_mem_gen_prim_width2default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-638
¥
synthesizing module '%s'638*oasys2/
blk_mem_gen_prim_wrapper_v62default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2default:default2
3852default:default8@Z8-638
Ö
null assignment ignored3449*oasys2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2default:default2
87722default:default8@Z8-3919
œ
,binding component instance '%s' to cell '%s'113*oasys2
ram2default:default2
RAMB18E12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2default:default2
88152default:default8@Z8-113
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2/
blk_mem_gen_prim_wrapper_v62default:default2
1232default:default2
12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2default:default2
3852default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2*
blk_mem_gen_prim_width2default:default2
1242default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-256
∫
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized02default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys2?
+blk_mem_gen_prim_wrapper_v6__parameterized02default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2default:default2
3852default:default8@Z8-638
Ö
null assignment ignored3449*oasys2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2default:default2
93432default:default8@Z8-3919
œ
,binding component instance '%s' to cell '%s'113*oasys2
ram2default:default2
RAMB36E12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2default:default2
94042default:default8@Z8-113
Å
%done synthesizing module '%s' (%s#%s)256*oasys2?
+blk_mem_gen_prim_wrapper_v6__parameterized02default:default2
1242default:default2
12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2default:default2
3852default:default8@Z8-256
˜
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized02default:default2
1242default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2,
blk_mem_gen_generic_cstr2default:default2
1252default:default2
12default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd2default:default2
4422default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2(
blk_mem_output_block2default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-638
„
%done synthesizing module '%s' (%s#%s)256*oasys2(
blk_mem_output_block2default:default2
1262default:default2
12default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-256
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2#
blk_mem_gen_top2default:default2
1272default:default2
12default:default2¶
è/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd2default:default2
4312default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2*
blk_mem_gen_v8_0_synth2default:default2
1282default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd2default:default2
3112default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2$
blk_mem_gen_v8_02default:default2
1292default:default2
12default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd2default:default2
2502default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized02default:default2
1292default:default2
12default:default2©
í/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-256
™
synthesizing module '%s'638*oasys2,
rd_logic__parameterized02default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2382default:default8@Z8-638
∞
synthesizing module '%s'638*oasys2/
rd_bin_cntr__parameterized02default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-638
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2/
rd_bin_cntr__parameterized02default:default2
1292default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-256
æ
synthesizing module '%s'638*oasys26
"rd_status_flags_ss__parameterized02default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
1742default:default8@Z8-638
®
synthesizing module '%s'638*oasys2+
compare__parameterized02default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-638
Â
%done synthesizing module '%s' (%s#%s)256*oasys2+
compare__parameterized02default:default2
1292default:default2
12default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-256
‹
merging register '%s' into '%s'3619*oasys2&
ram_empty_fb_i_reg2default:default2#
ram_empty_i_reg2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
2612default:default8@Z8-4471
˚
%done synthesizing module '%s' (%s#%s)256*oasys26
"rd_status_flags_ss__parameterized02default:default2
1292default:default2
12default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
1742default:default8@Z8-256
î
synthesizing module '%s'638*oasys2
dc_ss2default:default2®
ë/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/dc_ss.vhd2default:default2
1442default:default8@Z8-638
ú
synthesizing module '%s'638*oasys2
	updn_cntr2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/updn_cntr.vhd2default:default2
1482default:default8@Z8-638
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2
	updn_cntr2default:default2
1302default:default2
12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/updn_cntr.vhd2default:default2
1482default:default8@Z8-256
—
%done synthesizing module '%s' (%s#%s)256*oasys2
dc_ss2default:default2
1312default:default2
12default:default2®
ë/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/dc_ss.vhd2default:default2
1442default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2(
rd_handshaking_flags2default:default2∑
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_handshaking_flags.vhd2default:default2
1552default:default8@Z8-638
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2(
rd_handshaking_flags2default:default2
1322default:default2
12default:default2∑
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_handshaking_flags.vhd2default:default2
1552default:default8@Z8-256
®
synthesizing module '%s'638*oasys2+
rd_fwft__parameterized02default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-638
˛
default block is never used226*oasys2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
2552default:default8@Z8-226
˛
default block is never used226*oasys2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
5792default:default8@Z8-226
˛
default block is never used226*oasys2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
6642default:default8@Z8-226
—
merging register '%s' into '%s'3619*oasys2%
empty_fwft_fb_reg2default:default2$
empty_fwft_i_reg2default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
4522default:default8@Z8-4471
”
merging register '%s' into '%s'3619*oasys2&
aempty_fwft_fb_reg2default:default2%
aempty_fwft_i_reg2default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
5382default:default8@Z8-4471
Â
%done synthesizing module '%s' (%s#%s)256*oasys2+
rd_fwft__parameterized02default:default2
1322default:default2
12default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2,
rd_logic__parameterized02default:default2
1322default:default2
12default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2382default:default8@Z8-256
™
synthesizing module '%s'638*oasys2,
wr_logic__parameterized02default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2302default:default8@Z8-638
∞
synthesizing module '%s'638*oasys2/
wr_bin_cntr__parameterized02default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd2default:default2
1552default:default8@Z8-638
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2/
wr_bin_cntr__parameterized02default:default2
1322default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd2default:default2
1552default:default8@Z8-256
æ
synthesizing module '%s'638*oasys26
"wr_status_flags_ss__parameterized02default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
1802default:default8@Z8-638
⁄
merging register '%s' into '%s'3619*oasys2%
ram_full_fb_i_reg2default:default2"
ram_full_i_reg2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
2782default:default8@Z8-4471
˚
%done synthesizing module '%s' (%s#%s)256*oasys26
"wr_status_flags_ss__parameterized02default:default2
1322default:default2
12default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
1802default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2(
wr_handshaking_flags2default:default2∑
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_handshaking_flags.vhd2default:default2
1522default:default8@Z8-638
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2(
wr_handshaking_flags2default:default2
1332default:default2
12default:default2∑
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_handshaking_flags.vhd2default:default2
1522default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2,
wr_logic__parameterized02default:default2
1332default:default2
12default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2302default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2.
output_blk__parameterized12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized12default:default2
1332default:default2
12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized02default:default2
1332default:default2
12default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3062default:default8@Z8-256
Û
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized12default:default2
1332default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2692default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys2>
*fifo_generator_v11_0_synth__parameterized12default:default2
1332default:default2
12default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6672default:default8@Z8-256
˜
%done synthesizing module '%s' (%s#%s)256*oasys28
$fifo_generator_v11_0__parameterized32default:default2
1332default:default2
12default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6492default:default8@Z8-256
‡
%done synthesizing module '%s' (%s#%s)256*oasys2 
sync_fifo_fg2default:default2
1342default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2default:default2
2422default:default8@Z8-256
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_datamover_sfifo_autord2default:default2
1352default:default2
12default:default2¡
™/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2default:default2
1582default:default8@Z8-256
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2'
axi_datamover_rd_sf2default:default2
1362default:default2
12default:default2∫
£/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd2default:default2
3072default:default8@Z8-256
∫
synthesizing module '%s'638*oasys2*
axi_datamover_mm2s_dre2default:default2Ω
¶/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd2default:default2
1582default:default8@Z8-638
í
default block is never used226*oasys2Ω
¶/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd2default:default2
19602default:default8@Z8-226
∆
synthesizing module '%s'638*oasys20
axi_datamover_dre_mux2_1_x_n2default:default2√
¨/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd2default:default2
1192default:default8@Z8-638
ó
default block is never used226*oasys2√
¨/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd2default:default2
1352default:default8@Z8-226
É
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_datamover_dre_mux2_1_x_n2default:default2
1372default:default2
12default:default2√
¨/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd2default:default2
1192default:default8@Z8-256
∆
synthesizing module '%s'638*oasys20
axi_datamover_dre_mux4_1_x_n2default:default2√
¨/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd2default:default2
1222default:default8@Z8-638
ó
default block is never used226*oasys2√
¨/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd2default:default2
1382default:default8@Z8-226
É
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_datamover_dre_mux4_1_x_n2default:default2
1382default:default2
12default:default2√
¨/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd2default:default2
1222default:default8@Z8-256
í
default block is never used226*oasys2Ω
¶/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd2default:default2
21892default:default8@Z8-226
í
default block is never used226*oasys2Ω
¶/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd2default:default2
22362default:default8@Z8-226
í
default block is never used226*oasys2Ω
¶/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd2default:default2
22832default:default8@Z8-226
˜
%done synthesizing module '%s' (%s#%s)256*oasys2*
axi_datamover_mm2s_dre2default:default2
1392default:default2
12default:default2Ω
¶/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd2default:default2
1582default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_datamover_mm2s_full_wrap2default:default2
1402default:default2
12default:default2√
¨/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd2default:default2
3602default:default8@Z8-256
∆
synthesizing module '%s'638*oasys20
axi_datamover_s2mm_omit_wrap2default:default2√
¨/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd2default:default2
3202default:default8@Z8-638
É
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_datamover_s2mm_omit_wrap2default:default2
1412default:default2
12default:default2√
¨/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd2default:default2
3202default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_datamover2default:default2
1422default:default2
12default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd2default:default2
5702default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma2default:default2
1432default:default2
12default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma.vhd2default:default2
5912default:default8@Z8-256
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2+
MainDesign_axi_vdma_0_02default:default2
1442default:default2
12default:default2§
ç/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/synth/MainDesign_axi_vdma_0_0.vhd2default:default2
1052default:default8@Z8-256
Ù
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2

axi_vdma_02default:default2+
MainDesign_axi_vdma_0_02default:default2
412default:default2
392default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
25782default:default8@Z8-350
∆
synthesizing module '%s'638*oasys28
$MainDesign_axis_subset_converter_0_02default:default2º
•/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/synth/MainDesign_axis_subset_converter_0_0.v2default:default2
572default:default8@Z8-638
…
synthesizing module '%s'638*oasys2i
Uaxis_subset_converter_v1_1_axis_subset_converter_MainDesign_axis_subset_converter_0_02default:default2é
˜/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_MainDesign_axis_subset_converter_0_0.v2default:default2
702default:default8@Z8-638
›
synthesizing module '%s'638*oasys23
axis_subset_converter_v1_1_core2default:default2ÿ
¡/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v2default:default2
622default:default8@Z8-638
ö
%done synthesizing module '%s' (%s#%s)256*oasys23
axis_subset_converter_v1_1_core2default:default2
1452default:default2
12default:default2ÿ
¡/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v2default:default2
622default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2_
Kaxis_subset_converter_v1_1_tdata_remap_MainDesign_axis_subset_converter_0_02default:default2Ñ
Ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_MainDesign_axis_subset_converter_0_0.v2default:default2
482default:default8@Z8-638
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2_
Kaxis_subset_converter_v1_1_tdata_remap_MainDesign_axis_subset_converter_0_02default:default2
1462default:default2
12default:default2Ñ
Ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_MainDesign_axis_subset_converter_0_0.v2default:default2
482default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2_
Kaxis_subset_converter_v1_1_tuser_remap_MainDesign_axis_subset_converter_0_02default:default2Ñ
Ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_MainDesign_axis_subset_converter_0_0.v2default:default2
482default:default8@Z8-638
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2_
Kaxis_subset_converter_v1_1_tuser_remap_MainDesign_axis_subset_converter_0_02default:default2
1472default:default2
12default:default2Ñ
Ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_MainDesign_axis_subset_converter_0_0.v2default:default2
482default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2i
Uaxis_subset_converter_v1_1_axis_subset_converter_MainDesign_axis_subset_converter_0_02default:default2
1482default:default2
12default:default2é
˜/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_MainDesign_axis_subset_converter_0_0.v2default:default2
702default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys28
$MainDesign_axis_subset_converter_0_02default:default2
1492default:default2
12default:default2º
•/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/synth/MainDesign_axis_subset_converter_0_0.v2default:default2
572default:default8@Z8-256
é
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2+
axis_subset_converter_02default:default28
$MainDesign_axis_subset_converter_0_02default:default2
142default:default2
132default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
26182default:default8@Z8-350
â
synthesizing module '%s'638*oasys2$
MainDesign_gnd_02default:default2ì
}/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_gnd_0/synth/MainDesign_gnd_0.v2default:default2
572default:default8@Z8-638
¸
synthesizing module '%s'638*oasys2

xlconstant2default:default2å
v/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_gnd_0/work/xlconstant.v2default:default2
232default:default8@Z8-638
π
%done synthesizing module '%s' (%s#%s)256*oasys2

xlconstant2default:default2
1502default:default2
12default:default2å
v/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_gnd_0/work/xlconstant.v2default:default2
232default:default8@Z8-256
∆
%done synthesizing module '%s' (%s#%s)256*oasys2$
MainDesign_gnd_02default:default2
1512default:default2
12default:default2ì
}/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_gnd_0/synth/MainDesign_gnd_0.v2default:default2
572default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2/
MainDesign_proc_sys_reset_12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/synth/MainDesign_proc_sys_reset_1.vhd2default:default2
712default:default8@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2/
MainDesign_proc_sys_reset_12default:default2
1522default:default2
12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/synth/MainDesign_proc_sys_reset_1.vhd2default:default2
712default:default8@Z8-256
˚
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2"
proc_sys_reset2default:default2/
MainDesign_proc_sys_reset_12default:default2
102default:default2
72default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
26342default:default8@Z8-350
¥
synthesizing module '%s'638*oasys22
MainDesign_v_axi4s_vid_out_0_02default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/synth/MainDesign_v_axi4s_vid_out_0_0.v2default:default2
572default:default8@Z8-638
ﬂ
synthesizing module '%s'638*oasys2:
&v_axi4s_vid_out_v3_0_axi4s_vid_out_top2default:default2”
º/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v2default:default2
612default:default8@Z8-638
”
synthesizing module '%s'638*oasys24
 v_axi4s_vid_out_v3_0_out_coupler2default:default2Õ
∂/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_coupler.v2default:default2
682default:default8@Z8-638
„
synthesizing module '%s'638*oasys2<
(v_axi4s_vid_out_v3_0_bridge_async_fifo_22default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
672default:default8@Z8-638
Ó
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
972default:default8@Z8-4472
Ó
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
982default:default8@Z8-4472
Ó
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
992default:default8@Z8-4472
Ô
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
1002default:default8@Z8-4472
Ô
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
1182default:default8@Z8-4472
Ô
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
1192default:default8@Z8-4472
Ô
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
1202default:default8@Z8-4472
Ô
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
1212default:default8@Z8-4472
Ô
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
1222default:default8@Z8-4472
Ô
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
1232default:default8@Z8-4472
Ô
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
1242default:default8@Z8-4472
Ô
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
1252default:default8@Z8-4472
Ô
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
1262default:default8@Z8-4472
Ô
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
1272default:default8@Z8-4472
Ô
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
1282default:default8@Z8-4472
Ô
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
1292default:default8@Z8-4472
†
%done synthesizing module '%s' (%s#%s)256*oasys2<
(v_axi4s_vid_out_v3_0_bridge_async_fifo_22default:default2
1532default:default2
12default:default2’
æ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2default:default2
672default:default8@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys24
 v_axi4s_vid_out_v3_0_out_coupler2default:default2
1542default:default2
12default:default2Õ
∂/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_coupler.v2default:default2
682default:default8@Z8-256
Õ
synthesizing module '%s'638*oasys21
v_axi4s_vid_out_v3_0_out_sync2default:default2 
≥/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_sync.v2default:default2
992default:default8@Z8-638
ä
%done synthesizing module '%s' (%s#%s)256*oasys21
v_axi4s_vid_out_v3_0_out_sync2default:default2
1552default:default2
12default:default2 
≥/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_sync.v2default:default2
992default:default8@Z8-256
ﬂ
synthesizing module '%s'638*oasys2:
&v_axi4s_vid_out_v3_0_vid_out_formatter2default:default2”
º/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v2default:default2
642default:default8@Z8-638
ú
%done synthesizing module '%s' (%s#%s)256*oasys2:
&v_axi4s_vid_out_v3_0_vid_out_formatter2default:default2
1562default:default2
12default:default2”
º/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v2default:default2
642default:default8@Z8-256
ú
%done synthesizing module '%s' (%s#%s)256*oasys2:
&v_axi4s_vid_out_v3_0_axi4s_vid_out_top2default:default2
1572default:default2
12default:default2”
º/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v2default:default2
612default:default8@Z8-256
Ò
%done synthesizing module '%s' (%s#%s)256*oasys22
MainDesign_v_axi4s_vid_out_0_02default:default2
1582default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/synth/MainDesign_v_axi4s_vid_out_0_0.v2default:default2
572default:default8@Z8-256
Ç
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2%
v_axi4s_vid_out_02default:default22
MainDesign_v_axi4s_vid_out_0_02default:default2
292default:default2
232default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
26422default:default8@Z8-350
™
synthesizing module '%s'638*oasys2.
MainDesign_v_cresample_0_12default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/synth/MainDesign_v_cresample_0_1.vhd2default:default2
772default:default8@Z8-638
°
synthesizing module '%s'638*oasys2
v_cresample2default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/v_cresample.vhd2default:default2
2562default:default8@Z8-638
ò
synthesizing module '%s'638*oasys2

video_ctrl2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
6572default:default8@Z8-638
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
7612default:default8@Z8-4472
ë
synthesizing module '%s'638*oasys2
hwt2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
1712default:default8@Z8-638
∆
,binding component instance '%s' to cell '%s'113*oasys2
gcsram2default:default2
RAM64X1S2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
2392default:default8@Z8-113
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2
hwt2default:default2
1592default:default2
12default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
1712default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys2

video_ctrl2default:default2
1602default:default2
12default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
6572default:default8@Z8-256
•
synthesizing module '%s'638*oasys2!
cresample_top2default:default2±
ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/cresample_top.vhd2default:default2
2562default:default8@Z8-638
æ
synthesizing module '%s'638*oasys26
"v_cresample_v4_0_axis_input_buffer2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/axis_input_buffer.vhd2default:default2
1522default:default8@Z8-638
≤
synthesizing module '%s'638*oasys2/
v_cresample_v4_0_synch_fifo2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd2default:default2
6972default:default8@Z8-638
Æ
synthesizing module '%s'638*oasys2+
v_cresample_v4_0_dp_ram2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd2default:default2
2082default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2+
v_cresample_v4_0_dp_ram2default:default2
1612default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd2default:default2
2082default:default8@Z8-256
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2/
v_cresample_v4_0_synch_fifo2default:default2
1622default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd2default:default2
6972default:default8@Z8-256
˚
%done synthesizing module '%s' (%s#%s)256*oasys26
"v_cresample_v4_0_axis_input_buffer2default:default2
1632default:default2
12default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/axis_input_buffer.vhd2default:default2
1522default:default8@Z8-256
û
synthesizing module '%s'638*oasys2!
axi4s_control2default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd2default:default2
1652default:default8@Z8-638
€
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi4s_control2default:default2
1642default:default2
12default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd2default:default2
1652default:default8@Z8-256
ß
synthesizing module '%s'638*oasys2"
cresample_core2default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/cresample_core.vhd2default:default2
2202default:default8@Z8-638
©
synthesizing module '%s'638*oasys2#
convert444to4222default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/convert444to422.vhd2default:default2
1492default:default8@Z8-638
¢
synthesizing module '%s'638*oasys2
	mc_h_pipe2default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/ImageXlib_arch.vhd2default:default2
6722default:default8@Z8-638
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2
	mc_h_pipe2default:default2
1652default:default2
12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/ImageXlib_arch.vhd2default:default2
6722default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2-
mc_h_pipe__parameterized02default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/ImageXlib_arch.vhd2default:default2
6722default:default8@Z8-638
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2-
mc_h_pipe__parameterized02default:default2
1652default:default2
12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/ImageXlib_arch.vhd2default:default2
6722default:default8@Z8-256
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2#
convert444to4222default:default2
1662default:default2
12default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/convert444to422.vhd2default:default2
1492default:default8@Z8-256
‰
%done synthesizing module '%s' (%s#%s)256*oasys2"
cresample_core2default:default2
1672default:default2
12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/cresample_core.vhd2default:default2
2202default:default8@Z8-256
¿
synthesizing module '%s'638*oasys27
#v_cresample_v4_0_axis_output_buffer2default:default2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/axis_output_buffer.vhd2default:default2
1522default:default8@Z8-638
º
synthesizing module '%s'638*oasys28
$v_cresample_v4_0_synch_fifo_fallthru2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd2default:default2
28882default:default8@Z8-638
æ
synthesizing module '%s'638*oasys2;
'v_cresample_v4_0_dp_ram__parameterized02default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd2default:default2
2082default:default8@Z8-638
˚
%done synthesizing module '%s' (%s#%s)256*oasys2;
'v_cresample_v4_0_dp_ram__parameterized02default:default2
1672default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd2default:default2
2082default:default8@Z8-256
ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2.
no_input_reg.read_addr_reg2default:default2
52default:default2
42default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd2default:default2
30412default:default8@Z8-3936
˘
%done synthesizing module '%s' (%s#%s)256*oasys28
$v_cresample_v4_0_synch_fifo_fallthru2default:default2
1682default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd2default:default2
28882default:default8@Z8-256
˝
%done synthesizing module '%s' (%s#%s)256*oasys27
#v_cresample_v4_0_axis_output_buffer2default:default2
1692default:default2
12default:default2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/axis_output_buffer.vhd2default:default2
1522default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2!
cresample_top2default:default2
1702default:default2
12default:default2±
ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/cresample_top.vhd2default:default2
2562default:default8@Z8-256
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2
v_cresample2default:default2
1712default:default2
12default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/v_cresample.vhd2default:default2
2562default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2.
MainDesign_v_cresample_0_12default:default2
1722default:default2
12default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/synth/MainDesign_v_cresample_0_1.vhd2default:default2
772default:default8@Z8-256
™
synthesizing module '%s'638*oasys2.
MainDesign_v_rgb2ycrcb_0_02default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/synth/MainDesign_v_rgb2ycrcb_0_0.vhd2default:default2
772default:default8@Z8-638
°
synthesizing module '%s'638*oasys2
v_rgb2ycrcb2default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/v_rgb2ycrcb.vhd2default:default2
2772default:default8@Z8-638
®
synthesizing module '%s'638*oasys2.
video_ctrl__parameterized02default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
6572default:default8@Z8-638
Â
%done synthesizing module '%s' (%s#%s)256*oasys2.
video_ctrl__parameterized02default:default2
1722default:default2
12default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
6572default:default8@Z8-256
•
synthesizing module '%s'638*oasys2!
rgb2ycrcb_top2default:default2±
ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/rgb2ycrcb_top.vhd2default:default2
2032default:default8@Z8-638
æ
synthesizing module '%s'638*oasys26
"v_rgb2ycrcb_v7_1_axis_input_buffer2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/axis_input_buffer.vhd2default:default2
1522default:default8@Z8-638
≤
synthesizing module '%s'638*oasys2/
v_rgb2ycrcb_v7_1_synch_fifo2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd2default:default2
6982default:default8@Z8-638
Æ
synthesizing module '%s'638*oasys2+
v_rgb2ycrcb_v7_1_dp_ram2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd2default:default2
2082default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2+
v_rgb2ycrcb_v7_1_dp_ram2default:default2
1732default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd2default:default2
2082default:default8@Z8-256
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2/
v_rgb2ycrcb_v7_1_synch_fifo2default:default2
1742default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd2default:default2
6982default:default8@Z8-256
˚
%done synthesizing module '%s' (%s#%s)256*oasys26
"v_rgb2ycrcb_v7_1_axis_input_buffer2default:default2
1752default:default2
12default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/axis_input_buffer.vhd2default:default2
1522default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys21
axi4s_control__parameterized02default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd2default:default2
1652default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys21
axi4s_control__parameterized02default:default2
1752default:default2
12default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd2default:default2
1652default:default8@Z8-256
ß
synthesizing module '%s'638*oasys2"
rgb2ycrcb_core2default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/rgb2ycrcb_core.vhd2default:default2
1882default:default8@Z8-638
µ
synthesizing module '%s'638*oasys22
v_rgb2ycrcb_v7_1_radd_sub_sclr2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3952default:default8@Z8-638
∏
synthesizing module '%s'638*oasys25
!v_rgb2ycrcb_v7_1_radd_sub_sclr_no2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3412default:default8@Z8-638
≈
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3452default:default8@Z8-4472
≤
synthesizing module '%s'638*oasys2/
v_rgb2ycrcb_v7_1_delay_sclr2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
2152default:default8@Z8-638
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2/
v_rgb2ycrcb_v7_1_delay_sclr2default:default2
1762default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
2152default:default8@Z8-256
ı
%done synthesizing module '%s' (%s#%s)256*oasys25
!v_rgb2ycrcb_v7_1_radd_sub_sclr_no2default:default2
1772default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3412default:default8@Z8-256
Ú
%done synthesizing module '%s' (%s#%s)256*oasys22
v_rgb2ycrcb_v7_1_radd_sub_sclr2default:default2
1782default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3952default:default8@Z8-256
¨
synthesizing module '%s'638*oasys2)
v_rgb2ycrcb_v7_1_mult2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
5922default:default8@Z8-638
¬
synthesizing module '%s'638*oasys2?
+v_rgb2ycrcb_v7_1_delay_sclr__parameterized02default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
2152default:default8@Z8-638
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+v_rgb2ycrcb_v7_1_delay_sclr__parameterized02default:default2
1782default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
2152default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys2)
v_rgb2ycrcb_v7_1_mult2default:default2
1792default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
5922default:default8@Z8-256
ö
synthesizing module '%s'638*oasys2
mac2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
6472default:default8@Z8-638
∏
synthesizing module '%s'638*oasys25
!v_rgb2ycrcb_v7_1_get_round_addend2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
4652default:default8@Z8-638
ı
%done synthesizing module '%s' (%s#%s)256*oasys25
!v_rgb2ycrcb_v7_1_get_round_addend2default:default2
1802default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
4652default:default8@Z8-256
◊
%done synthesizing module '%s' (%s#%s)256*oasys2
mac2default:default2
1812default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
6472default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2*
v_rgb2ycrcb_v7_1_delay2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
1482default:default8@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2*
v_rgb2ycrcb_v7_1_delay2default:default2
1822default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
1482default:default8@Z8-256
≈
synthesizing module '%s'638*oasys2B
.v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized02default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3952default:default8@Z8-638
»
synthesizing module '%s'638*oasys2E
1v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized02default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3412default:default8@Z8-638
¬
synthesizing module '%s'638*oasys2?
+v_rgb2ycrcb_v7_1_delay_sclr__parameterized12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
2152default:default8@Z8-638
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+v_rgb2ycrcb_v7_1_delay_sclr__parameterized12default:default2
1822default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
2152default:default8@Z8-256
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2E
1v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized02default:default2
1822default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3412default:default8@Z8-256
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2B
.v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized02default:default2
1822default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3952default:default8@Z8-256
Ω
synthesizing module '%s'638*oasys2:
&v_rgb2ycrcb_v7_1_delay__parameterized02default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
1482default:default8@Z8-638
˙
%done synthesizing module '%s' (%s#%s)256*oasys2:
&v_rgb2ycrcb_v7_1_delay__parameterized02default:default2
1822default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
1482default:default8@Z8-256
≈
synthesizing module '%s'638*oasys2B
.v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3952default:default8@Z8-638
»
synthesizing module '%s'638*oasys2E
1v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3412default:default8@Z8-638
¬
synthesizing module '%s'638*oasys2?
+v_rgb2ycrcb_v7_1_delay_sclr__parameterized22default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
2152default:default8@Z8-638
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+v_rgb2ycrcb_v7_1_delay_sclr__parameterized22default:default2
1822default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
2152default:default8@Z8-256
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2E
1v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized12default:default2
1822default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3412default:default8@Z8-256
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2B
.v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized12default:default2
1822default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3952default:default8@Z8-256
™
synthesizing module '%s'638*oasys2'
mac__parameterized02default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
6472default:default8@Z8-638
»
synthesizing module '%s'638*oasys2E
1v_rgb2ycrcb_v7_1_get_round_addend__parameterized02default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
4652default:default8@Z8-638
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2E
1v_rgb2ycrcb_v7_1_get_round_addend__parameterized02default:default2
1822default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
4652default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2'
mac__parameterized02default:default2
1822default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
6472default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2*
v_rgb2ycrcb_v7_1_round2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
5312default:default8@Z8-638
»
synthesizing module '%s'638*oasys2E
1v_rgb2ycrcb_v7_1_get_round_addend__parameterized12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
4652default:default8@Z8-638
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2E
1v_rgb2ycrcb_v7_1_get_round_addend__parameterized12default:default2
1822default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
4652default:default8@Z8-256
≈
synthesizing module '%s'638*oasys2B
.v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized22default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3952default:default8@Z8-638
»
synthesizing module '%s'638*oasys2E
1v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized22default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3412default:default8@Z8-638
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2E
1v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized22default:default2
1822default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3412default:default8@Z8-256
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2B
.v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized22default:default2
1822default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
3952default:default8@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys2*
v_rgb2ycrcb_v7_1_round2default:default2
1832default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
5312default:default8@Z8-256
Ω
synthesizing module '%s'638*oasys2:
&v_rgb2ycrcb_v7_1_delay__parameterized12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
1482default:default8@Z8-638
˙
%done synthesizing module '%s' (%s#%s)256*oasys2:
&v_rgb2ycrcb_v7_1_delay__parameterized12default:default2
1832default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
1482default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2,
v_rgb2ycrcb_v7_1_max_sat2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
7362default:default8@Z8-638
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2,
v_rgb2ycrcb_v7_1_max_sat2default:default2
1842default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
7362default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2,
v_rgb2ycrcb_v7_1_min_sat2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
7752default:default8@Z8-638
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2,
v_rgb2ycrcb_v7_1_min_sat2default:default2
1852default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd2default:default2
7752default:default8@Z8-256
‰
%done synthesizing module '%s' (%s#%s)256*oasys2"
rgb2ycrcb_core2default:default2
1862default:default2
12default:default2≤
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/rgb2ycrcb_core.vhd2default:default2
1882default:default8@Z8-256
¿
synthesizing module '%s'638*oasys27
#v_rgb2ycrcb_v7_1_axis_output_buffer2default:default2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/axis_output_buffer.vhd2default:default2
1522default:default8@Z8-638
º
synthesizing module '%s'638*oasys28
$v_rgb2ycrcb_v7_1_synch_fifo_fallthru2default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd2default:default2
28932default:default8@Z8-638
ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2.
no_input_reg.read_addr_reg2default:default2
52default:default2
42default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd2default:default2
30472default:default8@Z8-3936
˘
%done synthesizing module '%s' (%s#%s)256*oasys28
$v_rgb2ycrcb_v7_1_synch_fifo_fallthru2default:default2
1872default:default2
12default:default2∞
ô/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd2default:default2
28932default:default8@Z8-256
˝
%done synthesizing module '%s' (%s#%s)256*oasys27
#v_rgb2ycrcb_v7_1_axis_output_buffer2default:default2
1882default:default2
12default:default2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/axis_output_buffer.vhd2default:default2
1522default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2!
rgb2ycrcb_top2default:default2
1892default:default2
12default:default2±
ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/rgb2ycrcb_top.vhd2default:default2
2032default:default8@Z8-256
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2
v_rgb2ycrcb2default:default2
1902default:default2
12default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/v_rgb2ycrcb.vhd2default:default2
2772default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2.
MainDesign_v_rgb2ycrcb_0_02default:default2
1912default:default2
12default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/synth/MainDesign_v_rgb2ycrcb_0_0.vhd2default:default2
772default:default8@Z8-256
ï
synthesizing module '%s'638*oasys2'
MainDesign_v_tc_0_02default:default2ú
Ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/synth/MainDesign_v_tc_0_0.vhd2default:default2
962default:default8@Z8-638
å
synthesizing module '%s'638*oasys2
v_tc2default:default2°
ä/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/v_tc.vhd2default:default2
4972default:default8@Z8-638
ª
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
1282default:default2°
ä/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/v_tc.vhd2default:default2
7042default:default8@Z8-4472
®
synthesizing module '%s'638*oasys2.
video_ctrl__parameterized12default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
6572default:default8@Z8-638
®
synthesizing module '%s'638*oasys2+
v_tc_v6_0_axi_lite_ipif2default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/axi_lite_ipif.vhd2default:default2
3472default:default8@Z8-638
Æ
synthesizing module '%s'638*oasys2.
v_tc_v6_0_slave_attachment2default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd2default:default2
3372default:default8@Z8-638
¨
synthesizing module '%s'638*oasys2-
v_tc_v6_0_address_decoder2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/address_decoder.vhd2default:default2
2822default:default8@Z8-638
ù
synthesizing module '%s'638*oasys2
	pselect_f2default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2
	pselect_f2default:default2
1922default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2-
pselect_f__parameterized02default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized02default:default2
1922default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys2-
v_tc_v6_0_address_decoder2default:default2
1932default:default2
12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/address_decoder.vhd2default:default2
2822default:default8@Z8-256
Å
default block is never used226*oasys2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd2default:default2
4922default:default8@Z8-226
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
v_tc_v6_0_slave_attachment2default:default2
1942default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd2default:default2
3372default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2+
v_tc_v6_0_axi_lite_ipif2default:default2
1952default:default2
12default:default2™
ì/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/axi_lite_ipif.vhd2default:default2
3472default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2%
video_clock_cross2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_clock_cross.vhd2default:default2
1372default:default8@Z8-638
»
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_clock_cross.vhd2default:default2
1442default:default8@Z8-4472
„
%done synthesizing module '%s' (%s#%s)256*oasys2%
video_clock_cross2default:default2
1962default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_clock_cross.vhd2default:default2
1372default:default8@Z8-256
∂
synthesizing module '%s'638*oasys25
!video_clock_cross__parameterized02default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_clock_cross.vhd2default:default2
1372default:default8@Z8-638
Û
%done synthesizing module '%s' (%s#%s)256*oasys25
!video_clock_cross__parameterized02default:default2
1962default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_clock_cross.vhd2default:default2
1372default:default8@Z8-256
ñ
synthesizing module '%s'638*oasys2
mux_tree2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
4002default:default8@Z8-638
”
%done synthesizing module '%s' (%s#%s)256*oasys2
mux_tree2default:default2
1972default:default2
12default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
4002default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2,
mux_tree__parameterized02default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
4002default:default8@Z8-638
„
%done synthesizing module '%s' (%s#%s)256*oasys2,
mux_tree__parameterized02default:default2
1972default:default2
12default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
4002default:default8@Z8-256
ï
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2/
genr_status_regs_int_reg[0]2default:default2
322default:default2
302default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
8812default:default8@Z8-3936
ï
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2/
genr_status_regs_int_reg[3]2default:default2
322default:default2
162default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
8812default:default8@Z8-3936
Â
%done synthesizing module '%s' (%s#%s)256*oasys2.
video_ctrl__parameterized12default:default2
1972default:default2
12default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
6572default:default8@Z8-256
ê
synthesizing module '%s'638*oasys2
tc_top2default:default2£
å/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/tc_top.vhd2default:default2
3412default:default8@Z8-638
ú
synthesizing module '%s'638*oasys2 
tc_generator2default:default2©
í/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/tc_generator.vhd2default:default2
2882default:default8@Z8-638
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2 
tc_generator2default:default2
1982default:default2
12default:default2©
í/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/tc_generator.vhd2default:default2
2882default:default8@Z8-256
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2
tc_top2default:default2
1992default:default2
12default:default2£
å/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/tc_top.vhd2default:default2
3412default:default8@Z8-256
…
%done synthesizing module '%s' (%s#%s)256*oasys2
v_tc2default:default2
2002default:default2
12default:default2°
ä/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/v_tc.vhd2default:default2
4972default:default8@Z8-256
“
%done synthesizing module '%s' (%s#%s)256*oasys2'
MainDesign_v_tc_0_02default:default2
2012default:default2
12default:default2ú
Ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/synth/MainDesign_v_tc_0_0.vhd2default:default2
962default:default8@Z8-256
Ï
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
v_tc_02default:default2'
MainDesign_v_tc_0_02default:default2
322default:default2
302default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
26942default:default8@Z8-350
â
synthesizing module '%s'638*oasys2$
MainDesign_vcc_12default:default2ì
}/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_vcc_1/synth/MainDesign_vcc_1.v2default:default2
572default:default8@Z8-638
å
synthesizing module '%s'638*oasys2.
xlconstant__parameterized02default:default2å
v/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_gnd_0/work/xlconstant.v2default:default2
232default:default8@Z8-638
…
%done synthesizing module '%s' (%s#%s)256*oasys2.
xlconstant__parameterized02default:default2
2012default:default2
12default:default2å
v/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_gnd_0/work/xlconstant.v2default:default2
232default:default8@Z8-256
∆
%done synthesizing module '%s' (%s#%s)256*oasys2$
MainDesign_vcc_12default:default2
2022default:default2
12default:default2ì
}/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_vcc_1/synth/MainDesign_vcc_1.v2default:default2
572default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2/
MainDesign_zed_hdmi_out_0_02default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/synth/MainDesign_zed_hdmi_out_0_0.vhd2default:default2
772default:default8@Z8-638
ó
synthesizing module '%s'638*oasys2 
zed_hdmi_out2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
842default:default8@Z8-638
π
&Detected and applied attribute %s = %s3620*oasys2
iob2default:default2
TRUE2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
1132default:default8@Z8-4472
π
&Detected and applied attribute %s = %s3620*oasys2
iob2default:default2
TRUE2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
1142default:default8@Z8-4472
π
&Detected and applied attribute %s = %s3620*oasys2
iob2default:default2
TRUE2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
1152default:default8@Z8-4472
π
&Detected and applied attribute %s = %s3620*oasys2
iob2default:default2
TRUE2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
1162default:default8@Z8-4472
π
&Detected and applied attribute %s = %s3620*oasys2
iob2default:default2
TRUE2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
1172default:default8@Z8-4472
π
&Detected and applied attribute %s = %s3620*oasys2
iob2default:default2
TRUE2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
1182default:default8@Z8-4472
…
,binding component instance '%s' to cell '%s'113*oasys2#
ODDR_hdmi_clk_o2default:default2
ODDR2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
2582default:default8@Z8-113
…
,binding component instance '%s' to cell '%s'113*oasys2#
ODDR_hdmi_clk_t2default:default2
ODDR2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
2722default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_spdif2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
2942default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_video2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3022default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_video2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3022default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_video2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3022default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_video2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3022default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_video2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3022default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_video2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3022default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_video2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3022default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_video2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3022default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_video2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3022default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_video2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3022default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_video2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3022default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_video2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3022default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_video2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3022default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_video2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3022default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_video2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3022default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_video2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3022default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_vsync2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3102default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2%
OBUFT_hdmio_hsync2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3172default:default8@Z8-113
…
,binding component instance '%s' to cell '%s'113*oasys2"
OBUFT_hdmio_de2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3242default:default8@Z8-113
 
,binding component instance '%s' to cell '%s'113*oasys2#
OBUFT_hdmio_clk2default:default2
OBUFT2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
3312default:default8@Z8-113
À
merging register '%s' into '%s'3619*oasys2$
hdmi_vsync_t_reg2default:default2$
hdmi_spdif_t_reg2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
1822default:default8@Z8-4471
À
merging register '%s' into '%s'3619*oasys2$
hdmi_hsync_t_reg2default:default2$
hdmi_spdif_t_reg2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
1832default:default8@Z8-4471
»
merging register '%s' into '%s'3619*oasys2!
hdmi_de_t_reg2default:default2$
hdmi_spdif_t_reg2default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
1842default:default8@Z8-4471
‘
%done synthesizing module '%s' (%s#%s)256*oasys2 
zed_hdmi_out2default:default2
2032default:default2
12default:default2•
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd2default:default2
842default:default8@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys2/
MainDesign_zed_hdmi_out_0_02default:default2
2042default:default2
12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/synth/MainDesign_zed_hdmi_out_0_0.vhd2default:default2
772default:default8@Z8-256
∑
%done synthesizing module '%s' (%s#%s)256*oasys20
zed_hdmi_display_imp_1J8Q7B12default:default2
2052default:default2
12default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
22502default:default8@Z8-256
û
synthesizing module '%s'638*oasys2*
MainDesign_axi_iic_0_02default:default2¢
ã/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/synth/MainDesign_axi_iic_0_0.vhd2default:default2
912default:default8@Z8-638
ï
synthesizing module '%s'638*oasys2
axi_iic2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd2default:default2
2162default:default8@Z8-638
ç
synthesizing module '%s'638*oasys2
iic2default:default2£
å/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/iic.vhd2default:default2
2222default:default8@Z8-638
°
synthesizing module '%s'638*oasys2!
axi_ipif_ssp12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd2default:default2
2132default:default8@Z8-638
∫
synthesizing module '%s'638*oasys24
 axi_lite_ipif_v2_0_axi_lite_ipif2default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-638
¿
synthesizing module '%s'638*oasys27
#axi_lite_ipif_v2_0_slave_attachment2default:default2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-638
æ
synthesizing module '%s'638*oasys26
"axi_lite_ipif_v2_0_address_decoder2default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-638
≠
synthesizing module '%s'638*oasys2-
pselect_f__parameterized12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized12default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2-
pselect_f__parameterized22default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized22default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2-
pselect_f__parameterized32default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized32default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2-
pselect_f__parameterized42default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized42default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2-
pselect_f__parameterized52default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized52default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2-
pselect_f__parameterized62default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized62default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2-
pselect_f__parameterized72default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized72default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2-
pselect_f__parameterized82default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized82default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2-
pselect_f__parameterized92default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized92default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized102default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized102default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized112default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized112default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized122default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized122default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized132default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized132default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized142default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized142default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized152default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized152default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized162default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized162default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized172default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized172default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized182default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized182default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized192default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized192default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized202default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized202default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized212default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized212default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized222default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized222default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized232default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized232default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized242default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized242default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized252default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized252default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized262default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized262default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized272default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized272default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized282default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized282default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized292default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized292default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized302default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized302default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized312default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized312default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized322default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized322default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized332default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized332default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized342default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized342default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized352default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized352default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized362default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized362default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2.
pselect_f__parameterized372default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized372default:default2
2052default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
˚
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_lite_ipif_v2_0_address_decoder2default:default2
2062default:default2
12default:default2µ
û/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-256
ä
default block is never used226*oasys2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
4012default:default8@Z8-226
˝
%done synthesizing module '%s' (%s#%s)256*oasys27
#axi_lite_ipif_v2_0_slave_attachment2default:default2
2072default:default2
12default:default2∂
ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-256
˜
%done synthesizing module '%s' (%s#%s)256*oasys24
 axi_lite_ipif_v2_0_axi_lite_ipif2default:default2
2082default:default2
12default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2%
interrupt_control2default:default2ª
§/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/interrupt_control_v3_0/hdl/src/vhdl/interrupt_control.vhd2default:default2
2602default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2%
interrupt_control2default:default2
2092default:default2
12default:default2ª
§/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/interrupt_control_v3_0/hdl/src/vhdl/interrupt_control.vhd2default:default2
2602default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2

soft_reset2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
1442default:default8@Z8-638
Õ
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
Õ
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
Õ
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
Õ
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
Ã
,binding component instance '%s' to cell '%s'113*oasys2
FF_WRACK2default:default2
FDRSE2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2982default:default8@Z8-113
‹
%done synthesizing module '%s' (%s#%s)256*oasys2

soft_reset2default:default2
2102default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
1442default:default8@Z8-256
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_ipif_ssp12default:default2
2112default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd2default:default2
2132default:default8@Z8-256
°
synthesizing module '%s'638*oasys2!
reg_interface2default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd2default:default2
2712default:default8@Z8-638
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2!
reg_interface2default:default2
2122default:default2
12default:default2≠
ñ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd2default:default2
2712default:default8@Z8-256
ì
synthesizing module '%s'638*oasys2
filter2default:default2¶
è/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/filter.vhd2default:default2
1342default:default8@Z8-638
º
RTL assertion: "%s"63*oasys2J
6axi_iic configured for SCL inertial delay of 0 clocks.2default:default2¶
è/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/filter.vhd2default:default2
1582default:default8@Z8-63
ó
synthesizing module '%s'638*oasys2
debounce2default:default2®
ë/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd2default:default2
1412default:default8@Z8-638
´
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized32default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized32default:default2
2122default:default2
12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys2
debounce2default:default2
2132default:default2
12default:default2®
ë/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd2default:default2
1412default:default8@Z8-256
º
RTL assertion: "%s"63*oasys2J
6axi_iic configured for SDA inertial delay of 0 clocks.2default:default2¶
è/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/filter.vhd2default:default2
1842default:default8@Z8-63
–
%done synthesizing module '%s' (%s#%s)256*oasys2
filter2default:default2
2142default:default2
12default:default2¶
è/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/filter.vhd2default:default2
1342default:default8@Z8-256
ù
synthesizing module '%s'638*oasys2
iic_control2default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd2default:default2
2162default:default8@Z8-638
¢
synthesizing module '%s'638*oasys2(
axi_iic_v2_0_upcnt_n2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1272default:default8@Z8-638
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2(
axi_iic_v2_0_upcnt_n2default:default2
2152default:default2
12default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1272default:default8@Z8-256
ì
synthesizing module '%s'638*oasys2
shift82default:default2¶
è/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd2default:default2
1242default:default8@Z8-638
–
%done synthesizing module '%s' (%s#%s)256*oasys2
shift82default:default2
2162default:default2
12default:default2¶
è/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd2default:default2
1242default:default8@Z8-256
≤
synthesizing module '%s'638*oasys28
$axi_iic_v2_0_upcnt_n__parameterized02default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1272default:default8@Z8-638
Ô
%done synthesizing module '%s' (%s#%s)256*oasys28
$axi_iic_v2_0_upcnt_n__parameterized02default:default2
2162default:default2
12default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1272default:default8@Z8-256
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2
iic_control2default:default2
2172default:default2
12default:default2´
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd2default:default2
2162default:default8@Z8-256
õ
synthesizing module '%s'638*oasys2
SRL_FIFO2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd2default:default2
1352default:default8@Z8-638
∑
synthesizing module '%s'638*oasys2
FDR2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
17782default:default8@Z8-638
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
FDR2default:default2
2182default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
17782default:default8@Z8-256
∏
synthesizing module '%s'638*oasys2
FDRE2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
17912default:default8@Z8-638
ı
%done synthesizing module '%s' (%s#%s)256*oasys2
FDRE2default:default2
2192default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
17912default:default8@Z8-256
ª
synthesizing module '%s'638*oasys2
SRL16E2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
265162default:default8@Z8-638
¯
%done synthesizing module '%s' (%s#%s)256*oasys2
SRL16E2default:default2
2202default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
265162default:default8@Z8-256
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2
SRL_FIFO2default:default2
2212default:default2
12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd2default:default2
1352default:default8@Z8-256
£
synthesizing module '%s'638*oasys2"
dynamic_master2default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd2default:default2
1462default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2"
dynamic_master2default:default2
2222default:default2
12default:default2Æ
ó/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd2default:default2
1462default:default8@Z8-256
´
synthesizing module '%s'638*oasys2,
SRL_FIFO__parameterized02default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd2default:default2
1352default:default8@Z8-638
œ
,binding component instance '%s' to cell '%s'113*oasys2#
Data_Exists_DFF2default:default2
FDR2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd2default:default2
2292default:default8@Z8-113
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2,
SRL_FIFO__parameterized02default:default2
2222default:default2
12default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd2default:default2
1352default:default8@Z8-256
 
%done synthesizing module '%s' (%s#%s)256*oasys2
iic2default:default2
2232default:default2
12default:default2£
å/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/iic.vhd2default:default2
2222default:default8@Z8-256
“
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_iic2default:default2
2242default:default2
12default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd2default:default2
2162default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2*
MainDesign_axi_iic_0_02default:default2
2252default:default2
12default:default2¢
ã/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/synth/MainDesign_axi_iic_0_0.vhd2default:default2
912default:default8@Z8-256
ˆ
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2"
zed_hdmi_iic_02default:default2*
MainDesign_axi_iic_0_02default:default2
272default:default2
252default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
5102default:default8@Z8-350
¢
%done synthesizing module '%s' (%s#%s)256*oasys2

MainDesign2default:default2
2262default:default2
12default:default2w
a/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
42default:default8@Z8-256
π
synthesizing module '%s'638*oasys2
IOBUF2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
81992default:default8@Z8-638
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2
IOBUF2default:default2
2272default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
81992default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2&
MainDesign_wrapper2default:default2
2282default:default2
12default:default2
i/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign_wrapper.v2default:default2
32default:default8@Z8-256
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:05:34 ; elapsed = 00:05:43 . Memory (MB): peak = 712.297 ; gain = 314.938
2default:default
ö
%s*synth2ä
vStart RTL Optimization : Time (s): cpu = 00:05:34 ; elapsed = 00:05:43 . Memory (MB): peak = 712.297 ; gain = 314.938
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[71]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[70]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[69]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[68]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[67]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[62]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[61]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[60]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[59]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[53]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[52]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[51]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[50]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[44]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[43]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[42]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[41]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[35]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[34]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[33]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[32]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[26]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[25]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[24]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[23]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[17]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[16]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[15]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[14]2default:defaultZ8-3295
Ç
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[8]2default:defaultZ8-3295
Ç
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[7]2default:defaultZ8-3295
Ç
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[6]2default:defaultZ8-3295
Ç
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINA[5]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[71]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[70]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[69]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[68]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[67]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[62]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[61]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[60]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[59]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[53]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[52]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[51]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[50]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[44]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[43]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[42]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[41]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[35]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[34]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[33]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[32]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[26]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[25]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[24]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[23]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[17]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[16]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[15]2default:defaultZ8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[14]2default:defaultZ8-3295
Ç
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[8]2default:defaultZ8-3295
Ç
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[7]2default:defaultZ8-3295
Ç
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[6]2default:defaultZ8-3295
Ç
'tying undriven pin %s:%s to constant 0
3295*oasys2#
\v6_noinit.ram 2default:default2
DINB[5]2default:defaultZ8-3295
ê
'tying undriven pin %s:%s to constant 0
3295*oasys22
\gextw[5].gnll_fifo.inst_extd 2default:default2
DIN[8]2default:defaultZ8-3295
ê
'tying undriven pin %s:%s to constant 0
3295*oasys22
\gextw[5].gnll_fifo.inst_extd 2default:default2
DIN[7]2default:defaultZ8-3295
ê
'tying undriven pin %s:%s to constant 0
3295*oasys22
\gextw[5].gnll_fifo.inst_extd 2default:default2
DIN[6]2default:defaultZ8-3295
ê
'tying undriven pin %s:%s to constant 0
3295*oasys22
\gextw[5].gnll_fifo.inst_extd 2default:default2
DIN[5]2default:defaultZ8-3295
ê
'tying undriven pin %s:%s to constant 0
3295*oasys22
\gextw[5].gnll_fifo.inst_extd 2default:default2
DIN[4]2default:defaultZ8-3295
ê
'tying undriven pin %s:%s to constant 0
3295*oasys22
\gextw[5].gnll_fifo.inst_extd 2default:default2
DIN[3]2default:defaultZ8-3295
ê
'tying undriven pin %s:%s to constant 0
3295*oasys22
\gextw[5].gnll_fifo.inst_extd 2default:default2
DIN[2]2default:defaultZ8-3295
~
'tying undriven pin %s:%s to constant 0
3295*oasys2
olblk2default:default2!
ALMOST_FULL_I2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2
olblk2default:default2"
ALMOST_EMPTY_I2default:defaultZ8-3295
Ñ
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\v7_bi_fifo.fblk 2default:default2
INT_CLK2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2"
det_htotal[11]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2"
det_htotal[10]2default:defaultZ8-3295
ë
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2!
det_htotal[9]2default:defaultZ8-3295
ë
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2!
det_htotal[8]2default:defaultZ8-3295
ë
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2!
det_htotal[7]2default:defaultZ8-3295
ë
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2!
det_htotal[6]2default:defaultZ8-3295
ë
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2!
det_htotal[5]2default:defaultZ8-3295
ë
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2!
det_htotal[4]2default:defaultZ8-3295
ë
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2!
det_htotal[3]2default:defaultZ8-3295
ë
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2!
det_htotal[2]2default:defaultZ8-3295
ë
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2!
det_htotal[1]2default:defaultZ8-3295
ë
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2!
det_htotal[0]2default:defaultZ8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2%
det_hfp_start[11]2default:defaultZ8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2%
det_hfp_start[10]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2$
det_hfp_start[9]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2$
det_hfp_start[8]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2$
det_hfp_start[7]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2$
det_hfp_start[6]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2$
det_hfp_start[5]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2$
det_hfp_start[4]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2$
det_hfp_start[3]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2$
det_hfp_start[2]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2$
det_hfp_start[1]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2,
\GEN_GENERATOR.U_TC_GEN 2default:default2$
det_hfp_start[0]2default:defaultZ8-3295
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-32952default:default2
1002default:defaultZ17-14
]
-Analyzing %s Unisim elements for replacement
17*netlist2
662default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
ò
Loading clock regions from %s
13*device2a
M/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
ô
Loading clock buffers from %s
11*device2b
N/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
E/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
A/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ï
Loading package from %s
16*device2d
P/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
B/opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
õ
ôCould not create '%s' constraint because cell '%s' is not directly connected to top level port. '%s' is ignored by %s but preserved inside the database.
527*constraints2 
IBUF_LOW_PWR2default:default2>
(MainDesign_i/clk_wiz_0/inst/clkin1_ibufg	2default:default2 
IBUF_LOW_PWR2default:default2
Vivado2default:default2¢
ã/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_clk_wiz.v2default:default2
762default:default8@Z18-549
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
5

Processing XDC Constraints
244*projectZ1-262
±
$Parsing XDC File [%s] for cell '%s'
848*designutils2∞
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/MainDesign_processing_system7_0_0.xdc2default:default2:
&MainDesign_i/processing_system7_0/inst2default:defaultZ20-848
∫
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2∞
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/MainDesign_processing_system7_0_0.xdc2default:default2:
&MainDesign_i/processing_system7_0/inst2default:defaultZ20-847
/
Deriving generated clocks
2*timingZ38-2
°
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2∞
õ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/MainDesign_processing_system7_0_0.xdc2default:default2y
e/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc2default:defaultZ1-236
ô
$Parsing XDC File [%s] for cell '%s'
848*designutils2†
ã/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/MainDesign_axi_iic_0_0_board.xdc2default:default22
MainDesign_i/zed_hdmi_iic_0/U02default:defaultZ20-848
¢
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2†
ã/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/MainDesign_axi_iic_0_0_board.xdc2default:default22
MainDesign_i/zed_hdmi_iic_0/U02default:defaultZ20-847
£
$Parsing XDC File [%s] for cell '%s'
848*designutils2™
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0_board.xdc2default:default22
MainDesign_i/proc_sys_reset/U02default:defaultZ20-848
¨
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2™
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0_board.xdc2default:default22
MainDesign_i/proc_sys_reset/U02default:defaultZ20-847
ù
$Parsing XDC File [%s] for cell '%s'
848*designutils2§
è/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0.xdc2default:default22
MainDesign_i/proc_sys_reset/U02default:defaultZ20-848
˘
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
MainDesign_i/proc_sys_reset/U02default:default2,
[get_ports ext_reset_in]2default:default22
MainDesign_i/proc_sys_reset/U02default:default2¶
è/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0.xdc2default:default2
552default:default8@Z12-1399
¶
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2§
è/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0.xdc2default:default22
MainDesign_i/proc_sys_reset/U02default:defaultZ20-847
ï
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2§
è/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0.xdc2default:default2y
e/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc2default:defaultZ1-236
ñ
$Parsing XDC File [%s] for cell '%s'
848*designutils2†
ã/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_board.xdc2default:default2/
MainDesign_i/clk_wiz_0/inst2default:defaultZ20-848
ü
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2†
ã/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_board.xdc2default:default2/
MainDesign_i/clk_wiz_0/inst2default:defaultZ20-847
ê
$Parsing XDC File [%s] for cell '%s'
848*designutils2ö
Ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc2default:default2/
MainDesign_i/clk_wiz_0/inst2default:defaultZ20-848
‰
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2/
MainDesign_i/clk_wiz_0/inst2default:default2'
[get_ports clk_in1]2default:default2/
MainDesign_i/clk_wiz_0/inst2default:default2ú
Ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc2default:default2
552default:default8@Z12-1399
ô
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ö
Ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc2default:default2/
MainDesign_i/clk_wiz_0/inst2default:defaultZ20-847
/
Deriving generated clocks
2*timingZ38-2
ã
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2ö
Ö/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc2default:default2y
e/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc2default:defaultZ1-236
¢
$Parsing XDC File [%s] for cell '%s'
848*designutils2ú
á/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0.xdc2default:default2?
+MainDesign_i/zed_hdmi_display/axi_vdma_0/U02default:defaultZ20-848
´
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ú
á/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0.xdc2default:default2?
+MainDesign_i/zed_hdmi_display/axi_vdma_0/U02default:defaultZ20-847
ç
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2ú
á/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0.xdc2default:default2y
e/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc2default:defaultZ1-236
¥
$Parsing XDC File [%s] for cell '%s'
848*designutils2™
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1_board.xdc2default:default2C
/MainDesign_i/zed_hdmi_display/proc_sys_reset/U02default:defaultZ20-848
Ω
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2™
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1_board.xdc2default:default2C
/MainDesign_i/zed_hdmi_display/proc_sys_reset/U02default:defaultZ20-847
Æ
$Parsing XDC File [%s] for cell '%s'
848*designutils2§
è/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1.xdc2default:default2C
/MainDesign_i/zed_hdmi_display/proc_sys_reset/U02default:defaultZ20-848
õ
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2C
/MainDesign_i/zed_hdmi_display/proc_sys_reset/U02default:default2,
[get_ports ext_reset_in]2default:default2C
/MainDesign_i/zed_hdmi_display/proc_sys_reset/U02default:default2¶
è/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1.xdc2default:default2
552default:default8@Z12-1399
∑
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2§
è/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1.xdc2default:default2C
/MainDesign_i/zed_hdmi_display/proc_sys_reset/U02default:defaultZ20-847
ï
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2§
è/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1.xdc2default:default2y
e/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc2default:defaultZ1-236
ª
Parsing XDC File [%s]
179*designutils2Ñ
p/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:defaultZ20-179
ù
No pins matched '%s'.
508*	planAhead2A
-tutorial_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT02default:default2Ü
p/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:default2
1012default:default8@Z12-508
˚
No clocks matched '%s'.
627*	planAhead2
	hdmio_clk2default:default2Ü
p/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:default2
1072default:default8@Z12-627
•
aNo clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
626*	planAhead2Ü
p/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:default2
1072default:default8@Z12-626
ƒ
Finished Parsing XDC File [%s]
178*designutils2Ñ
p/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:defaultZ20-178
ı
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2Ñ
p/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:default2y
e/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc2default:defaultZ1-236
ô
Parsing XDC File [%s]
179*designutils2c
O/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc2default:defaultZ20-179
¢
Finished Parsing XDC File [%s]
178*designutils2c
O/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc2default:defaultZ20-178
”
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2c
O/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc2default:default2y
e/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc2default:defaultZ1-236
©
$Parsing XDC File [%s] for cell '%s'
848*designutils2£
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0_clocks.xdc2default:default2?
+MainDesign_i/zed_hdmi_display/axi_vdma_0/U02default:defaultZ20-848
≤
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2£
é/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0_clocks.xdc2default:default2?
+MainDesign_i/zed_hdmi_display/axi_vdma_0/U02default:defaultZ20-847
¿
$Parsing XDC File [%s] for cell '%s'
848*designutils2±
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc2default:default2H
4MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst2default:defaultZ20-848
≥
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2H
4MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst2default:default2.
[get_ports vid_io_out_clk]2default:default2H
4MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst2default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc2default:default2
22default:default8@Z12-1399
©
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2H
4MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst2default:default2$
[get_ports aclk]2default:default2H
4MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst2default:default2≥
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc2default:default2
32default:default8@Z12-1399
…
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2±
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc2default:default2H
4MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst2default:defaultZ20-847
¢
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2±
ú/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc2default:default2y
e/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc2default:defaultZ1-236
≤
$Parsing XDC File [%s] for cell '%s'
848*designutils2©
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/MainDesign_v_cresample_0_1_clocks.xdc2default:default2B
.MainDesign_i/zed_hdmi_display/v_cresample_0/U02default:defaultZ20-848
ª
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2©
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/MainDesign_v_cresample_0_1_clocks.xdc2default:default2B
.MainDesign_i/zed_hdmi_display/v_cresample_0/U02default:defaultZ20-847
≤
$Parsing XDC File [%s] for cell '%s'
848*designutils2©
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/MainDesign_v_rgb2ycrcb_0_0_clocks.xdc2default:default2B
.MainDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U02default:defaultZ20-848
ª
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2©
î/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/MainDesign_v_rgb2ycrcb_0_0_clocks.xdc2default:default2B
.MainDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U02default:defaultZ20-847
ù
$Parsing XDC File [%s] for cell '%s'
848*designutils2õ
Ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc2default:default2;
'MainDesign_i/zed_hdmi_display/v_tc_0/U02default:defaultZ20-848
¯
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'MainDesign_i/zed_hdmi_display/v_tc_0/U02default:default2#
[get_ports clk]2default:default2;
'MainDesign_i/zed_hdmi_display/v_tc_0/U02default:default2ù
Ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc2default:default2
22default:default8@Z12-1399
ˇ
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'MainDesign_i/zed_hdmi_display/v_tc_0/U02default:default2*
[get_ports s_axi_aclk]2default:default2;
'MainDesign_i/zed_hdmi_display/v_tc_0/U02default:default2ù
Ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc2default:default2
32default:default8@Z12-1399
¶
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2õ
Ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc2default:default2;
'MainDesign_i/zed_hdmi_display/v_tc_0/U02default:defaultZ20-847
å
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2õ
Ü/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc2default:default2y
e/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc2default:defaultZ1-236
?
&Completed Processing XDC Constraints

245*projectZ1-263
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
ˇ
!Unisim Transformation Summary:
%s111*project2¬
≠  A total of 55 instances were transformed.
  FDR => FDRE: 3 instances
  FDRSE => FDRSE (LUT4, FDRE, VCC): 5 instances
  FDS => FDSE: 15 instances
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  MUXCY_L => MUXCY: 27 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
  SRL16 => SRL16E: 2 instances
2default:defaultZ1-111
ö
%s*synth2ä
vStart RTL Optimization : Time (s): cpu = 00:06:13 ; elapsed = 00:06:29 . Memory (MB): peak = 843.625 ; gain = 446.266
2default:default
µ
%s*synth2•
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:17 ; elapsed = 00:06:33 . Memory (MB): peak = 843.629 ; gain = 446.270
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:06:17 ; elapsed = 00:06:33 . Memory (MB): peak = 843.629 ; gain = 446.270
2default:default
‘
merging register '%s' into '%s'3619*oasys2"
seq_cnt_en_reg2default:default2 
from_sys_reg2default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd2default:default2
2222default:default8@Z8-4471
˛
merging register '%s' into '%s'3619*oasys22
gen_axilite.s_axi_wready_i_reg2default:default23
gen_axilite.s_axi_awready_i_reg2default:default2ª
§/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
1362default:default8@Z8-4471
õ
3inferred FSM for state register '%s' in module '%s'802*oasys2(
sig_pcc_sm_state_reg2default:default2%
axi_datamover_pcc2default:defaultZ8-802
˘
merging register '%s' into '%s'3619*oasys20
sig_coelsc_cmd_cmplt_reg_reg2default:default2+
sig_coelsc_reg_full_reg2default:default2¿
©/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd2default:default2
6312default:default8@Z8-4471
ê
3inferred FSM for state register '%s' in module '%s'802*oasys2#
dmacntrl_cs_reg2default:default2
axi_vdma_sm2default:defaultZ8-802
ﬂ
merging register '%s' into '%s'3619*oasys2$
cmnd_pending_reg2default:default2)
s_axis_cmd_tvalid_reg2default:default2¥
ù/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd2default:default2
3342default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2R
>GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]2default:default2R
>GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
4762default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2R
>GEN_TREE.GEN_BRANCH[52].GEN_MUX_REG.data_out_reg_reg[52][31:0]2default:default2R
>GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
4762default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2R
>GEN_TREE.GEN_BRANCH[53].GEN_MUX_REG.data_out_reg_reg[53][31:0]2default:default2R
>GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
4762default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2R
>GEN_TREE.GEN_BRANCH[54].GEN_MUX_REG.data_out_reg_reg[54][31:0]2default:default2R
>GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
4762default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2R
>GEN_TREE.GEN_BRANCH[55].GEN_MUX_REG.data_out_reg_reg[55][31:0]2default:default2R
>GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
4762default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2R
>GEN_TREE.GEN_BRANCH[56].GEN_MUX_REG.data_out_reg_reg[56][31:0]2default:default2R
>GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
4762default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2R
>GEN_TREE.GEN_BRANCH[57].GEN_MUX_REG.data_out_reg_reg[57][31:0]2default:default2R
>GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
4762default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2R
>GEN_TREE.GEN_BRANCH[58].GEN_MUX_REG.data_out_reg_reg[58][31:0]2default:default2R
>GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
4762default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2R
>GEN_TREE.GEN_BRANCH[59].GEN_MUX_REG.data_out_reg_reg[59][31:0]2default:default2R
>GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
4762default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2R
>GEN_TREE.GEN_BRANCH[60].GEN_MUX_REG.data_out_reg_reg[60][31:0]2default:default2R
>GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
4762default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2R
>GEN_TREE.GEN_BRANCH[61].GEN_MUX_REG.data_out_reg_reg[61][31:0]2default:default2R
>GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
4762default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2R
>GEN_TREE.GEN_BRANCH[62].GEN_MUX_REG.data_out_reg_reg[62][31:0]2default:default2R
>GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
4762default:default8@Z8-4471
ö
merging register '%s' into '%s'3619*oasys2J
6AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
ö
merging register '%s' into '%s'3619*oasys2J
6AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
ö
merging register '%s' into '%s'3619*oasys2J
6AXI4_LITE_INTERFACE.time_control_regs_int_reg[2][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
ö
merging register '%s' into '%s'3619*oasys2J
6AXI4_LITE_INTERFACE.time_control_regs_int_reg[3][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
ö
merging register '%s' into '%s'3619*oasys2J
6AXI4_LITE_INTERFACE.time_control_regs_int_reg[4][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
ö
merging register '%s' into '%s'3619*oasys2J
6AXI4_LITE_INTERFACE.time_control_regs_int_reg[5][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
ö
merging register '%s' into '%s'3619*oasys2J
6AXI4_LITE_INTERFACE.time_control_regs_int_reg[6][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
ö
merging register '%s' into '%s'3619*oasys2J
6AXI4_LITE_INTERFACE.time_control_regs_int_reg[7][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
ö
merging register '%s' into '%s'3619*oasys2J
6AXI4_LITE_INTERFACE.time_control_regs_int_reg[8][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
ö
merging register '%s' into '%s'3619*oasys2J
6AXI4_LITE_INTERFACE.time_control_regs_int_reg[9][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2K
7AXI4_LITE_INTERFACE.time_control_regs_int_reg[10][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2K
7AXI4_LITE_INTERFACE.time_control_regs_int_reg[11][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2K
7AXI4_LITE_INTERFACE.time_control_regs_int_reg[12][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2K
7AXI4_LITE_INTERFACE.time_control_regs_int_reg[13][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2K
7AXI4_LITE_INTERFACE.time_control_regs_int_reg[14][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2K
7AXI4_LITE_INTERFACE.time_control_regs_int_reg[15][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2K
7AXI4_LITE_INTERFACE.time_control_regs_int_reg[17][31:0]2default:default2J
6AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]2default:default2ß
ê/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd2default:default2
11442default:default8@Z8-4471
À
merging register '%s' into '%s'3619*oasys2 
field_id_reg2default:default2$
field_id_int_reg2default:default2©
í/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/tc_generator.vhd2default:default2
9242default:default8@Z8-4471
¸
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2©
í/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/tc_generator.vhd2default:default2
5182default:default8@Z8-3537
¸
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2©
í/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/tc_generator.vhd2default:default2
5292default:default8@Z8-3537
é
3inferred FSM for state register '%s' in module '%s'802*oasys2!
scl_state_reg2default:default2
iic_control2default:defaultZ8-802
ä
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2
iic_control2default:defaultZ8-802
Œ
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2(
sig_pcc_sm_state_reg2default:default2
one-hot2default:default2%
axi_datamover_pcc2default:defaultZ8-3354
√
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2#
dmacntrl_cs_reg2default:default2
one-hot2default:default2
axi_vdma_sm2default:defaultZ8-3354
Ω
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2
iic_control2default:defaultZ8-3354
¡
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2!
scl_state_reg2default:default2
one-hot2default:default2
iic_control2default:defaultZ8-3354
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
ã
%s*synth2|
hPart Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
2default:default
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:06:45 ; elapsed = 00:07:02 . Memory (MB): peak = 843.629 ; gain = 446.270
2default:default
–
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\mem1/GenerateDoutWriteFirstA.t_qa_reg[25] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
–
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\mem1/GenerateDoutWriteFirstA.t_qa_reg[24] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
–
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\mem1/GenerateDoutWriteFirstA.t_qa_reg[23] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
–
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\mem1/GenerateDoutWriteFirstA.t_qa_reg[22] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
–
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\mem1/GenerateDoutWriteFirstA.t_qa_reg[21] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
–
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\mem1/GenerateDoutWriteFirstA.t_qa_reg[20] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
–
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\mem1/GenerateDoutWriteFirstA.t_qa_reg[19] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
–
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\mem1/GenerateDoutWriteFirstA.t_qa_reg[18] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
–
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\mem1/GenerateDoutWriteFirstA.t_qa_reg[17] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
–
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\mem1/GenerateDoutWriteFirstA.t_qa_reg[16] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
–
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\mem1/GenerateDoutWriteFirstA.t_qa_reg[15] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
–
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\mem1/GenerateDoutWriteFirstA.t_qa_reg[14] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
–
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\mem1/GenerateDoutWriteFirstA.t_qa_reg[13] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
–
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\mem1/GenerateDoutWriteFirstA.t_qa_reg[12] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
–
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\mem1/GenerateDoutWriteFirstA.t_qa_reg[11] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
–
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\mem1/GenerateDoutWriteFirstA.t_qa_reg[10] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\mem1/GenerateDoutWriteFirstA.t_qa_reg[9] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\mem1/GenerateDoutWriteFirstA.t_qa_reg[8] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\mem1/GenerateDoutWriteFirstA.t_qa_reg[7] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\mem1/GenerateDoutWriteFirstA.t_qa_reg[6] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\mem1/GenerateDoutWriteFirstA.t_qa_reg[5] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\mem1/GenerateDoutWriteFirstA.t_qa_reg[4] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\mem1/GenerateDoutWriteFirstA.t_qa_reg[3] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\mem1/GenerateDoutWriteFirstA.t_qa_reg[2] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\mem1/GenerateDoutWriteFirstA.t_qa_reg[1] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\mem1/GenerateDoutWriteFirstA.t_qa_reg[0] 2default:default2/
v_rgb2ycrcb_v7_1_synch_fifo2default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[65] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[64] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[63] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[62] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[65] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[64] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[63] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[62] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
È
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg2default:default2
662default:default2
622default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
È
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg2default:default2
662default:default2
622default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] 2default:default2(
MainDesign_auto_pc_92default:defaultZ8-3332
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
⁄
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2M
9inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg2default:default2
362default:default2
352default:default2Œ
∑/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
æ
merging register '%s' into '%s'3619*oasys2ô
ÑGEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg2default:default2ô
ÑGEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg2default:default2¨
ï/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2882default:default8@Z8-4471
Î
merging register '%s' into '%s'3619*oasys2v
bGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg2default:default2^
JGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
Ì
merging register '%s' into '%s'3619*oasys2w
cGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg2default:default2_
KGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2462default:default8@Z8-4471
Ã
merging register '%s' into '%s'3619*oasys2^
JGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg2default:default2W
CGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
ﬂ
merging register '%s' into '%s'3619*oasys2q
]GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg2default:default2W
CGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
Á
merging register '%s' into '%s'3619*oasys2y
eGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg2default:default2W
CGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
É
merging register '%s' into '%s'3619*oasys2z
fGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg2default:default2r
^GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2462default:default8@Z8-4471
ÿ
merging register '%s' into '%s'3619*oasys2Z
FGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg2default:default2`
LGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg2default:default2¿
©/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd2default:default2
7132default:default8@Z8-4471
Ú
merging register '%s' into '%s'3619*oasys2É
oGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg2default:default2W
CGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2452default:default8@Z8-4471
é
merging register '%s' into '%s'3619*oasys2Ñ
pGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg2default:default2r
^GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2462default:default8@Z8-4471
Ë
merging register '%s' into '%s'3619*oasys2_
KGEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg2default:default2r
^GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg2default:default2π
¢/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd2default:default2
2462default:default8@Z8-4471
ô
merging register '%s' into '%s'3619*oasys2>
*MASTER_MODE_FRAME_CNT.valid_frame_sync_reg2default:default2M
9VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg2default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd2default:default2
16592default:default8@Z8-4471
ˆ
merging register '%s' into '%s'3619*oasys2>
*MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg2default:default2*
I_SM/frame_sync_d1_reg2default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd2default:default2
17182default:default8@Z8-4471
ˆ
merging register '%s' into '%s'3619*oasys2>
*MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg2default:default2*
I_SM/frame_sync_d2_reg2default:default2Ø
ò/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd2default:default2
17192default:default8@Z8-4471
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:06:51 ; elapsed = 00:07:08 . Memory (MB): peak = 847.633 ; gain = 450.273
2default:default
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:07:09 ; elapsed = 00:07:27 . Memory (MB): peak = 885.312 ; gain = 487.953
2default:default
{
%s*synth2l
XINFO: Moved 3 constraints on hierarchical pins to their respective driving/loading pins
2default:default
Æ
%s*synth2û
âFinished Applying XDC Timing Constraints : Time (s): cpu = 00:07:19 ; elapsed = 00:07:38 . Memory (MB): peak = 1015.312 ; gain = 617.953
2default:default
°
%s*synth2ë
}Finished Timing Optimization : Time (s): cpu = 00:07:24 ; elapsed = 00:07:42 . Memory (MB): peak = 1040.328 ; gain = 642.969
2default:default
π
◊The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2F
2\out_coupler_i/bridge_async_fifo_2_i/fifo_ram_reg 2default:defaultZ8-4480
†
%s*synth2ê
|Finished Technology Mapping : Time (s): cpu = 00:07:38 ; elapsed = 00:07:57 . Memory (MB): peak = 1052.680 ; gain = 655.320
2default:default
o
%s*synth2`
Ldesign MainDesign_auto_pc_9 has 5 max_fanout violations cannot be satisfied
2default:default
_
%s*synth2P
<design v_tc has 1 max_fanout violations cannot be satisfied
2default:default
ç
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2&
\U0/hdmi_de_o_reg 2default:defaultZ8-4163
ê
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2)
\U0/hdmi_hsync_o_reg 2default:defaultZ8-4163
ê
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2)
\U0/hdmi_vsync_o_reg 2default:defaultZ8-4163
ì
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2,
\U0/hdmi_video_o_reg[0] 2default:defaultZ8-4163
ì
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2,
\U0/hdmi_video_o_reg[1] 2default:defaultZ8-4163
ì
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2,
\U0/hdmi_video_o_reg[2] 2default:defaultZ8-4163
ì
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2,
\U0/hdmi_video_o_reg[3] 2default:defaultZ8-4163
ì
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2,
\U0/hdmi_video_o_reg[4] 2default:defaultZ8-4163
ì
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2,
\U0/hdmi_video_o_reg[5] 2default:defaultZ8-4163
ì
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2,
\U0/hdmi_video_o_reg[6] 2default:defaultZ8-4163
ì
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2,
\U0/hdmi_video_o_reg[7] 2default:defaultZ8-4163
ì
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2,
\U0/hdmi_video_o_reg[8] 2default:defaultZ8-4163
ì
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2,
\U0/hdmi_video_o_reg[9] 2default:defaultZ8-4163
î
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2-
\U0/hdmi_video_o_reg[10] 2default:defaultZ8-4163
î
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2-
\U0/hdmi_video_o_reg[11] 2default:defaultZ8-4163
î
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2-
\U0/hdmi_video_o_reg[12] 2default:defaultZ8-4163
î
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2-
\U0/hdmi_video_o_reg[13] 2default:defaultZ8-4163
î
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2-
\U0/hdmi_video_o_reg[14] 2default:defaultZ8-4163
î
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2-
\U0/hdmi_video_o_reg[15] 2default:defaultZ8-4163
ê
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2
register2default:default2)
\U0/hdmi_spdif_o_reg 2default:defaultZ8-4163
ö
%s*synth2ä
vFinished IO Insertion : Time (s): cpu = 00:07:42 ; elapsed = 00:08:00 . Memory (MB): peak = 1052.680 ; gain = 655.320
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
´
%s*synth2õ
ÜFinished Renaming Generated Instances : Time (s): cpu = 00:07:42 ; elapsed = 00:08:01 . Memory (MB): peak = 1052.680 ; gain = 655.320
2default:default
®
%s*synth2ò
ÉFinished Rebuilding User Hierarchy : Time (s): cpu = 00:07:43 ; elapsed = 00:08:02 . Memory (MB): peak = 1052.680 ; gain = 655.320
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|      |Cell       |Count |
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|1     |BIBUF      |   130|
2default:default
?
%s*synth20
|2     |BUFG       |     5|
2default:default
?
%s*synth20
|3     |CARRY4     |   188|
2default:default
?
%s*synth20
|4     |DSP48E1_1  |     4|
2default:default
?
%s*synth20
|5     |DSP48E1_2  |     3|
2default:default
?
%s*synth20
|6     |FIFO36E1_1 |     5|
2default:default
?
%s*synth20
|7     |GND        |     3|
2default:default
?
%s*synth20
|8     |LUT1       |   412|
2default:default
?
%s*synth20
|9     |LUT2       |   692|
2default:default
?
%s*synth20
|10    |LUT3       |   941|
2default:default
?
%s*synth20
|11    |LUT4       |   503|
2default:default
?
%s*synth20
|12    |LUT5       |   963|
2default:default
?
%s*synth20
|13    |LUT6       |  1687|
2default:default
?
%s*synth20
|14    |MMCME2_ADV |     1|
2default:default
?
%s*synth20
|15    |MUXCY_L    |    19|
2default:default
?
%s*synth20
|16    |MUXF7      |    73|
2default:default
?
%s*synth20
|17    |ODDR_1     |     2|
2default:default
?
%s*synth20
|18    |PS7        |     1|
2default:default
?
%s*synth20
|19    |RAM32M     |    18|
2default:default
?
%s*synth20
|20    |RAM32X1D   |     1|
2default:default
?
%s*synth20
|21    |RAM64X1S   |     1|
2default:default
?
%s*synth20
|22    |RAMB18E1_1 |     1|
2default:default
?
%s*synth20
|23    |RAMB36E1_1 |     1|
2default:default
?
%s*synth20
|24    |RAMB36E1_2 |     1|
2default:default
?
%s*synth20
|25    |SRL16      |     2|
2default:default
?
%s*synth20
|26    |SRL16E     |   115|
2default:default
?
%s*synth20
|27    |SRLC16E    |   136|
2default:default
?
%s*synth20
|28    |SRLC32E    |    47|
2default:default
?
%s*synth20
|29    |VCC        |     2|
2default:default
?
%s*synth20
|30    |XORCY      |    27|
2default:default
?
%s*synth20
|31    |FDCE       |    22|
2default:default
?
%s*synth20
|32    |FDPE       |    12|
2default:default
?
%s*synth20
|33    |FDR        |     3|
2default:default
?
%s*synth20
|34    |FDRE       |  5359|
2default:default
?
%s*synth20
|35    |FDS        |    15|
2default:default
?
%s*synth20
|36    |FDSE       |   212|
2default:default
?
%s*synth20
|37    |IBUF       |     1|
2default:default
?
%s*synth20
|38    |IOBUF      |     2|
2default:default
?
%s*synth20
|39    |OBUF       |    21|
2default:default
?
%s*synth20
|40    |OBUFT      |    21|
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
ß
%s*synth2ó
ÇFinished Writing Synthesis Report : Time (s): cpu = 00:07:45 ; elapsed = 00:08:03 . Memory (MB): peak = 1052.680 ; gain = 655.320
2default:default
i
%s*synth2Z
FSynthesis finished with 0 errors, 0 critical warnings and 4 warnings.
2default:default
•
%s*synth2ï
ÄSynthesis Optimization Complete : Time (s): cpu = 00:07:45 ; elapsed = 00:08:04 . Memory (MB): peak = 1052.680 ; gain = 655.320
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
802default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
†
NRemoving redundant IBUF since it is not being driven by a top-level port. %s 
32*opt2<
(MainDesign_i/clk_wiz_0/inst/clkin1_ibufg2default:defaultZ31-32
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
ê
!Unisim Transformation Summary:
%s111*project2”
æ  A total of 186 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  FDR => FDRE: 3 instances
  FDS => FDSE: 15 instances
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
  SRL16 => SRL16E: 2 instances
  SRLC16E => SRL16E: 136 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¡
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
12662default:default2
1202default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˝
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:07:582default:default2
00:08:192default:default2
1206.6802default:default2
706.4022default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35
ˇ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
write_checkpoint: 2default:default2
00:00:082default:default2
00:00:102default:default2
1206.6842default:default2
0.0042default:defaultZ17-268

sreport_utilization: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:03 . Memory (MB): peak = 1206.684 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Mon Jun  9 10:55:44 20142default:defaultZ17-206