Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 23 17:23:29 2023
| Host         : caplab07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rvfpganexys_timing_summary_routed.rpt -pb rvfpganexys_timing_summary_routed.pb -rpx rvfpganexys_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpganexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienA1_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienA2_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienA4_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienA5_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienB1_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienB3_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienB4_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienC1_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienC2_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienC3_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienC4_deactivate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/alienC5_deactivate_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_column_ff_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_column_ff_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_column_ff_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_column_ff_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_column_ff_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_column_ff_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_column_ff_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_column_ff_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_column_ff_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_column_ff_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_column_ff_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_row_ff_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_row_ff_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_row_ff_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_row_ff_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_row_ff_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_row_ff_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_row_ff_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_row_ff_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: swervolf/vga/battalion/sprite_row_ff_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[0]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[0]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[0]_rep__2/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[0]_rep__3/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[10]_rep__1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[10]_rep__2/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[10]_rep__3/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[10]_rep__4/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[10]_rep__5/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[11]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[11]_rep__1/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[11]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[11]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[11]_rep__4/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[11]_rep__5/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[1]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[1]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[1]_rep__2/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[1]_rep__3/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[2]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[2]_rep__1/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[2]_rep__3/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[2]_rep__5/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[3]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[3]_rep__1/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[3]_rep__4/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[3]_rep__5/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[4]_rep__2/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[4]_rep__3/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[4]_rep__4/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[4]_rep__5/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[5]_rep/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[5]_rep__0/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[5]_rep__1/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[5]_rep__2/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[5]_rep__4/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[5]_rep__5/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[6]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[6]_rep__2/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[6]_rep__3/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[6]_rep__5/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[7]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[7]_rep__2/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[7]_rep__3/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[7]_rep__5/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[8]_rep__3/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[8]_rep__5/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[8]_rep__6/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[9]_rep__2/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[9]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[9]_rep__4/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_column_reg[9]_rep__5/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[0]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[1]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[2]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[2]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[3]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[3]_rep__1/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[3]_rep__2/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[4]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[4]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[5]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[5]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[6]_rep__1/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[7]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/dtg/pixel_row_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_column_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_column_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_column_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_column_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_column_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_column_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_column_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_column_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_column_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_column_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_column_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_column_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_row_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_row_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_row_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_row_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_row_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_row_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_row_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_row_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_row_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_row_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_row_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle1_row_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_column_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_column_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_column_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_column_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_column_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_column_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_column_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_column_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_column_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_column_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_column_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_column_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_row_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_row_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_row_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_row_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_row_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_row_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_row_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_row_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_row_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_row_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_row_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle2_row_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_column_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_column_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_column_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_column_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_column_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_column_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_column_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_column_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_column_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_column_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_column_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_column_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_row_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_row_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_row_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_row_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_row_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_row_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_row_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_row_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_row_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_row_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_row_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle3_row_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_column_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_column_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_column_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_column_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_column_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_column_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_column_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_column_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_column_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_column_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_column_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_column_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_row_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_row_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_row_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_row_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_row_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_row_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_row_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_row_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_row_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_row_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_row_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle4_row_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_column_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_column_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_column_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_column_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_column_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_column_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_column_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_column_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_column_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_column_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_column_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_column_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_row_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_row_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_row_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_row_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_row_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_row_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_row_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_row_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_row_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_row_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_row_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle5_row_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_column_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_column_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_column_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_column_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_column_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_column_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_column_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_column_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_column_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_column_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_column_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_column_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_row_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_row_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_row_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_row_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_row_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_row_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_row_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_row_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_row_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_row_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_row_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle6_row_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_column_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_column_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_column_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_column_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_column_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_column_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_column_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_column_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_column_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_column_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_column_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_column_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_row_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_row_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_row_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_row_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_row_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_row_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_row_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_row_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_row_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_row_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_row_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle7_row_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_column_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_column_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_column_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_column_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_column_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_column_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_column_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_column_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_column_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_column_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_column_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_column_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_row_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_row_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_row_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_row_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_row_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_row_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_row_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_row_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_row_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_row_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_row_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: swervolf/vga/eightmiss/missle8_row_reg_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[2]_rep__0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[3]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[3]_rep__0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[4]_rep/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[4]_rep__0/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[4]_rep__1/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[5]_rep/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[6]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[6]_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[6]_rep__1/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[7]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[7]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[7]_rep__1/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_column_ff_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_row_ff_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_row_ff_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_row_ff_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_row_ff_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_row_ff_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_row_ff_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_row_ff_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_row_ff_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: swervolf/vga/gang/sprite_row_ff_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_column_ff_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_column_ff_reg[0]_rep__0/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_column_ff_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_column_ff_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_column_ff_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_column_ff_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_column_ff_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_column_ff_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_column_ff_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_column_ff_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_column_ff_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_column_ff_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_row_ff_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_row_ff_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_row_ff_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_row_ff_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_row_ff_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_row_ff_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_row_ff_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_row_ff_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: swervolf/vga/horde/sprite_row_ff_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 110 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.380    -9545.652                   3805                58930        0.049        0.000                      0                58930        0.264        0.000                       0                 20736  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clock_divider/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_31_5_clk_wiz_0        {0.000 15.873}       31.746          31.500          
  clkfbout_clk_wiz_0        {0.000 20.000}       40.000          25.000          
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clkout0                   {0.000 2.500}        5.000           200.000         
  clkout1                   {0.000 5.000}        10.000          100.000         
    clk_core                {0.000 10.000}       20.000          50.000          
    clkfb                   {0.000 5.000}        10.000          100.000         
  clkout2                   {0.000 2.500}        5.000           200.000         
  clkout3                   {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb       {0.000 5.000}        10.000          100.000         
tck_dmi                     {0.000 50.000}       100.000         10.000          
tck_dtmcs                   {0.000 50.000}       100.000         10.000          
tck_idcode                  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_31_5_clk_wiz_0              9.989        0.000                      0                 2339        0.157        0.000                      0                 2339       15.373        0.000                       0                   733  
  clkfbout_clk_wiz_0                                                                                                                                                         37.845        0.000                       0                     3  
sys_clk_pin                       8.682        0.000                      0                    7        0.242        0.000                      0                    7        3.000        0.000                       0                     9  
  clkout0                         0.870        0.000                      0                   14        0.241        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                         0.356        0.000                      0                 8722        0.059        0.000                      0                 8722        3.000        0.000                       0                  3189  
    clk_core                     -3.581    -3743.560                   2079                31817        0.053        0.000                      0                31817        8.750        0.000                       0                 16591  
    clkfb                                                                                                                                                                     8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                     2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                     2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                         8.751        0.000                       0                     2  
tck_dmi                          98.527        0.000                      0                   31        0.170        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                        97.952        0.000                      0                   81        0.169        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                       98.743        0.000                      0                    1        0.331        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core            clk_31_5_clk_wiz_0      -18.380    -4692.739                    301                  301        4.221        0.000                      0                  301  
clk_core            clkout1                   1.872        0.000                      0                  155        1.047        0.000                      0                  155  
clkout1             clk_core                  3.196        0.000                      0                   91        0.049        0.000                      0                   91  
tck_dtmcs           clk_core                 14.440        0.000                      0                    2        1.706        0.000                      0                    2  
clk_core            tck_dtmcs                10.594        0.000                      0                   32        1.673        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                -2.389    -1109.354                   1425                15474        0.455        0.000                      0                15474  
**async_default**  clkout1            clkout1                  1.900        0.000                      0                  326        1.118        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_divider/inst/clk_in1
  To Clock:  clock_divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5_clk_wiz_0
  To Clock:  clk_31_5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.989ns  (required time - arrival time)
  Source:                 swervolf/vga/horde/sprite_column_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.478ns  (logic 3.467ns (16.142%)  route 18.011ns (83.858%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 28.814 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.627    -2.394    swervolf/vga/horde/clk_31_5
    SLICE_X47Y65         FDRE                                         r  swervolf/vga/horde/sprite_column_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.456    -1.938 f  swervolf/vga/horde/sprite_column_ff_reg[2]/Q
                         net (fo=172, routed)         8.179     6.241    swervolf/vga/horde/sprite_column_ff_reg[2]_0[0]
    SLICE_X72Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  swervolf/vga/horde/vga_r_reg[3]_i_6541/O
                         net (fo=1, routed)           0.000     6.365    swervolf/vga/horde/vga_r_reg[3]_i_6541_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.915 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_5706/CO[3]
                         net (fo=1, routed)           0.000     6.915    swervolf/vga/horde/vga_r_reg_reg[3]_i_5706_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_3831/CO[3]
                         net (fo=1, routed)           0.000     7.029    swervolf/vga/horde/vga_r_reg_reg[3]_i_3831_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.251 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_1783/O[0]
                         net (fo=3, routed)           1.289     8.540    swervolf/vga/horde/sprite_column_ff_reg[11]_58[7]
    SLICE_X72Y65         LUT4 (Prop_lut4_I0_O)        0.299     8.839 r  swervolf/vga/horde/vga_r_reg[3]_i_1788/O
                         net (fo=1, routed)           0.000     8.839    swervolf/vga/horde/vga_r_reg[3]_i_1788_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.375 f  swervolf/vga/horde/vga_r_reg_reg[3]_i_712/CO[2]
                         net (fo=1, routed)           0.959    10.334    swervolf/vga/alien_pix5115_in
    SLICE_X73Y68         LUT6 (Prop_lut6_I3_O)        0.313    10.647 r  swervolf/vga/vga_r_reg[3]_i_244/O
                         net (fo=1, routed)           1.672    12.319    swervolf/vga/dtg/vga_r_reg[3]_i_19_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.443 f  swervolf/vga/dtg/vga_r_reg[3]_i_68/O
                         net (fo=1, routed)           1.442    13.885    swervolf/vga/dtg/vga_r_reg[3]_i_68_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.009 f  swervolf/vga/dtg/vga_r_reg[3]_i_19/O
                         net (fo=1, routed)           1.254    15.263    swervolf/vga/dtg/vga_r_reg[3]_i_19_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    15.387 r  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=11, routed)          1.754    17.141    swervolf/vga/dtg/vga_r_reg[3]_i_5_n_0
    SLICE_X55Y66         LUT3 (Prop_lut3_I2_O)        0.154    17.295 r  swervolf/vga/dtg/vga_r_reg[1]_i_2_comp_2/O
                         net (fo=1, routed)           1.116    18.410    swervolf/vga/dtg/vga_r_reg[1]_i_2_n_0_repN
    SLICE_X56Y67         LUT6 (Prop_lut6_I3_O)        0.327    18.737 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp_1/O
                         net (fo=3, routed)           0.346    19.083    swervolf/vga/dtg_n_69
    SLICE_X56Y65         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.499    28.814    swervolf/vga/clk_31_5
    SLICE_X56Y65         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.417    29.231    
                         clock uncertainty           -0.142    29.089    
    SLICE_X56Y65         FDRE (Setup_fdre_C_D)       -0.016    29.073    swervolf/vga/vga_r_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.073    
                         arrival time                         -19.083    
  -------------------------------------------------------------------
                         slack                                  9.989    

Slack (MET) :             10.080ns  (required time - arrival time)
  Source:                 swervolf/vga/horde/sprite_column_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.335ns  (logic 3.467ns (16.251%)  route 17.868ns (83.749%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 28.812 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.627    -2.394    swervolf/vga/horde/clk_31_5
    SLICE_X47Y65         FDRE                                         r  swervolf/vga/horde/sprite_column_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.456    -1.938 f  swervolf/vga/horde/sprite_column_ff_reg[2]/Q
                         net (fo=172, routed)         8.179     6.241    swervolf/vga/horde/sprite_column_ff_reg[2]_0[0]
    SLICE_X72Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  swervolf/vga/horde/vga_r_reg[3]_i_6541/O
                         net (fo=1, routed)           0.000     6.365    swervolf/vga/horde/vga_r_reg[3]_i_6541_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.915 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_5706/CO[3]
                         net (fo=1, routed)           0.000     6.915    swervolf/vga/horde/vga_r_reg_reg[3]_i_5706_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_3831/CO[3]
                         net (fo=1, routed)           0.000     7.029    swervolf/vga/horde/vga_r_reg_reg[3]_i_3831_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.251 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_1783/O[0]
                         net (fo=3, routed)           1.289     8.540    swervolf/vga/horde/sprite_column_ff_reg[11]_58[7]
    SLICE_X72Y65         LUT4 (Prop_lut4_I0_O)        0.299     8.839 r  swervolf/vga/horde/vga_r_reg[3]_i_1788/O
                         net (fo=1, routed)           0.000     8.839    swervolf/vga/horde/vga_r_reg[3]_i_1788_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.375 f  swervolf/vga/horde/vga_r_reg_reg[3]_i_712/CO[2]
                         net (fo=1, routed)           0.959    10.334    swervolf/vga/alien_pix5115_in
    SLICE_X73Y68         LUT6 (Prop_lut6_I3_O)        0.313    10.647 r  swervolf/vga/vga_r_reg[3]_i_244/O
                         net (fo=1, routed)           1.672    12.319    swervolf/vga/dtg/vga_r_reg[3]_i_19_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.443 f  swervolf/vga/dtg/vga_r_reg[3]_i_68/O
                         net (fo=1, routed)           1.442    13.885    swervolf/vga/dtg/vga_r_reg[3]_i_68_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.009 f  swervolf/vga/dtg/vga_r_reg[3]_i_19/O
                         net (fo=1, routed)           1.254    15.263    swervolf/vga/dtg/vga_r_reg[3]_i_19_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    15.387 r  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=11, routed)          1.754    17.141    swervolf/vga/dtg/vga_r_reg[3]_i_5_n_0
    SLICE_X55Y66         LUT3 (Prop_lut3_I2_O)        0.154    17.295 r  swervolf/vga/dtg/vga_r_reg[1]_i_2_comp_2/O
                         net (fo=1, routed)           1.116    18.410    swervolf/vga/dtg/vga_r_reg[1]_i_2_n_0_repN
    SLICE_X56Y67         LUT6 (Prop_lut6_I3_O)        0.327    18.737 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp_1/O
                         net (fo=3, routed)           0.203    18.940    swervolf/vga/dtg_n_69
    SLICE_X57Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.497    28.812    swervolf/vga/clk_31_5
    SLICE_X57Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]/C
                         clock pessimism              0.417    29.229    
                         clock uncertainty           -0.142    29.087    
    SLICE_X57Y67         FDRE (Setup_fdre_C_D)       -0.067    29.020    swervolf/vga/vga_r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         29.020    
                         arrival time                         -18.940    
  -------------------------------------------------------------------
                         slack                                 10.080    

Slack (MET) :             10.426ns  (required time - arrival time)
  Source:                 swervolf/vga/horde/sprite_column_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.132ns  (logic 3.467ns (16.406%)  route 17.665ns (83.594%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 28.812 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.627    -2.394    swervolf/vga/horde/clk_31_5
    SLICE_X47Y65         FDRE                                         r  swervolf/vga/horde/sprite_column_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.456    -1.938 f  swervolf/vga/horde/sprite_column_ff_reg[2]/Q
                         net (fo=172, routed)         8.179     6.241    swervolf/vga/horde/sprite_column_ff_reg[2]_0[0]
    SLICE_X72Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  swervolf/vga/horde/vga_r_reg[3]_i_6541/O
                         net (fo=1, routed)           0.000     6.365    swervolf/vga/horde/vga_r_reg[3]_i_6541_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.915 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_5706/CO[3]
                         net (fo=1, routed)           0.000     6.915    swervolf/vga/horde/vga_r_reg_reg[3]_i_5706_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_3831/CO[3]
                         net (fo=1, routed)           0.000     7.029    swervolf/vga/horde/vga_r_reg_reg[3]_i_3831_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.251 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_1783/O[0]
                         net (fo=3, routed)           1.289     8.540    swervolf/vga/horde/sprite_column_ff_reg[11]_58[7]
    SLICE_X72Y65         LUT4 (Prop_lut4_I0_O)        0.299     8.839 r  swervolf/vga/horde/vga_r_reg[3]_i_1788/O
                         net (fo=1, routed)           0.000     8.839    swervolf/vga/horde/vga_r_reg[3]_i_1788_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.375 f  swervolf/vga/horde/vga_r_reg_reg[3]_i_712/CO[2]
                         net (fo=1, routed)           0.959    10.334    swervolf/vga/alien_pix5115_in
    SLICE_X73Y68         LUT6 (Prop_lut6_I3_O)        0.313    10.647 r  swervolf/vga/vga_r_reg[3]_i_244/O
                         net (fo=1, routed)           1.672    12.319    swervolf/vga/dtg/vga_r_reg[3]_i_19_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.443 f  swervolf/vga/dtg/vga_r_reg[3]_i_68/O
                         net (fo=1, routed)           1.442    13.885    swervolf/vga/dtg/vga_r_reg[3]_i_68_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.009 f  swervolf/vga/dtg/vga_r_reg[3]_i_19/O
                         net (fo=1, routed)           1.254    15.263    swervolf/vga/dtg/vga_r_reg[3]_i_19_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    15.387 r  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=11, routed)          1.754    17.141    swervolf/vga/dtg/vga_r_reg[3]_i_5_n_0
    SLICE_X55Y66         LUT3 (Prop_lut3_I2_O)        0.154    17.295 r  swervolf/vga/dtg/vga_r_reg[1]_i_2_comp_2/O
                         net (fo=1, routed)           1.116    18.410    swervolf/vga/dtg/vga_r_reg[1]_i_2_n_0_repN
    SLICE_X56Y67         LUT6 (Prop_lut6_I3_O)        0.327    18.737 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp_1/O
                         net (fo=3, routed)           0.000    18.737    swervolf/vga/dtg_n_69
    SLICE_X56Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.497    28.812    swervolf/vga/clk_31_5
    SLICE_X56Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.417    29.229    
                         clock uncertainty           -0.142    29.087    
    SLICE_X56Y67         FDRE (Setup_fdre_C_D)        0.077    29.164    swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         29.164    
                         arrival time                         -18.737    
  -------------------------------------------------------------------
                         slack                                 10.426    

Slack (MET) :             10.486ns  (required time - arrival time)
  Source:                 swervolf/vga/horde/sprite_column_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.920ns  (logic 3.467ns (16.573%)  route 17.453ns (83.427%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 28.811 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.627    -2.394    swervolf/vga/horde/clk_31_5
    SLICE_X47Y65         FDRE                                         r  swervolf/vga/horde/sprite_column_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.456    -1.938 f  swervolf/vga/horde/sprite_column_ff_reg[2]/Q
                         net (fo=172, routed)         8.179     6.241    swervolf/vga/horde/sprite_column_ff_reg[2]_0[0]
    SLICE_X72Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  swervolf/vga/horde/vga_r_reg[3]_i_6541/O
                         net (fo=1, routed)           0.000     6.365    swervolf/vga/horde/vga_r_reg[3]_i_6541_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.915 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_5706/CO[3]
                         net (fo=1, routed)           0.000     6.915    swervolf/vga/horde/vga_r_reg_reg[3]_i_5706_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_3831/CO[3]
                         net (fo=1, routed)           0.000     7.029    swervolf/vga/horde/vga_r_reg_reg[3]_i_3831_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.251 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_1783/O[0]
                         net (fo=3, routed)           1.289     8.540    swervolf/vga/horde/sprite_column_ff_reg[11]_58[7]
    SLICE_X72Y65         LUT4 (Prop_lut4_I0_O)        0.299     8.839 r  swervolf/vga/horde/vga_r_reg[3]_i_1788/O
                         net (fo=1, routed)           0.000     8.839    swervolf/vga/horde/vga_r_reg[3]_i_1788_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.375 f  swervolf/vga/horde/vga_r_reg_reg[3]_i_712/CO[2]
                         net (fo=1, routed)           0.959    10.334    swervolf/vga/alien_pix5115_in
    SLICE_X73Y68         LUT6 (Prop_lut6_I3_O)        0.313    10.647 r  swervolf/vga/vga_r_reg[3]_i_244/O
                         net (fo=1, routed)           1.672    12.319    swervolf/vga/dtg/vga_r_reg[3]_i_19_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.443 f  swervolf/vga/dtg/vga_r_reg[3]_i_68/O
                         net (fo=1, routed)           1.442    13.885    swervolf/vga/dtg/vga_r_reg[3]_i_68_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.009 f  swervolf/vga/dtg/vga_r_reg[3]_i_19/O
                         net (fo=1, routed)           1.254    15.263    swervolf/vga/dtg/vga_r_reg[3]_i_19_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    15.387 r  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=11, routed)          1.620    17.007    swervolf/vga/dtg/vga_r_reg[3]_i_5_n_0
    SLICE_X57Y67         LUT3 (Prop_lut3_I2_O)        0.154    17.161 r  swervolf/vga/dtg/vga_r_reg[0]_i_2_comp_2/O
                         net (fo=1, routed)           0.847    18.008    swervolf/vga/dtg/vga_r_reg[0]_i_2_n_0_repN
    SLICE_X54Y67         LUT6 (Prop_lut6_I3_O)        0.327    18.335 r  swervolf/vga/dtg/vga_r_reg[0]_i_1_comp_1/O
                         net (fo=3, routed)           0.190    18.525    swervolf/vga/dtg_n_68
    SLICE_X55Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.496    28.811    swervolf/vga/clk_31_5
    SLICE_X55Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]/C
                         clock pessimism              0.417    29.228    
                         clock uncertainty           -0.142    29.086    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)       -0.075    29.011    swervolf/vga/vga_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.011    
                         arrival time                         -18.525    
  -------------------------------------------------------------------
                         slack                                 10.486    

Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 swervolf/vga/horde/sprite_column_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.920ns  (logic 3.467ns (16.573%)  route 17.453ns (83.427%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 28.811 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.627    -2.394    swervolf/vga/horde/clk_31_5
    SLICE_X47Y65         FDRE                                         r  swervolf/vga/horde/sprite_column_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.456    -1.938 f  swervolf/vga/horde/sprite_column_ff_reg[2]/Q
                         net (fo=172, routed)         8.179     6.241    swervolf/vga/horde/sprite_column_ff_reg[2]_0[0]
    SLICE_X72Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  swervolf/vga/horde/vga_r_reg[3]_i_6541/O
                         net (fo=1, routed)           0.000     6.365    swervolf/vga/horde/vga_r_reg[3]_i_6541_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.915 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_5706/CO[3]
                         net (fo=1, routed)           0.000     6.915    swervolf/vga/horde/vga_r_reg_reg[3]_i_5706_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_3831/CO[3]
                         net (fo=1, routed)           0.000     7.029    swervolf/vga/horde/vga_r_reg_reg[3]_i_3831_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.251 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_1783/O[0]
                         net (fo=3, routed)           1.289     8.540    swervolf/vga/horde/sprite_column_ff_reg[11]_58[7]
    SLICE_X72Y65         LUT4 (Prop_lut4_I0_O)        0.299     8.839 r  swervolf/vga/horde/vga_r_reg[3]_i_1788/O
                         net (fo=1, routed)           0.000     8.839    swervolf/vga/horde/vga_r_reg[3]_i_1788_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.375 f  swervolf/vga/horde/vga_r_reg_reg[3]_i_712/CO[2]
                         net (fo=1, routed)           0.959    10.334    swervolf/vga/alien_pix5115_in
    SLICE_X73Y68         LUT6 (Prop_lut6_I3_O)        0.313    10.647 r  swervolf/vga/vga_r_reg[3]_i_244/O
                         net (fo=1, routed)           1.672    12.319    swervolf/vga/dtg/vga_r_reg[3]_i_19_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.443 f  swervolf/vga/dtg/vga_r_reg[3]_i_68/O
                         net (fo=1, routed)           1.442    13.885    swervolf/vga/dtg/vga_r_reg[3]_i_68_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.009 f  swervolf/vga/dtg/vga_r_reg[3]_i_19/O
                         net (fo=1, routed)           1.254    15.263    swervolf/vga/dtg/vga_r_reg[3]_i_19_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    15.387 r  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=11, routed)          1.620    17.007    swervolf/vga/dtg/vga_r_reg[3]_i_5_n_0
    SLICE_X57Y67         LUT3 (Prop_lut3_I2_O)        0.154    17.161 r  swervolf/vga/dtg/vga_r_reg[0]_i_2_comp_2/O
                         net (fo=1, routed)           0.847    18.008    swervolf/vga/dtg/vga_r_reg[0]_i_2_n_0_repN
    SLICE_X54Y67         LUT6 (Prop_lut6_I3_O)        0.327    18.335 r  swervolf/vga/dtg/vga_r_reg[0]_i_1_comp_1/O
                         net (fo=3, routed)           0.190    18.525    swervolf/vga/dtg_n_68
    SLICE_X55Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.496    28.811    swervolf/vga/clk_31_5
    SLICE_X55Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.417    29.228    
                         clock uncertainty           -0.142    29.086    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)       -0.063    29.023    swervolf/vga/vga_r_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.023    
                         arrival time                         -18.525    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.671ns  (required time - arrival time)
  Source:                 swervolf/vga/horde/sprite_column_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.769ns  (logic 3.437ns (16.549%)  route 17.332ns (83.451%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 28.811 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.627    -2.394    swervolf/vga/horde/clk_31_5
    SLICE_X47Y65         FDRE                                         r  swervolf/vga/horde/sprite_column_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.456    -1.938 f  swervolf/vga/horde/sprite_column_ff_reg[2]/Q
                         net (fo=172, routed)         8.179     6.241    swervolf/vga/horde/sprite_column_ff_reg[2]_0[0]
    SLICE_X72Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  swervolf/vga/horde/vga_r_reg[3]_i_6541/O
                         net (fo=1, routed)           0.000     6.365    swervolf/vga/horde/vga_r_reg[3]_i_6541_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.915 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_5706/CO[3]
                         net (fo=1, routed)           0.000     6.915    swervolf/vga/horde/vga_r_reg_reg[3]_i_5706_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_3831/CO[3]
                         net (fo=1, routed)           0.000     7.029    swervolf/vga/horde/vga_r_reg_reg[3]_i_3831_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.251 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_1783/O[0]
                         net (fo=3, routed)           1.289     8.540    swervolf/vga/horde/sprite_column_ff_reg[11]_58[7]
    SLICE_X72Y65         LUT4 (Prop_lut4_I0_O)        0.299     8.839 r  swervolf/vga/horde/vga_r_reg[3]_i_1788/O
                         net (fo=1, routed)           0.000     8.839    swervolf/vga/horde/vga_r_reg[3]_i_1788_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.375 f  swervolf/vga/horde/vga_r_reg_reg[3]_i_712/CO[2]
                         net (fo=1, routed)           0.959    10.334    swervolf/vga/alien_pix5115_in
    SLICE_X73Y68         LUT6 (Prop_lut6_I3_O)        0.313    10.647 r  swervolf/vga/vga_r_reg[3]_i_244/O
                         net (fo=1, routed)           1.672    12.319    swervolf/vga/dtg/vga_r_reg[3]_i_19_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.443 f  swervolf/vga/dtg/vga_r_reg[3]_i_68/O
                         net (fo=1, routed)           1.442    13.885    swervolf/vga/dtg/vga_r_reg[3]_i_68_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.009 f  swervolf/vga/dtg/vga_r_reg[3]_i_19/O
                         net (fo=1, routed)           1.254    15.263    swervolf/vga/dtg/vga_r_reg[3]_i_19_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    15.387 r  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=11, routed)          1.205    16.592    swervolf/vga/dtg/vga_r_reg[3]_i_5_n_0
    SLICE_X53Y67         LUT4 (Prop_lut4_I3_O)        0.119    16.711 r  swervolf/vga/dtg/vga_r_reg[2]_i_2_comp_3/O
                         net (fo=1, routed)           0.995    17.707    swervolf/vga/dtg/vga_r_reg[2]_i_2_n_0_repN_1
    SLICE_X54Y67         LUT6 (Prop_lut6_I5_O)        0.332    18.039 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp_1/O
                         net (fo=3, routed)           0.336    18.375    swervolf/vga/dtg_n_70
    SLICE_X53Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.496    28.811    swervolf/vga/clk_31_5
    SLICE_X53Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/C
                         clock pessimism              0.417    29.228    
                         clock uncertainty           -0.142    29.086    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)       -0.040    29.046    swervolf/vga/vga_r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.046    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                 10.671    

Slack (MET) :             10.687ns  (required time - arrival time)
  Source:                 swervolf/vga/horde/sprite_column_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.777ns  (logic 3.437ns (16.542%)  route 17.340ns (83.458%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 28.811 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.627    -2.394    swervolf/vga/horde/clk_31_5
    SLICE_X47Y65         FDRE                                         r  swervolf/vga/horde/sprite_column_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.456    -1.938 f  swervolf/vga/horde/sprite_column_ff_reg[2]/Q
                         net (fo=172, routed)         8.179     6.241    swervolf/vga/horde/sprite_column_ff_reg[2]_0[0]
    SLICE_X72Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  swervolf/vga/horde/vga_r_reg[3]_i_6541/O
                         net (fo=1, routed)           0.000     6.365    swervolf/vga/horde/vga_r_reg[3]_i_6541_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.915 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_5706/CO[3]
                         net (fo=1, routed)           0.000     6.915    swervolf/vga/horde/vga_r_reg_reg[3]_i_5706_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_3831/CO[3]
                         net (fo=1, routed)           0.000     7.029    swervolf/vga/horde/vga_r_reg_reg[3]_i_3831_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.251 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_1783/O[0]
                         net (fo=3, routed)           1.289     8.540    swervolf/vga/horde/sprite_column_ff_reg[11]_58[7]
    SLICE_X72Y65         LUT4 (Prop_lut4_I0_O)        0.299     8.839 r  swervolf/vga/horde/vga_r_reg[3]_i_1788/O
                         net (fo=1, routed)           0.000     8.839    swervolf/vga/horde/vga_r_reg[3]_i_1788_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.375 f  swervolf/vga/horde/vga_r_reg_reg[3]_i_712/CO[2]
                         net (fo=1, routed)           0.959    10.334    swervolf/vga/alien_pix5115_in
    SLICE_X73Y68         LUT6 (Prop_lut6_I3_O)        0.313    10.647 r  swervolf/vga/vga_r_reg[3]_i_244/O
                         net (fo=1, routed)           1.672    12.319    swervolf/vga/dtg/vga_r_reg[3]_i_19_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.443 f  swervolf/vga/dtg/vga_r_reg[3]_i_68/O
                         net (fo=1, routed)           1.442    13.885    swervolf/vga/dtg/vga_r_reg[3]_i_68_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.009 f  swervolf/vga/dtg/vga_r_reg[3]_i_19/O
                         net (fo=1, routed)           1.254    15.263    swervolf/vga/dtg/vga_r_reg[3]_i_19_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    15.387 r  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=11, routed)          1.205    16.592    swervolf/vga/dtg/vga_r_reg[3]_i_5_n_0
    SLICE_X53Y67         LUT4 (Prop_lut4_I3_O)        0.119    16.711 r  swervolf/vga/dtg/vga_r_reg[2]_i_2_comp_3/O
                         net (fo=1, routed)           0.995    17.707    swervolf/vga/dtg/vga_r_reg[2]_i_2_n_0_repN_1
    SLICE_X54Y67         LUT6 (Prop_lut6_I5_O)        0.332    18.039 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp_1/O
                         net (fo=3, routed)           0.344    18.383    swervolf/vga/dtg_n_70
    SLICE_X54Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.496    28.811    swervolf/vga/clk_31_5
    SLICE_X54Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.417    29.228    
                         clock uncertainty           -0.142    29.086    
    SLICE_X54Y67         FDRE (Setup_fdre_C_D)       -0.016    29.070    swervolf/vga/vga_r_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.070    
                         arrival time                         -18.383    
  -------------------------------------------------------------------
                         slack                                 10.687    

Slack (MET) :             10.828ns  (required time - arrival time)
  Source:                 swervolf/vga/horde/sprite_column_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.729ns  (logic 3.467ns (16.725%)  route 17.262ns (83.275%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 28.811 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.627    -2.394    swervolf/vga/horde/clk_31_5
    SLICE_X47Y65         FDRE                                         r  swervolf/vga/horde/sprite_column_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.456    -1.938 f  swervolf/vga/horde/sprite_column_ff_reg[2]/Q
                         net (fo=172, routed)         8.179     6.241    swervolf/vga/horde/sprite_column_ff_reg[2]_0[0]
    SLICE_X72Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  swervolf/vga/horde/vga_r_reg[3]_i_6541/O
                         net (fo=1, routed)           0.000     6.365    swervolf/vga/horde/vga_r_reg[3]_i_6541_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.915 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_5706/CO[3]
                         net (fo=1, routed)           0.000     6.915    swervolf/vga/horde/vga_r_reg_reg[3]_i_5706_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_3831/CO[3]
                         net (fo=1, routed)           0.000     7.029    swervolf/vga/horde/vga_r_reg_reg[3]_i_3831_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.251 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_1783/O[0]
                         net (fo=3, routed)           1.289     8.540    swervolf/vga/horde/sprite_column_ff_reg[11]_58[7]
    SLICE_X72Y65         LUT4 (Prop_lut4_I0_O)        0.299     8.839 r  swervolf/vga/horde/vga_r_reg[3]_i_1788/O
                         net (fo=1, routed)           0.000     8.839    swervolf/vga/horde/vga_r_reg[3]_i_1788_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.375 f  swervolf/vga/horde/vga_r_reg_reg[3]_i_712/CO[2]
                         net (fo=1, routed)           0.959    10.334    swervolf/vga/alien_pix5115_in
    SLICE_X73Y68         LUT6 (Prop_lut6_I3_O)        0.313    10.647 r  swervolf/vga/vga_r_reg[3]_i_244/O
                         net (fo=1, routed)           1.672    12.319    swervolf/vga/dtg/vga_r_reg[3]_i_19_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.443 f  swervolf/vga/dtg/vga_r_reg[3]_i_68/O
                         net (fo=1, routed)           1.442    13.885    swervolf/vga/dtg/vga_r_reg[3]_i_68_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.009 f  swervolf/vga/dtg/vga_r_reg[3]_i_19/O
                         net (fo=1, routed)           1.254    15.263    swervolf/vga/dtg/vga_r_reg[3]_i_19_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    15.387 r  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=11, routed)          1.620    17.007    swervolf/vga/dtg/vga_r_reg[3]_i_5_n_0
    SLICE_X57Y67         LUT3 (Prop_lut3_I2_O)        0.154    17.161 r  swervolf/vga/dtg/vga_r_reg[0]_i_2_comp_2/O
                         net (fo=1, routed)           0.847    18.008    swervolf/vga/dtg/vga_r_reg[0]_i_2_n_0_repN
    SLICE_X54Y67         LUT6 (Prop_lut6_I3_O)        0.327    18.335 r  swervolf/vga/dtg/vga_r_reg[0]_i_1_comp_1/O
                         net (fo=3, routed)           0.000    18.335    swervolf/vga/dtg_n_68
    SLICE_X54Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.496    28.811    swervolf/vga/clk_31_5
    SLICE_X54Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.417    29.228    
                         clock uncertainty           -0.142    29.086    
    SLICE_X54Y67         FDRE (Setup_fdre_C_D)        0.077    29.163    swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         29.163    
                         arrival time                         -18.335    
  -------------------------------------------------------------------
                         slack                                 10.828    

Slack (MET) :             11.126ns  (required time - arrival time)
  Source:                 swervolf/vga/horde/sprite_column_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.433ns  (logic 3.437ns (16.821%)  route 16.996ns (83.179%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 28.811 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.627    -2.394    swervolf/vga/horde/clk_31_5
    SLICE_X47Y65         FDRE                                         r  swervolf/vga/horde/sprite_column_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.456    -1.938 f  swervolf/vga/horde/sprite_column_ff_reg[2]/Q
                         net (fo=172, routed)         8.179     6.241    swervolf/vga/horde/sprite_column_ff_reg[2]_0[0]
    SLICE_X72Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  swervolf/vga/horde/vga_r_reg[3]_i_6541/O
                         net (fo=1, routed)           0.000     6.365    swervolf/vga/horde/vga_r_reg[3]_i_6541_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.915 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_5706/CO[3]
                         net (fo=1, routed)           0.000     6.915    swervolf/vga/horde/vga_r_reg_reg[3]_i_5706_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_3831/CO[3]
                         net (fo=1, routed)           0.000     7.029    swervolf/vga/horde/vga_r_reg_reg[3]_i_3831_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.251 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_1783/O[0]
                         net (fo=3, routed)           1.289     8.540    swervolf/vga/horde/sprite_column_ff_reg[11]_58[7]
    SLICE_X72Y65         LUT4 (Prop_lut4_I0_O)        0.299     8.839 r  swervolf/vga/horde/vga_r_reg[3]_i_1788/O
                         net (fo=1, routed)           0.000     8.839    swervolf/vga/horde/vga_r_reg[3]_i_1788_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.375 f  swervolf/vga/horde/vga_r_reg_reg[3]_i_712/CO[2]
                         net (fo=1, routed)           0.959    10.334    swervolf/vga/alien_pix5115_in
    SLICE_X73Y68         LUT6 (Prop_lut6_I3_O)        0.313    10.647 r  swervolf/vga/vga_r_reg[3]_i_244/O
                         net (fo=1, routed)           1.672    12.319    swervolf/vga/dtg/vga_r_reg[3]_i_19_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.443 f  swervolf/vga/dtg/vga_r_reg[3]_i_68/O
                         net (fo=1, routed)           1.442    13.885    swervolf/vga/dtg/vga_r_reg[3]_i_68_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.009 f  swervolf/vga/dtg/vga_r_reg[3]_i_19/O
                         net (fo=1, routed)           1.254    15.263    swervolf/vga/dtg/vga_r_reg[3]_i_19_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    15.387 r  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=11, routed)          1.205    16.592    swervolf/vga/dtg/vga_r_reg[3]_i_5_n_0
    SLICE_X53Y67         LUT4 (Prop_lut4_I3_O)        0.119    16.711 r  swervolf/vga/dtg/vga_r_reg[2]_i_2_comp_3/O
                         net (fo=1, routed)           0.995    17.707    swervolf/vga/dtg/vga_r_reg[2]_i_2_n_0_repN_1
    SLICE_X54Y67         LUT6 (Prop_lut6_I5_O)        0.332    18.039 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp_1/O
                         net (fo=3, routed)           0.000    18.039    swervolf/vga/dtg_n_70
    SLICE_X54Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.496    28.811    swervolf/vga/clk_31_5
    SLICE_X54Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.417    29.228    
                         clock uncertainty           -0.142    29.086    
    SLICE_X54Y67         FDRE (Setup_fdre_C_D)        0.079    29.165    swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         29.165    
                         arrival time                         -18.039    
  -------------------------------------------------------------------
                         slack                                 11.126    

Slack (MET) :             11.288ns  (required time - arrival time)
  Source:                 swervolf/vga/horde/sprite_column_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.180ns  (logic 3.234ns (16.026%)  route 16.946ns (83.974%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 28.812 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.627    -2.394    swervolf/vga/horde/clk_31_5
    SLICE_X47Y65         FDRE                                         r  swervolf/vga/horde/sprite_column_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.456    -1.938 f  swervolf/vga/horde/sprite_column_ff_reg[2]/Q
                         net (fo=172, routed)         8.179     6.241    swervolf/vga/horde/sprite_column_ff_reg[2]_0[0]
    SLICE_X72Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  swervolf/vga/horde/vga_r_reg[3]_i_6541/O
                         net (fo=1, routed)           0.000     6.365    swervolf/vga/horde/vga_r_reg[3]_i_6541_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.915 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_5706/CO[3]
                         net (fo=1, routed)           0.000     6.915    swervolf/vga/horde/vga_r_reg_reg[3]_i_5706_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_3831/CO[3]
                         net (fo=1, routed)           0.000     7.029    swervolf/vga/horde/vga_r_reg_reg[3]_i_3831_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.251 r  swervolf/vga/horde/vga_r_reg_reg[3]_i_1783/O[0]
                         net (fo=3, routed)           1.289     8.540    swervolf/vga/horde/sprite_column_ff_reg[11]_58[7]
    SLICE_X72Y65         LUT4 (Prop_lut4_I0_O)        0.299     8.839 r  swervolf/vga/horde/vga_r_reg[3]_i_1788/O
                         net (fo=1, routed)           0.000     8.839    swervolf/vga/horde/vga_r_reg[3]_i_1788_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.375 f  swervolf/vga/horde/vga_r_reg_reg[3]_i_712/CO[2]
                         net (fo=1, routed)           0.959    10.334    swervolf/vga/alien_pix5115_in
    SLICE_X73Y68         LUT6 (Prop_lut6_I3_O)        0.313    10.647 r  swervolf/vga/vga_r_reg[3]_i_244/O
                         net (fo=1, routed)           1.672    12.319    swervolf/vga/dtg/vga_r_reg[3]_i_19_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.443 f  swervolf/vga/dtg/vga_r_reg[3]_i_68/O
                         net (fo=1, routed)           1.442    13.885    swervolf/vga/dtg/vga_r_reg[3]_i_68_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.009 f  swervolf/vga/dtg/vga_r_reg[3]_i_19/O
                         net (fo=1, routed)           1.254    15.263    swervolf/vga/dtg/vga_r_reg[3]_i_19_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    15.387 r  swervolf/vga/dtg/vga_r_reg[3]_i_5/O
                         net (fo=11, routed)          1.135    16.522    swervolf/vga/dtg/vga_r_reg[3]_i_5_n_0
    SLICE_X56Y67         LUT4 (Prop_lut4_I3_O)        0.124    16.646 r  swervolf/vga/dtg/vga_r_reg[3]_i_3_comp_3/O
                         net (fo=1, routed)           0.667    17.313    swervolf/vga/dtg/vga_r_reg[3]_i_3_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124    17.437 r  swervolf/vga/dtg/vga_r_reg[3]_i_2_comp/O
                         net (fo=3, routed)           0.349    17.785    swervolf/vga/dtg_n_71
    SLICE_X56Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.497    28.812    swervolf/vga/clk_31_5
    SLICE_X56Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.417    29.229    
                         clock uncertainty           -0.142    29.087    
    SLICE_X56Y67         FDRE (Setup_fdre_C_D)       -0.013    29.074    swervolf/vga/vga_r_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.074    
                         arrival time                         -17.785    
  -------------------------------------------------------------------
                         slack                                 11.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.726%)  route 0.508ns (78.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.633    -0.780    swervolf/vga/dtg/clk_31_5
    SLICE_X47Y47         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.639 r  swervolf/vga/dtg/pix_num_reg[5]/Q
                         net (fo=65, routed)          0.508    -0.131    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y9          RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.951    -1.159    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.688    -0.471    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.288    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.655%)  route 0.510ns (78.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.632    -0.781    swervolf/vga/dtg/clk_31_5
    SLICE_X47Y46         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.640 r  swervolf/vga/dtg/pix_num_reg[2]/Q
                         net (fo=65, routed)          0.510    -0.130    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[2]
    RAMB36_X1Y9          RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.951    -1.159    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.688    -0.471    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.288    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.141ns (21.772%)  route 0.507ns (78.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.633    -0.780    swervolf/vga/dtg/clk_31_5
    SLICE_X47Y49         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.639 r  swervolf/vga/dtg/pix_num_reg[15]/Q
                         net (fo=65, routed)          0.507    -0.133    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y9          RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.951    -1.159    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.688    -0.471    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180    -0.291    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.612%)  route 0.511ns (78.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.633    -0.780    swervolf/vga/dtg/clk_31_5
    SLICE_X47Y47         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.639 r  swervolf/vga/dtg/pix_num_reg[6]/Q
                         net (fo=65, routed)          0.511    -0.128    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[6]
    RAMB36_X1Y9          RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.951    -1.159    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.688    -0.471    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.288    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.401%)  route 0.518ns (78.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.633    -0.780    swervolf/vga/dtg/clk_31_5
    SLICE_X47Y48         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.639 r  swervolf/vga/dtg/pix_num_reg[10]/Q
                         net (fo=65, routed)          0.518    -0.121    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y9          RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.951    -1.159    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.688    -0.471    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.288    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pix_num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.381%)  route 0.122ns (25.619%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.633    -0.780    swervolf/vga/dtg/clk_31_5
    SLICE_X47Y49         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.639 r  swervolf/vga/dtg/pix_num_reg[14]/Q
                         net (fo=65, routed)          0.122    -0.518    swervolf/vga/dtg/addrb[14]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.358 r  swervolf/vga/dtg/pix_num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.357    swervolf/vga/dtg/pix_num_reg[12]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.303 r  swervolf/vga/dtg/pix_num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.303    swervolf/vga/dtg/pix_num_reg[16]_i_1_n_7
    SLICE_X47Y50         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.838    -1.273    swervolf/vga/dtg/clk_31_5
    SLICE_X47Y50         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/C
                         clock pessimism              0.692    -0.581    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.476    swervolf/vga/dtg/pix_num_reg[16]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (21.002%)  route 0.530ns (78.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.633    -0.780    swervolf/vga/dtg/clk_31_5
    SLICE_X47Y47         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.639 r  swervolf/vga/dtg/pix_num_reg[7]/Q
                         net (fo=65, routed)          0.530    -0.109    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y9          RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.951    -1.159    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.688    -0.471    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.288    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_84_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.652%)  route 0.421ns (69.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.204ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.567    -0.847    swervolf/vga/dtg/clk_31_5
    SLICE_X47Y50         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.706 f  swervolf/vga/dtg/pix_num_reg[18]/Q
                         net (fo=74, routed)          0.421    -0.285    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[18]
    SLICE_X49Y43         LUT3 (Prop_lut3_I1_O)        0.045    -0.240 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__1/O
                         net (fo=1, routed)           0.000    -0.240    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ENB
    SLICE_X49Y43         FDCE                                         r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_84_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.907    -1.204    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    SLICE_X49Y43         FDCE                                         r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_84_cooolDelFlop/C
                         clock pessimism              0.692    -0.512    
    SLICE_X49Y43         FDCE (Hold_fdce_C_D)         0.091    -0.421    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_84_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pix_num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.958%)  route 0.122ns (25.042%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.633    -0.780    swervolf/vga/dtg/clk_31_5
    SLICE_X47Y49         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.639 r  swervolf/vga/dtg/pix_num_reg[14]/Q
                         net (fo=65, routed)          0.122    -0.518    swervolf/vga/dtg/addrb[14]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.358 r  swervolf/vga/dtg/pix_num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.357    swervolf/vga/dtg/pix_num_reg[12]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.292 r  swervolf/vga/dtg/pix_num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.292    swervolf/vga/dtg/pix_num_reg[16]_i_1_n_5
    SLICE_X47Y50         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.838    -1.273    swervolf/vga/dtg/clk_31_5
    SLICE_X47Y50         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[18]/C
                         clock pessimism              0.692    -0.581    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.476    swervolf/vga/dtg/pix_num_reg[18]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 swervolf/vga/battalion/sprite_column_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/battalion/sprite_column_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.510%)  route 0.123ns (46.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.564    -0.850    swervolf/vga/battalion/clk_31_5
    SLICE_X33Y68         FDRE                                         r  swervolf/vga/battalion/sprite_column_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  swervolf/vga/battalion/sprite_column_ff_reg[0]/Q
                         net (fo=199, routed)         0.123    -0.586    swervolf/vga/battalion/sprite_column_ff_reg[11]_0[0]
    SLICE_X33Y68         FDRE                                         r  swervolf/vga/battalion/sprite_column_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.833    -1.278    swervolf/vga/battalion/clk_31_5
    SLICE_X33Y68         FDRE                                         r  swervolf/vga/battalion/sprite_column_ff_reg[0]/C
                         clock pessimism              0.428    -0.850    
    SLICE_X33Y68         FDRE (Hold_fdre_C_D)         0.070    -0.780    swervolf/vga/battalion/sprite_column_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_31_5_clk_wiz_0
Waveform(ns):       { 0.000 15.873 }
Period(ns):         31.746
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y4      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y4      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y13     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y13     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y9      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y9      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y5      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y5      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y0      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y0      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.746      181.614    MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X31Y58     swervolf/vga/battalion/motion_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X31Y60     swervolf/vga/battalion/motion_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X31Y60     swervolf/vga/battalion/motion_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X31Y61     swervolf/vga/battalion/motion_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X31Y61     swervolf/vga/battalion/motion_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X31Y61     swervolf/vga/battalion/motion_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X31Y61     swervolf/vga/battalion/motion_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X31Y58     swervolf/vga/battalion/motion_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X31Y63     swervolf/vga/battalion/motion_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X31Y63     swervolf/vga/battalion/motion_counter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X51Y43     swervolf/vga/eightmiss/motion_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X8Y54      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_118_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X8Y54      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_118_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X31Y58     swervolf/vga/battalion/motion_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X31Y61     swervolf/vga/battalion/motion_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X31Y61     swervolf/vga/battalion/motion_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X31Y61     swervolf/vga/battalion/motion_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X31Y61     swervolf/vga/battalion/motion_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X42Y32     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_152_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X42Y32     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_152_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21   clock_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.682ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.518ns (43.192%)  route 0.681ns (56.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 13.412 - 10.000 ) 
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.345     3.827    ddr2/ldc/clk
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y173        FDRE (Prop_fdre_C_Q)         0.518     4.345 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.681     5.026    ddr2/ldc/subfragments_reset5
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.001    13.412    ddr2/ldc/clk
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.393    13.805    
                         clock uncertainty           -0.035    13.770    
    SLICE_X81Y173        FDRE (Setup_fdre_C_D)       -0.061    13.709    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         13.709    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  8.682    

Slack (MET) :             8.763ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.518ns (46.568%)  route 0.594ns (53.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 13.412 - 10.000 ) 
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.345     3.827    ddr2/ldc/clk
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y173        FDRE (Prop_fdre_C_Q)         0.518     4.345 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.594     4.939    ddr2/ldc/subfragments_reset0
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.001    13.412    ddr2/ldc/clk
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.393    13.805    
                         clock uncertainty           -0.035    13.770    
    SLICE_X81Y173        FDRE (Setup_fdre_C_D)       -0.067    13.703    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         13.703    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  8.763    

Slack (MET) :             8.829ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.456ns (42.300%)  route 0.622ns (57.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 13.412 - 10.000 ) 
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.345     3.827    ddr2/ldc/clk
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y173        FDRE (Prop_fdre_C_Q)         0.456     4.283 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.622     4.905    ddr2/ldc/subfragments_reset6
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.001    13.412    ddr2/ldc/clk
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.415    13.827    
                         clock uncertainty           -0.035    13.792    
    SLICE_X81Y173        FDRE (Setup_fdre_C_D)       -0.058    13.734    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  8.829    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.190%)  route 0.625ns (57.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 13.412 - 10.000 ) 
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.345     3.827    ddr2/ldc/clk
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y173        FDRE (Prop_fdre_C_Q)         0.456     4.283 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.625     4.908    ddr2/ldc/subfragments_reset2
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.001    13.412    ddr2/ldc/clk
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.393    13.805    
                         clock uncertainty           -0.035    13.770    
    SLICE_X80Y173        FDRE (Setup_fdre_C_D)       -0.016    13.754    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         13.754    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 13.412 - 10.000 ) 
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.345     3.827    ddr2/ldc/clk
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y173        FDRE (Prop_fdre_C_Q)         0.478     4.305 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.382     4.687    ddr2/ldc/subfragments_reset3
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.001    13.412    ddr2/ldc/clk
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.415    13.827    
                         clock uncertainty           -0.035    13.792    
    SLICE_X80Y173        FDRE (Setup_fdre_C_D)       -0.216    13.576    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         13.576    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.941ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.518ns (52.017%)  route 0.478ns (47.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 13.412 - 10.000 ) 
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.345     3.827    ddr2/ldc/clk
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y173        FDRE (Prop_fdre_C_Q)         0.518     4.345 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.478     4.823    ddr2/ldc/subfragments_reset4
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.001    13.412    ddr2/ldc/clk
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.415    13.827    
                         clock uncertainty           -0.035    13.792    
    SLICE_X80Y173        FDRE (Setup_fdre_C_D)       -0.028    13.764    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                  8.941    

Slack (MET) :             8.950ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.456ns (48.832%)  route 0.478ns (51.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 13.412 - 10.000 ) 
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.345     3.827    ddr2/ldc/clk
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y173        FDRE (Prop_fdre_C_Q)         0.456     4.283 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.478     4.761    ddr2/ldc/subfragments_reset1
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.001    13.412    ddr2/ldc/clk
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.415    13.827    
                         clock uncertainty           -0.035    13.792    
    SLICE_X81Y173        FDRE (Setup_fdre_C_D)       -0.081    13.711    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         13.711    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  8.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.806%)  route 0.167ns (54.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.966     1.216    ddr2/ldc/clk
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y173        FDRE (Prop_fdre_C_Q)         0.141     1.357 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.167     1.524    ddr2/ldc/subfragments_reset1
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.125     1.563    ddr2/ldc/clk
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.347     1.216    
    SLICE_X81Y173        FDRE (Hold_fdre_C_D)         0.066     1.282    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.237%)  route 0.193ns (57.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.966     1.216    ddr2/ldc/clk
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y173        FDRE (Prop_fdre_C_Q)         0.141     1.357 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.193     1.550    ddr2/ldc/subfragments_reset2
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.125     1.563    ddr2/ldc/clk
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.334     1.229    
    SLICE_X80Y173        FDRE (Hold_fdre_C_D)         0.060     1.289    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.573%)  route 0.167ns (50.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.966     1.216    ddr2/ldc/clk
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y173        FDRE (Prop_fdre_C_Q)         0.164     1.380 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.167     1.547    ddr2/ldc/subfragments_reset4
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.125     1.563    ddr2/ldc/clk
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.347     1.216    
    SLICE_X80Y173        FDRE (Hold_fdre_C_D)         0.063     1.279    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.966     1.216    ddr2/ldc/clk
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y173        FDRE (Prop_fdre_C_Q)         0.148     1.364 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.119     1.483    ddr2/ldc/subfragments_reset3
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.125     1.563    ddr2/ldc/clk
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.347     1.216    
    SLICE_X80Y173        FDRE (Hold_fdre_C_D)        -0.001     1.215    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.106%)  route 0.202ns (58.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.966     1.216    ddr2/ldc/clk
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y173        FDRE (Prop_fdre_C_Q)         0.141     1.357 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.202     1.559    ddr2/ldc/subfragments_reset6
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.125     1.563    ddr2/ldc/clk
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.347     1.216    
    SLICE_X81Y173        FDRE (Hold_fdre_C_D)         0.072     1.288    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.386%)  route 0.197ns (54.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.966     1.216    ddr2/ldc/clk
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y173        FDRE (Prop_fdre_C_Q)         0.164     1.380 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.197     1.577    ddr2/ldc/subfragments_reset0
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.125     1.563    ddr2/ldc/clk
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.334     1.229    
    SLICE_X81Y173        FDRE (Hold_fdre_C_D)         0.070     1.299    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.583%)  route 0.284ns (63.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.966     1.216    ddr2/ldc/clk
    SLICE_X80Y173        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y173        FDRE (Prop_fdre_C_Q)         0.164     1.380 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.284     1.664    ddr2/ldc/subfragments_reset5
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.125     1.563    ddr2/ldc/clk
    SLICE_X81Y173        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.334     1.229    
    SLICE_X81Y173        FDRE (Hold_fdre_C_D)         0.070     1.299    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.365    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X80Y173   ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X81Y173   ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X81Y173   ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X80Y173   ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X80Y173   ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X80Y173   ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X81Y173   ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X81Y173   ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X80Y173   ddr2/ldc/FD/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X81Y173   ddr2/ldc/FD_1/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X81Y173   ddr2/ldc/FD_2/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X80Y173   ddr2/ldc/FD_3/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X80Y173   ddr2/ldc/FD_4/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X80Y173   ddr2/ldc/FD_5/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X81Y173   ddr2/ldc/FD_6/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X81Y173   ddr2/ldc/FD_7/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X80Y173   ddr2/ldc/FD/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X81Y173   ddr2/ldc/FD_1/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X81Y173   ddr2/ldc/FD_2/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X80Y173   ddr2/ldc/FD_3/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X80Y173   ddr2/ldc/FD_4/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X80Y173   ddr2/ldc/FD_5/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X81Y173   ddr2/ldc/FD_6/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X81Y173   ddr2/ldc/FD_7/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.035ns  (logic 0.456ns (44.075%)  route 0.579ns (55.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X86Y74         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         FDPE (Prop_fdpe_C_Q)         0.456     6.801 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.579     7.379    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X86Y74         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     4.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     6.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595     7.996    ddr2/ldc/iodelay_clk
    SLICE_X86Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.349     8.345    
                         clock uncertainty           -0.053     8.292    
    SLICE_X86Y74         FDPE (Setup_fdpe_C_D)       -0.043     8.249    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.863 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.745    ddr2/ldc/reset_counter[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.869 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.058    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    11.123    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.863 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.745    ddr2/ldc/reset_counter[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.869 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.058    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    11.123    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.863 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.745    ddr2/ldc/reset_counter[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.869 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.058    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    11.123    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.863 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.745    ddr2/ldc/reset_counter[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.869 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.058    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    11.123    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.773ns (40.923%)  route 1.116ns (59.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.478     6.823 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.116     7.939    ddr2/ldc/reset_counter[1]
    SLICE_X88Y74         LUT3 (Prop_lut3_I0_O)        0.295     8.234 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.234    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_D)        0.081    11.373    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.795ns (41.430%)  route 1.124ns (58.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.478     6.823 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.124     7.947    ddr2/ldc/reset_counter[1]
    SLICE_X88Y74         LUT2 (Prop_lut2_I1_O)        0.317     8.264 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.264    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_D)        0.118    11.410    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.410    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.801ns (41.786%)  route 1.116ns (58.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.478     6.823 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.116     7.939    ddr2/ldc/reset_counter[1]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.323     8.262 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.262    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_D)        0.118    11.410    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.410    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.773ns (45.472%)  route 0.927ns (54.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.478     6.823 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.927     7.750    ddr2/ldc/reset_counter[1]
    SLICE_X89Y74         LUT6 (Prop_lut6_I0_O)        0.295     8.045 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.045    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X89Y74         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism              0.327    11.323    
                         clock uncertainty           -0.053    11.270    
    SLICE_X89Y74         FDRE (Setup_fdre_C_D)        0.029    11.299    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.419ns (43.973%)  route 0.534ns (56.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X86Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         FDPE (Prop_fdpe_C_Q)         0.419     6.764 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.534     7.298    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.327    11.323    
                         clock uncertainty           -0.053    11.270    
    SLICE_X88Y74         FDSE (Setup_fdse_C_S)       -0.697    10.573    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.573    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  3.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.506%)  route 0.136ns (39.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.037 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.136     2.174    ddr2/ldc/reset_counter[0]
    SLICE_X89Y74         LUT6 (Prop_lut6_I1_O)        0.045     2.219 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.219    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X89Y74         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.536     1.886    
    SLICE_X89Y74         FDRE (Hold_fdre_C_D)         0.091     1.977    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.037 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.211    ddr2/ldc/reset_counter[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.048     2.259 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.259    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.873    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.131     2.004    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.037 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.211    ddr2/ldc/reset_counter[2]
    SLICE_X88Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.256 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.256    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.873    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.121     1.994    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.037 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.186     2.224    ddr2/ldc/reset_counter[0]
    SLICE_X88Y74         LUT2 (Prop_lut2_I0_O)        0.043     2.267 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.267    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.873    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.131     2.004    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.037 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.186     2.224    ddr2/ldc/reset_counter[0]
    SLICE_X88Y74         LUT1 (Prop_lut1_I0_O)        0.045     2.269 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.269    ddr2/ldc/reset_counter0[0]
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.873    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.120     1.993    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.047%)  route 0.230ns (61.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X86Y74         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.014 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.230     2.244    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X86Y74         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X86Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.549     1.873    
    SLICE_X86Y74         FDPE (Hold_fdpe_C_D)         0.076     1.949    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.851%)  route 0.178ns (58.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X86Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         FDPE (Prop_fdpe_C_Q)         0.128     2.001 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.178     2.179    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.536     1.886    
    SLICE_X88Y74         FDSE (Hold_fdse_C_S)        -0.044     1.842    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.851%)  route 0.178ns (58.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X86Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         FDPE (Prop_fdpe_C_Q)         0.128     2.001 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.178     2.179    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.536     1.886    
    SLICE_X88Y74         FDSE (Hold_fdse_C_S)        -0.044     1.842    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.851%)  route 0.178ns (58.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X86Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         FDPE (Prop_fdpe_C_Q)         0.128     2.001 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.178     2.179    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.536     1.886    
    SLICE_X88Y74         FDSE (Hold_fdse_C_S)        -0.044     1.842    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.851%)  route 0.178ns (58.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X86Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         FDPE (Prop_fdpe_C_Q)         0.128     2.001 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.178     2.179    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.536     1.886    
    SLICE_X88Y74         FDSE (Hold_fdse_C_S)        -0.044     1.842    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y74     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y74     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y74     ddr2/ldc/ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y74     ddr2/ldc/FDPE/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y74     ddr2/ldc/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y74     ddr2/ldc/FDPE_1/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y74     ddr2/ldc/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y74     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y74     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y74     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y74     ddr2/ldc/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y74     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y74     ddr2/ldc/FDPE_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y74     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y74     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 ddr2/ldc/write_w_buffer_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 1.867ns (21.115%)  route 6.975ns (78.885%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 15.897 - 10.000 ) 
    Source Clock Delay      (SCD):    6.351ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.718     6.351    ddr2/ldc/clk_0
    SLICE_X74Y99         FDRE                                         r  ddr2/ldc/write_w_buffer_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDRE (Prop_fdre_C_Q)         0.478     6.829 f  ddr2/ldc/write_w_buffer_level0_reg[1]/Q
                         net (fo=7, routed)           1.010     7.839    ddr2/ldc/write_w_buffer_level0_reg[1]
    SLICE_X74Y100        LUT5 (Prop_lut5_I3_O)        0.317     8.156 r  ddr2/ldc/storage_10_reg_0_i_83/O
                         net (fo=3, routed)           0.956     9.112    ddr2/ldc/storage_10_reg_0_i_83_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I1_O)        0.328     9.440 r  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=149, routed)         1.178    10.618    ddr2/ldc/grant_reg_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.742 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_14/O
                         net (fo=2, routed)           0.449    11.191    ddr2/ldc/storage_3_reg_0_15_0_5_i_14_n_0
    SLICE_X73Y97         LUT6 (Prop_lut6_I3_O)        0.124    11.315 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_8/O
                         net (fo=4, routed)           0.734    12.049    ddr2/ldc/storage_3_reg_0_15_0_5_i_8_n_0
    SLICE_X72Y93         LUT3 (Prop_lut3_I2_O)        0.124    12.173 r  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_5/O
                         net (fo=1, routed)           0.635    12.808    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_5_n_0
    SLICE_X72Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.932 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.597    13.529    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X73Y101        LUT6 (Prop_lut6_I5_O)        0.124    13.653 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.675    14.328    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X74Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.452 r  ddr2/ldc/read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.741    15.193    ddr2/ldc/read_beat_count[7]_i_1_n_0
    SLICE_X70Y100        FDRE                                         r  ddr2/ldc/read_beat_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.497    15.897    ddr2/ldc/clk_0
    SLICE_X70Y100        FDRE                                         r  ddr2/ldc/read_beat_count_reg[0]/C
                         clock pessimism              0.232    16.129    
                         clock uncertainty           -0.057    16.072    
    SLICE_X70Y100        FDRE (Setup_fdre_C_R)       -0.524    15.548    ddr2/ldc/read_beat_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                         -15.193    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 ddr2/ldc/write_w_buffer_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 1.867ns (21.115%)  route 6.975ns (78.885%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 15.897 - 10.000 ) 
    Source Clock Delay      (SCD):    6.351ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.718     6.351    ddr2/ldc/clk_0
    SLICE_X74Y99         FDRE                                         r  ddr2/ldc/write_w_buffer_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDRE (Prop_fdre_C_Q)         0.478     6.829 f  ddr2/ldc/write_w_buffer_level0_reg[1]/Q
                         net (fo=7, routed)           1.010     7.839    ddr2/ldc/write_w_buffer_level0_reg[1]
    SLICE_X74Y100        LUT5 (Prop_lut5_I3_O)        0.317     8.156 r  ddr2/ldc/storage_10_reg_0_i_83/O
                         net (fo=3, routed)           0.956     9.112    ddr2/ldc/storage_10_reg_0_i_83_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I1_O)        0.328     9.440 r  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=149, routed)         1.178    10.618    ddr2/ldc/grant_reg_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.742 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_14/O
                         net (fo=2, routed)           0.449    11.191    ddr2/ldc/storage_3_reg_0_15_0_5_i_14_n_0
    SLICE_X73Y97         LUT6 (Prop_lut6_I3_O)        0.124    11.315 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_8/O
                         net (fo=4, routed)           0.734    12.049    ddr2/ldc/storage_3_reg_0_15_0_5_i_8_n_0
    SLICE_X72Y93         LUT3 (Prop_lut3_I2_O)        0.124    12.173 r  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_5/O
                         net (fo=1, routed)           0.635    12.808    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_5_n_0
    SLICE_X72Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.932 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.597    13.529    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X73Y101        LUT6 (Prop_lut6_I5_O)        0.124    13.653 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.675    14.328    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X74Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.452 r  ddr2/ldc/read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.741    15.193    ddr2/ldc/read_beat_count[7]_i_1_n_0
    SLICE_X70Y100        FDRE                                         r  ddr2/ldc/read_beat_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.497    15.897    ddr2/ldc/clk_0
    SLICE_X70Y100        FDRE                                         r  ddr2/ldc/read_beat_count_reg[1]/C
                         clock pessimism              0.232    16.129    
                         clock uncertainty           -0.057    16.072    
    SLICE_X70Y100        FDRE (Setup_fdre_C_R)       -0.524    15.548    ddr2/ldc/read_beat_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                         -15.193    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 ddr2/ldc/write_w_buffer_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 1.867ns (21.115%)  route 6.975ns (78.885%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 15.897 - 10.000 ) 
    Source Clock Delay      (SCD):    6.351ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.718     6.351    ddr2/ldc/clk_0
    SLICE_X74Y99         FDRE                                         r  ddr2/ldc/write_w_buffer_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDRE (Prop_fdre_C_Q)         0.478     6.829 f  ddr2/ldc/write_w_buffer_level0_reg[1]/Q
                         net (fo=7, routed)           1.010     7.839    ddr2/ldc/write_w_buffer_level0_reg[1]
    SLICE_X74Y100        LUT5 (Prop_lut5_I3_O)        0.317     8.156 r  ddr2/ldc/storage_10_reg_0_i_83/O
                         net (fo=3, routed)           0.956     9.112    ddr2/ldc/storage_10_reg_0_i_83_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I1_O)        0.328     9.440 r  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=149, routed)         1.178    10.618    ddr2/ldc/grant_reg_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.742 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_14/O
                         net (fo=2, routed)           0.449    11.191    ddr2/ldc/storage_3_reg_0_15_0_5_i_14_n_0
    SLICE_X73Y97         LUT6 (Prop_lut6_I3_O)        0.124    11.315 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_8/O
                         net (fo=4, routed)           0.734    12.049    ddr2/ldc/storage_3_reg_0_15_0_5_i_8_n_0
    SLICE_X72Y93         LUT3 (Prop_lut3_I2_O)        0.124    12.173 r  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_5/O
                         net (fo=1, routed)           0.635    12.808    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_5_n_0
    SLICE_X72Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.932 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.597    13.529    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X73Y101        LUT6 (Prop_lut6_I5_O)        0.124    13.653 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.675    14.328    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X74Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.452 r  ddr2/ldc/read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.741    15.193    ddr2/ldc/read_beat_count[7]_i_1_n_0
    SLICE_X70Y100        FDRE                                         r  ddr2/ldc/read_beat_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.497    15.897    ddr2/ldc/clk_0
    SLICE_X70Y100        FDRE                                         r  ddr2/ldc/read_beat_count_reg[2]/C
                         clock pessimism              0.232    16.129    
                         clock uncertainty           -0.057    16.072    
    SLICE_X70Y100        FDRE (Setup_fdre_C_R)       -0.524    15.548    ddr2/ldc/read_beat_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                         -15.193    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 ddr2/ldc/write_w_buffer_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 1.867ns (21.115%)  route 6.975ns (78.885%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 15.897 - 10.000 ) 
    Source Clock Delay      (SCD):    6.351ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.718     6.351    ddr2/ldc/clk_0
    SLICE_X74Y99         FDRE                                         r  ddr2/ldc/write_w_buffer_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDRE (Prop_fdre_C_Q)         0.478     6.829 f  ddr2/ldc/write_w_buffer_level0_reg[1]/Q
                         net (fo=7, routed)           1.010     7.839    ddr2/ldc/write_w_buffer_level0_reg[1]
    SLICE_X74Y100        LUT5 (Prop_lut5_I3_O)        0.317     8.156 r  ddr2/ldc/storage_10_reg_0_i_83/O
                         net (fo=3, routed)           0.956     9.112    ddr2/ldc/storage_10_reg_0_i_83_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I1_O)        0.328     9.440 r  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=149, routed)         1.178    10.618    ddr2/ldc/grant_reg_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.742 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_14/O
                         net (fo=2, routed)           0.449    11.191    ddr2/ldc/storage_3_reg_0_15_0_5_i_14_n_0
    SLICE_X73Y97         LUT6 (Prop_lut6_I3_O)        0.124    11.315 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_8/O
                         net (fo=4, routed)           0.734    12.049    ddr2/ldc/storage_3_reg_0_15_0_5_i_8_n_0
    SLICE_X72Y93         LUT3 (Prop_lut3_I2_O)        0.124    12.173 r  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_5/O
                         net (fo=1, routed)           0.635    12.808    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_5_n_0
    SLICE_X72Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.932 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.597    13.529    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X73Y101        LUT6 (Prop_lut6_I5_O)        0.124    13.653 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.675    14.328    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X74Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.452 r  ddr2/ldc/read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.741    15.193    ddr2/ldc/read_beat_count[7]_i_1_n_0
    SLICE_X70Y100        FDRE                                         r  ddr2/ldc/read_beat_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.497    15.897    ddr2/ldc/clk_0
    SLICE_X70Y100        FDRE                                         r  ddr2/ldc/read_beat_count_reg[3]/C
                         clock pessimism              0.232    16.129    
                         clock uncertainty           -0.057    16.072    
    SLICE_X70Y100        FDRE (Setup_fdre_C_R)       -0.524    15.548    ddr2/ldc/read_beat_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                         -15.193    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 ddr2/ldc/write_w_buffer_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 1.867ns (21.115%)  route 6.975ns (78.885%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 15.897 - 10.000 ) 
    Source Clock Delay      (SCD):    6.351ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.718     6.351    ddr2/ldc/clk_0
    SLICE_X74Y99         FDRE                                         r  ddr2/ldc/write_w_buffer_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDRE (Prop_fdre_C_Q)         0.478     6.829 f  ddr2/ldc/write_w_buffer_level0_reg[1]/Q
                         net (fo=7, routed)           1.010     7.839    ddr2/ldc/write_w_buffer_level0_reg[1]
    SLICE_X74Y100        LUT5 (Prop_lut5_I3_O)        0.317     8.156 r  ddr2/ldc/storage_10_reg_0_i_83/O
                         net (fo=3, routed)           0.956     9.112    ddr2/ldc/storage_10_reg_0_i_83_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I1_O)        0.328     9.440 r  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=149, routed)         1.178    10.618    ddr2/ldc/grant_reg_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.742 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_14/O
                         net (fo=2, routed)           0.449    11.191    ddr2/ldc/storage_3_reg_0_15_0_5_i_14_n_0
    SLICE_X73Y97         LUT6 (Prop_lut6_I3_O)        0.124    11.315 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_8/O
                         net (fo=4, routed)           0.734    12.049    ddr2/ldc/storage_3_reg_0_15_0_5_i_8_n_0
    SLICE_X72Y93         LUT3 (Prop_lut3_I2_O)        0.124    12.173 r  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_5/O
                         net (fo=1, routed)           0.635    12.808    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_5_n_0
    SLICE_X72Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.932 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.597    13.529    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X73Y101        LUT6 (Prop_lut6_I5_O)        0.124    13.653 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.675    14.328    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X74Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.452 r  ddr2/ldc/read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.741    15.193    ddr2/ldc/read_beat_count[7]_i_1_n_0
    SLICE_X70Y100        FDRE                                         r  ddr2/ldc/read_beat_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.497    15.897    ddr2/ldc/clk_0
    SLICE_X70Y100        FDRE                                         r  ddr2/ldc/read_beat_count_reg[4]/C
                         clock pessimism              0.232    16.129    
                         clock uncertainty           -0.057    16.072    
    SLICE_X70Y100        FDRE (Setup_fdre_C_R)       -0.524    15.548    ddr2/ldc/read_beat_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                         -15.193    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 ddr2/ldc/litedramcore_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.435ns  (logic 2.785ns (29.519%)  route 6.650ns (70.481%))
  Logic Levels:           8  (CARRY4=2 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.127ns = ( 16.127 - 10.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715     6.348    ddr2/ldc/clk_0
    SLICE_X73Y56         FDRE                                         r  ddr2/ldc/litedramcore_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y56         FDRE (Prop_fdre_C_Q)         0.456     6.804 r  ddr2/ldc/litedramcore_grant_reg/Q
                         net (fo=155, routed)         1.839     8.643    ddr2/ldc/serv_rf_top/cpu/bufreg/litedramcore_grant
    SLICE_X79Y79         LUT3 (Prop_lut3_I1_O)        0.152     8.795 r  ddr2/ldc/serv_rf_top/cpu/bufreg/tag_mem_reg_0_1_12_17_i_4/O
                         net (fo=3, routed)           1.183     9.978    ddr2/ldc/serv_rf_top/cpu/bufreg/tag_di_tag[4]
    SLICE_X75Y77         LUT6 (Prop_lut6_I1_O)        0.332    10.310 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_15/O
                         net (fo=1, routed)           0.000    10.310    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_15_n_0
    SLICE_X75Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.842 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.842    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5_n_0
    SLICE_X75Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_2/CO[1]
                         net (fo=6, routed)           1.227    12.226    ddr2/ldc/serv_rf_top/cpu/decode/CO[0]
    SLICE_X74Y54         LUT6 (Prop_lut6_I4_O)        0.329    12.555 f  ddr2/ldc/serv_rf_top/cpu/decode/litedramcore_count[0]_i_4/O
                         net (fo=3, routed)           0.585    13.140    ddr2/ldc/serv_rf_top/cpu/decode/ram_bus_ram_bus_ack_reg
    SLICE_X73Y52         LUT2 (Prop_lut2_I1_O)        0.120    13.260 r  ddr2/ldc/serv_rf_top/cpu/decode/rreq_r_i_3/O
                         net (fo=8, routed)           1.001    14.261    ddr2/ldc/serv_rf_top/cpu/state/serv_ibus_ack
    SLICE_X76Y45         LUT2 (Prop_lut2_I0_O)        0.352    14.613 r  ddr2/ldc/serv_rf_top/cpu/state/mcause3_0[3]_i_3/O
                         net (fo=4, routed)           0.331    14.944    ddr2/ldc/serv_rf_top/cpu/state/trap_taken
    SLICE_X77Y44         LUT2 (Prop_lut2_I0_O)        0.355    15.299 r  ddr2/ldc/serv_rf_top/cpu/state/mcause3_0[3]_i_1/O
                         net (fo=4, routed)           0.484    15.782    ddr2/ldc/serv_rf_top/cpu/csr/E[0]
    SLICE_X76Y47         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.727    16.127    ddr2/ldc/serv_rf_top/cpu/csr/mstatus_reg_0
    SLICE_X76Y47         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[2]/C
                         clock pessimism              0.239    16.366    
                         clock uncertainty           -0.057    16.310    
    SLICE_X76Y47         FDRE (Setup_fdre_C_CE)      -0.169    16.141    ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[2]
  -------------------------------------------------------------------
                         required time                         16.141    
                         arrival time                         -15.782    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 ddr2/ldc/litedramcore_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 2.785ns (29.525%)  route 6.648ns (70.475%))
  Logic Levels:           8  (CARRY4=2 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 16.126 - 10.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715     6.348    ddr2/ldc/clk_0
    SLICE_X73Y56         FDRE                                         r  ddr2/ldc/litedramcore_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y56         FDRE (Prop_fdre_C_Q)         0.456     6.804 r  ddr2/ldc/litedramcore_grant_reg/Q
                         net (fo=155, routed)         1.839     8.643    ddr2/ldc/serv_rf_top/cpu/bufreg/litedramcore_grant
    SLICE_X79Y79         LUT3 (Prop_lut3_I1_O)        0.152     8.795 r  ddr2/ldc/serv_rf_top/cpu/bufreg/tag_mem_reg_0_1_12_17_i_4/O
                         net (fo=3, routed)           1.183     9.978    ddr2/ldc/serv_rf_top/cpu/bufreg/tag_di_tag[4]
    SLICE_X75Y77         LUT6 (Prop_lut6_I1_O)        0.332    10.310 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_15/O
                         net (fo=1, routed)           0.000    10.310    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_15_n_0
    SLICE_X75Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.842 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.842    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5_n_0
    SLICE_X75Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_2/CO[1]
                         net (fo=6, routed)           1.227    12.226    ddr2/ldc/serv_rf_top/cpu/decode/CO[0]
    SLICE_X74Y54         LUT6 (Prop_lut6_I4_O)        0.329    12.555 f  ddr2/ldc/serv_rf_top/cpu/decode/litedramcore_count[0]_i_4/O
                         net (fo=3, routed)           0.585    13.140    ddr2/ldc/serv_rf_top/cpu/decode/ram_bus_ram_bus_ack_reg
    SLICE_X73Y52         LUT2 (Prop_lut2_I1_O)        0.120    13.260 r  ddr2/ldc/serv_rf_top/cpu/decode/rreq_r_i_3/O
                         net (fo=8, routed)           1.001    14.261    ddr2/ldc/serv_rf_top/cpu/state/serv_ibus_ack
    SLICE_X76Y45         LUT2 (Prop_lut2_I0_O)        0.352    14.613 r  ddr2/ldc/serv_rf_top/cpu/state/mcause3_0[3]_i_3/O
                         net (fo=4, routed)           0.331    14.944    ddr2/ldc/serv_rf_top/cpu/state/trap_taken
    SLICE_X77Y44         LUT2 (Prop_lut2_I0_O)        0.355    15.299 r  ddr2/ldc/serv_rf_top/cpu/state/mcause3_0[3]_i_1/O
                         net (fo=4, routed)           0.482    15.780    ddr2/ldc/serv_rf_top/cpu/csr/E[0]
    SLICE_X76Y46         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.726    16.126    ddr2/ldc/serv_rf_top/cpu/csr/mstatus_reg_0
    SLICE_X76Y46         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[0]/C
                         clock pessimism              0.239    16.365    
                         clock uncertainty           -0.057    16.309    
    SLICE_X76Y46         FDRE (Setup_fdre_C_CE)      -0.169    16.140    ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[0]
  -------------------------------------------------------------------
                         required time                         16.140    
                         arrival time                         -15.780    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 ddr2/ldc/litedramcore_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 2.785ns (29.525%)  route 6.648ns (70.475%))
  Logic Levels:           8  (CARRY4=2 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 16.126 - 10.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715     6.348    ddr2/ldc/clk_0
    SLICE_X73Y56         FDRE                                         r  ddr2/ldc/litedramcore_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y56         FDRE (Prop_fdre_C_Q)         0.456     6.804 r  ddr2/ldc/litedramcore_grant_reg/Q
                         net (fo=155, routed)         1.839     8.643    ddr2/ldc/serv_rf_top/cpu/bufreg/litedramcore_grant
    SLICE_X79Y79         LUT3 (Prop_lut3_I1_O)        0.152     8.795 r  ddr2/ldc/serv_rf_top/cpu/bufreg/tag_mem_reg_0_1_12_17_i_4/O
                         net (fo=3, routed)           1.183     9.978    ddr2/ldc/serv_rf_top/cpu/bufreg/tag_di_tag[4]
    SLICE_X75Y77         LUT6 (Prop_lut6_I1_O)        0.332    10.310 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_15/O
                         net (fo=1, routed)           0.000    10.310    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_15_n_0
    SLICE_X75Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.842 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.842    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5_n_0
    SLICE_X75Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_2/CO[1]
                         net (fo=6, routed)           1.227    12.226    ddr2/ldc/serv_rf_top/cpu/decode/CO[0]
    SLICE_X74Y54         LUT6 (Prop_lut6_I4_O)        0.329    12.555 f  ddr2/ldc/serv_rf_top/cpu/decode/litedramcore_count[0]_i_4/O
                         net (fo=3, routed)           0.585    13.140    ddr2/ldc/serv_rf_top/cpu/decode/ram_bus_ram_bus_ack_reg
    SLICE_X73Y52         LUT2 (Prop_lut2_I1_O)        0.120    13.260 r  ddr2/ldc/serv_rf_top/cpu/decode/rreq_r_i_3/O
                         net (fo=8, routed)           1.001    14.261    ddr2/ldc/serv_rf_top/cpu/state/serv_ibus_ack
    SLICE_X76Y45         LUT2 (Prop_lut2_I0_O)        0.352    14.613 r  ddr2/ldc/serv_rf_top/cpu/state/mcause3_0[3]_i_3/O
                         net (fo=4, routed)           0.331    14.944    ddr2/ldc/serv_rf_top/cpu/state/trap_taken
    SLICE_X77Y44         LUT2 (Prop_lut2_I0_O)        0.355    15.299 r  ddr2/ldc/serv_rf_top/cpu/state/mcause3_0[3]_i_1/O
                         net (fo=4, routed)           0.482    15.780    ddr2/ldc/serv_rf_top/cpu/csr/E[0]
    SLICE_X76Y46         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.726    16.126    ddr2/ldc/serv_rf_top/cpu/csr/mstatus_reg_0
    SLICE_X76Y46         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[1]/C
                         clock pessimism              0.239    16.365    
                         clock uncertainty           -0.057    16.309    
    SLICE_X76Y46         FDRE (Setup_fdre_C_CE)      -0.169    16.140    ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[1]
  -------------------------------------------------------------------
                         required time                         16.140    
                         arrival time                         -15.780    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 ddr2/ldc/litedramcore_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 2.785ns (29.525%)  route 6.648ns (70.475%))
  Logic Levels:           8  (CARRY4=2 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 16.126 - 10.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715     6.348    ddr2/ldc/clk_0
    SLICE_X73Y56         FDRE                                         r  ddr2/ldc/litedramcore_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y56         FDRE (Prop_fdre_C_Q)         0.456     6.804 r  ddr2/ldc/litedramcore_grant_reg/Q
                         net (fo=155, routed)         1.839     8.643    ddr2/ldc/serv_rf_top/cpu/bufreg/litedramcore_grant
    SLICE_X79Y79         LUT3 (Prop_lut3_I1_O)        0.152     8.795 r  ddr2/ldc/serv_rf_top/cpu/bufreg/tag_mem_reg_0_1_12_17_i_4/O
                         net (fo=3, routed)           1.183     9.978    ddr2/ldc/serv_rf_top/cpu/bufreg/tag_di_tag[4]
    SLICE_X75Y77         LUT6 (Prop_lut6_I1_O)        0.332    10.310 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_15/O
                         net (fo=1, routed)           0.000    10.310    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_15_n_0
    SLICE_X75Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.842 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.842    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5_n_0
    SLICE_X75Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_2/CO[1]
                         net (fo=6, routed)           1.227    12.226    ddr2/ldc/serv_rf_top/cpu/decode/CO[0]
    SLICE_X74Y54         LUT6 (Prop_lut6_I4_O)        0.329    12.555 f  ddr2/ldc/serv_rf_top/cpu/decode/litedramcore_count[0]_i_4/O
                         net (fo=3, routed)           0.585    13.140    ddr2/ldc/serv_rf_top/cpu/decode/ram_bus_ram_bus_ack_reg
    SLICE_X73Y52         LUT2 (Prop_lut2_I1_O)        0.120    13.260 r  ddr2/ldc/serv_rf_top/cpu/decode/rreq_r_i_3/O
                         net (fo=8, routed)           1.001    14.261    ddr2/ldc/serv_rf_top/cpu/state/serv_ibus_ack
    SLICE_X76Y45         LUT2 (Prop_lut2_I0_O)        0.352    14.613 r  ddr2/ldc/serv_rf_top/cpu/state/mcause3_0[3]_i_3/O
                         net (fo=4, routed)           0.331    14.944    ddr2/ldc/serv_rf_top/cpu/state/trap_taken
    SLICE_X77Y44         LUT2 (Prop_lut2_I0_O)        0.355    15.299 r  ddr2/ldc/serv_rf_top/cpu/state/mcause3_0[3]_i_1/O
                         net (fo=4, routed)           0.482    15.780    ddr2/ldc/serv_rf_top/cpu/csr/E[0]
    SLICE_X76Y46         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.726    16.126    ddr2/ldc/serv_rf_top/cpu/csr/mstatus_reg_0
    SLICE_X76Y46         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[3]/C
                         clock pessimism              0.239    16.365    
                         clock uncertainty           -0.057    16.309    
    SLICE_X76Y46         FDRE (Setup_fdre_C_CE)      -0.169    16.140    ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[3]
  -------------------------------------------------------------------
                         required time                         16.140    
                         arrival time                         -15.780    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 1.899ns (21.487%)  route 6.939ns (78.513%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 15.991 - 10.000 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.633     6.266    ddr2/ldc/clk_0
    SLICE_X70Y96         FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y96         FDRE (Prop_fdre_C_Q)         0.478     6.744 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/Q
                         net (fo=7, routed)           0.887     7.631    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]
    SLICE_X71Y96         LUT5 (Prop_lut5_I2_O)        0.323     7.954 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_valid_i_2/O
                         net (fo=7, routed)           0.731     8.685    ddr2/ldc/sdram_bankmachine4_cmd_buffer_sink_valid
    SLICE_X73Y94         LUT6 (Prop_lut6_I4_O)        0.326     9.011 r  ddr2/ldc/subfragments_roundrobin2_grant_i_9/O
                         net (fo=1, routed)           0.403     9.415    ddr2/ldc/subfragments_roundrobin2_grant_i_9_n_0
    SLICE_X73Y92         LUT5 (Prop_lut5_I0_O)        0.124     9.539 f  ddr2/ldc/subfragments_roundrobin2_grant_i_7/O
                         net (fo=2, routed)           0.556    10.095    ddr2/ldc/subfragments_roundrobin2_grant_i_7_n_0
    SLICE_X73Y89         LUT2 (Prop_lut2_I0_O)        0.124    10.219 f  ddr2/ldc/subfragments_state[1]_i_15/O
                         net (fo=3, routed)           0.303    10.522    ddr2/ldc/subfragments_state[1]_i_15_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.646 f  ddr2/ldc/subfragments_state[1]_i_10/O
                         net (fo=4, routed)           0.962    11.608    ddr2/ldc/subfragments_state[1]_i_10_n_0
    SLICE_X77Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.732 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.748    12.479    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X75Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.603 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.516    14.119    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X76Y60         LUT5 (Prop_lut5_I0_O)        0.152    14.271 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.833    15.104    ddr2/ldc/data_mem_grain5_reg_0_1_6_7/WE
    SLICE_X76Y66         RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.590    15.991    ddr2/ldc/data_mem_grain5_reg_0_1_6_7/WCLK
    SLICE_X76Y66         RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_6_7/RAMA/CLK
                         clock pessimism              0.311    16.302    
                         clock uncertainty           -0.057    16.245    
    SLICE_X76Y66         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.757    15.488    ddr2/ldc/data_mem_grain5_reg_0_1_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         15.488    
                         arrival time                         -15.104    
  -------------------------------------------------------------------
                         slack                                  0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.596     1.875    ddr2/ldc/clk_0
    SLICE_X75Y90         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.141     2.016 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.257    ddr2/ldc/storage_3_reg_0_15_6_11/ADDRD0
    SLICE_X74Y90         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    ddr2/ldc/storage_3_reg_0_15_6_11/WCLK
    SLICE_X74Y90         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.540     1.888    
    SLICE_X74Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.198    ddr2/ldc/storage_3_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.596     1.875    ddr2/ldc/clk_0
    SLICE_X75Y90         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.141     2.016 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.257    ddr2/ldc/storage_3_reg_0_15_6_11/ADDRD0
    SLICE_X74Y90         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    ddr2/ldc/storage_3_reg_0_15_6_11/WCLK
    SLICE_X74Y90         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.540     1.888    
    SLICE_X74Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.198    ddr2/ldc/storage_3_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.596     1.875    ddr2/ldc/clk_0
    SLICE_X75Y90         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.141     2.016 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.257    ddr2/ldc/storage_3_reg_0_15_6_11/ADDRD0
    SLICE_X74Y90         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    ddr2/ldc/storage_3_reg_0_15_6_11/WCLK
    SLICE_X74Y90         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.540     1.888    
    SLICE_X74Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.198    ddr2/ldc/storage_3_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.596     1.875    ddr2/ldc/clk_0
    SLICE_X75Y90         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.141     2.016 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.257    ddr2/ldc/storage_3_reg_0_15_6_11/ADDRD0
    SLICE_X74Y90         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    ddr2/ldc/storage_3_reg_0_15_6_11/WCLK
    SLICE_X74Y90         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.540     1.888    
    SLICE_X74Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.198    ddr2/ldc/storage_3_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.596     1.875    ddr2/ldc/clk_0
    SLICE_X75Y90         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.141     2.016 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.257    ddr2/ldc/storage_3_reg_0_15_6_11/ADDRD0
    SLICE_X74Y90         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    ddr2/ldc/storage_3_reg_0_15_6_11/WCLK
    SLICE_X74Y90         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.540     1.888    
    SLICE_X74Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.198    ddr2/ldc/storage_3_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.596     1.875    ddr2/ldc/clk_0
    SLICE_X75Y90         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.141     2.016 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.257    ddr2/ldc/storage_3_reg_0_15_6_11/ADDRD0
    SLICE_X74Y90         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    ddr2/ldc/storage_3_reg_0_15_6_11/WCLK
    SLICE_X74Y90         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.540     1.888    
    SLICE_X74Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.198    ddr2/ldc/storage_3_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.596     1.875    ddr2/ldc/clk_0
    SLICE_X75Y90         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.141     2.016 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.257    ddr2/ldc/storage_3_reg_0_15_6_11/ADDRD0
    SLICE_X74Y90         RAMS32                                       r  ddr2/ldc/storage_3_reg_0_15_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    ddr2/ldc/storage_3_reg_0_15_6_11/WCLK
    SLICE_X74Y90         RAMS32                                       r  ddr2/ldc/storage_3_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.540     1.888    
    SLICE_X74Y90         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.198    ddr2/ldc/storage_3_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.596     1.875    ddr2/ldc/clk_0
    SLICE_X75Y90         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.141     2.016 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.257    ddr2/ldc/storage_3_reg_0_15_6_11/ADDRD0
    SLICE_X74Y90         RAMS32                                       r  ddr2/ldc/storage_3_reg_0_15_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    ddr2/ldc/storage_3_reg_0_15_6_11/WCLK
    SLICE_X74Y90         RAMS32                                       r  ddr2/ldc/storage_3_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.540     1.888    
    SLICE_X74Y90         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.198    ddr2/ldc/storage_3_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.852%)  route 0.242ns (63.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.607     1.886    ddr2/ldc/clk_0
    SLICE_X89Y94         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.141     2.027 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.242     2.269    ddr2/ldc/storage_8_reg_0_15_18_21/ADDRD0
    SLICE_X88Y94         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.879     2.439    ddr2/ldc/storage_8_reg_0_15_18_21/WCLK
    SLICE_X88Y94         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMA/CLK
                         clock pessimism             -0.539     1.899    
    SLICE_X88Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.209    ddr2/ldc/storage_8_reg_0_15_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_18_21/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.852%)  route 0.242ns (63.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.607     1.886    ddr2/ldc/clk_0
    SLICE_X89Y94         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.141     2.027 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.242     2.269    ddr2/ldc/storage_8_reg_0_15_18_21/ADDRD0
    SLICE_X88Y94         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.879     2.439    ddr2/ldc/storage_8_reg_0_15_18_21/WCLK
    SLICE_X88Y94         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMA_D1/CLK
                         clock pessimism             -0.539     1.899    
    SLICE_X88Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.209    ddr2/ldc/storage_8_reg_0_15_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y18    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10    ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8     ddr2/ldc/mem_1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12    ddr2/ldc/memdat_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y97    ddr2/ldc/storage_7_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y97    ddr2/ldc/storage_7_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y97    ddr2/ldc/storage_7_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y97    ddr2/ldc/storage_7_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y97    ddr2/ldc/storage_7_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y97    ddr2/ldc/storage_7_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y97    ddr2/ldc/storage_7_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y97    ddr2/ldc/storage_7_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y107   ddr2/ldc/storage_14_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y107   ddr2/ldc/storage_14_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y107   ddr2/ldc/storage_14_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y107   ddr2/ldc/storage_14_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y107   ddr2/ldc/storage_14_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y107   ddr2/ldc/storage_14_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y107   ddr2/ldc/storage_14_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y107   ddr2/ldc/storage_14_reg_0_15_6_7/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :         2079  Failing Endpoints,  Worst Slack       -3.581ns,  Total Violation    -3743.560ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.581ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.454ns  (logic 3.391ns (14.458%)  route 20.063ns (85.542%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.800ns = ( 29.800 - 20.000 ) 
    Source Clock Delay      (SCD):    10.283ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.622    10.283    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X30Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDCE (Prop_fdce_C_Q)         0.518    10.801 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/Q
                         net (fo=47, routed)          1.238    12.039    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X30Y129        LUT4 (Prop_lut4_I3_O)        0.124    12.163 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.930    13.093    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I3_O)        0.124    13.217 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.459    13.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y124        LUT3 (Prop_lut3_I0_O)        0.124    13.801 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           1.121    14.921    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.124    15.045 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[57]_i_1__3/O
                         net (fo=4, routed)           1.431    16.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[9]_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124    16.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    16.600    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.132 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.902    18.034    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.158 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.308    18.467    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.591 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.661    21.251    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_10
    SLICE_X23Y165        LUT6 (Prop_lut6_I3_O)        0.124    21.375 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_16/O
                         net (fo=9, routed)           0.679    22.054    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[63]_4
    SLICE_X16Y167        LUT3 (Prop_lut3_I0_O)        0.124    22.178 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[50]_i_13/O
                         net (fo=1, routed)           0.768    22.946    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_15_0
    SLICE_X16Y166        LUT6 (Prop_lut6_I3_O)        0.124    23.070 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[50]_i_5/O
                         net (fo=3, routed)           1.066    24.135    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[50]_2
    SLICE_X29Y163        LUT2 (Prop_lut2_I1_O)        0.149    24.284 f  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[50]_i_2__0/O
                         net (fo=8, routed)           0.983    25.267    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_2
    SLICE_X29Y159        LUT6 (Prop_lut6_I4_O)        0.332    25.599 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          1.722    27.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X31Y127        LUT6 (Prop_lut6_I5_O)        0.124    27.445 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          1.326    28.771    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X30Y143        LUT6 (Prop_lut6_I2_O)        0.124    28.895 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=138, routed)         1.052    29.947    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X33Y126        LUT4 (Prop_lut4_I1_O)        0.124    30.071 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=8, routed)           0.662    30.732    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X34Y125        LUT5 (Prop_lut5_I0_O)        0.124    30.856 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=134, routed)         2.447    33.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    33.428 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[42]_i_1__1/O
                         net (fo=1, routed)           0.309    33.737    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/bp2_in[42]
    SLICE_X2Y93          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.602    29.800    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y93          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[42]/C
                         clock pessimism              0.464    30.264    
                         clock uncertainty           -0.062    30.201    
    SLICE_X2Y93          FDCE (Setup_fdce_C_D)       -0.045    30.156    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[42]
  -------------------------------------------------------------------
                         required time                         30.156    
                         arrival time                         -33.737    
  -------------------------------------------------------------------
                         slack                                 -3.581    

Slack (VIOLATED) :        -3.538ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.494ns  (logic 3.391ns (14.433%)  route 20.103ns (85.567%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.789ns = ( 29.789 - 20.000 ) 
    Source Clock Delay      (SCD):    10.283ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.622    10.283    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X30Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDCE (Prop_fdce_C_Q)         0.518    10.801 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/Q
                         net (fo=47, routed)          1.238    12.039    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X30Y129        LUT4 (Prop_lut4_I3_O)        0.124    12.163 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.930    13.093    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I3_O)        0.124    13.217 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.459    13.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y124        LUT3 (Prop_lut3_I0_O)        0.124    13.801 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           1.121    14.921    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.124    15.045 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[57]_i_1__3/O
                         net (fo=4, routed)           1.431    16.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[9]_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124    16.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    16.600    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.132 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.902    18.034    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.158 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.308    18.467    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.591 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.661    21.251    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_10
    SLICE_X23Y165        LUT6 (Prop_lut6_I3_O)        0.124    21.375 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_16/O
                         net (fo=9, routed)           0.679    22.054    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[63]_4
    SLICE_X16Y167        LUT3 (Prop_lut3_I0_O)        0.124    22.178 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[50]_i_13/O
                         net (fo=1, routed)           0.768    22.946    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_15_0
    SLICE_X16Y166        LUT6 (Prop_lut6_I3_O)        0.124    23.070 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[50]_i_5/O
                         net (fo=3, routed)           1.066    24.135    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[50]_2
    SLICE_X29Y163        LUT2 (Prop_lut2_I1_O)        0.149    24.284 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[50]_i_2__0/O
                         net (fo=8, routed)           0.983    25.267    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_2
    SLICE_X29Y159        LUT6 (Prop_lut6_I4_O)        0.332    25.599 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          1.722    27.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X31Y127        LUT6 (Prop_lut6_I5_O)        0.124    27.445 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          1.372    28.816    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X32Y143        LUT6 (Prop_lut6_I2_O)        0.124    28.940 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1/O
                         net (fo=140, routed)         1.015    29.955    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib1_ib0
    SLICE_X33Y125        LUT4 (Prop_lut4_I0_O)        0.124    30.079 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=7, routed)           0.289    30.368    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout_reg[31]
    SLICE_X33Y125        LUT5 (Prop_lut5_I4_O)        0.124    30.492 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_3__1/O
                         net (fo=134, routed)         2.429    32.921    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_10
    SLICE_X2Y93          LUT6 (Prop_lut6_I1_O)        0.124    33.045 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[55]_i_1/O
                         net (fo=1, routed)           0.732    33.777    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/bp0_in[55]
    SLICE_X2Y103         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.592    29.789    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y103         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[55]/C
                         clock pessimism              0.542    30.331    
                         clock uncertainty           -0.062    30.269    
    SLICE_X2Y103         FDCE (Setup_fdce_C_D)       -0.030    30.239    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[55]
  -------------------------------------------------------------------
                         required time                         30.239    
                         arrival time                         -33.777    
  -------------------------------------------------------------------
                         slack                                 -3.538    

Slack (VIOLATED) :        -3.513ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.147ns  (logic 5.055ns (21.839%)  route 18.092ns (78.161%))
  Logic Levels:           31  (CARRY4=8 LUT3=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.686ns = ( 29.686 - 20.000 ) 
    Source Clock Delay      (SCD):    10.538ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.876    10.538    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X4Y173         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDCE (Prop_fdce_C_Q)         0.456    10.994 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=30, routed)          0.900    11.893    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[2]_1
    SLICE_X13Y173        LUT4 (Prop_lut4_I3_O)        0.124    12.017 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___73_i_1/O
                         net (fo=12, routed)          0.458    12.475    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[0]_5
    SLICE_X14Y173        LUT5 (Prop_lut5_I4_O)        0.124    12.599 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___67_i_3/O
                         net (fo=3, routed)           0.511    13.110    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[6]_2
    SLICE_X14Y174        LUT6 (Prop_lut6_I5_O)        0.124    13.234 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___67_i_1/O
                         net (fo=8, routed)           0.656    13.890    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[13]_1
    SLICE_X11Y174        LUT6 (Prop_lut6_I5_O)        0.124    14.014 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___57_i_3/O
                         net (fo=6, routed)           0.550    14.564    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[17]_2
    SLICE_X10Y174        LUT5 (Prop_lut5_I0_O)        0.124    14.688 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[0]_i_3__31/O
                         net (fo=3, routed)           0.903    15.591    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_1
    SLICE_X2Y174         LUT5 (Prop_lut5_I1_O)        0.124    15.715 f  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[30]_i_3__19/O
                         net (fo=98, routed)          2.759    18.474    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[5]_0
    SLICE_X36Y111        LUT5 (Prop_lut5_I4_O)        0.124    18.598 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[1]_i_3__17/O
                         net (fo=12, routed)          1.041    19.639    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_5__10_0
    SLICE_X44Y127        LUT6 (Prop_lut6_I2_O)        0.124    19.763 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_13__0/O
                         net (fo=1, routed)           0.296    20.059    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_13__0_n_0
    SLICE_X43Y128        LUT6 (Prop_lut6_I4_O)        0.124    20.183 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_5__10/O
                         net (fo=2, routed)           0.441    20.625    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_5__10_n_0
    SLICE_X42Y127        LUT3 (Prop_lut3_I0_O)        0.124    20.749 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[8]_i_2__28/O
                         net (fo=3, routed)           0.818    21.567    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[5]_0
    SLICE_X44Y127        LUT4 (Prop_lut4_I1_O)        0.124    21.691 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[10]_i_3__10/O
                         net (fo=7, routed)           0.892    22.583    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_14
    SLICE_X31Y118        LUT4 (Prop_lut4_I3_O)        0.124    22.707 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_2__28/O
                         net (fo=30, routed)          0.732    23.438    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I5_O)        0.124    23.562 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_2__26/O
                         net (fo=44, routed)          0.865    24.427    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[2]_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I2_O)        0.124    24.551 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__10/O
                         net (fo=8, routed)           0.632    25.183    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__10_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I3_O)        0.124    25.307 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__9/O
                         net (fo=33, routed)          0.711    26.018    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[3]_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124    26.142 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_4__4/O
                         net (fo=3, routed)           0.837    26.979    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_4__4_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I0_O)        0.124    27.103 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__9/O
                         net (fo=41, routed)          0.897    28.000    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout_reg[2]_4
    SLICE_X41Y107        LUT6 (Prop_lut6_I3_O)        0.124    28.124 f  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[11]_i_5__4/O
                         net (fo=9, routed)           0.458    28.581    swervolf/swerv_eh1/swerv/dec/tlu/exctype_wb_ff/dout[3]_i_14__1_0
    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.124    28.705 r  swervolf/swerv_eh1/swerv/dec/tlu/exctype_wb_ff/dout[3]_i_15__1/O
                         net (fo=1, routed)           0.907    29.612    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__0_3
    SLICE_X41Y112        LUT5 (Prop_lut5_I2_O)        0.124    29.736 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_14__1/O
                         net (fo=1, routed)           0.000    29.736    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_14__1_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.286 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    30.286    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__0_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.400 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.400    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.514 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.514    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.628 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.628    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_11_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.742    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.856    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_11_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.970 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.970    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_18_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.304 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_9/O[1]
                         net (fo=1, routed)           0.428    31.732    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[28]
    SLICE_X44Y119        LUT6 (Prop_lut6_I5_O)        0.303    32.035 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[29]_i_9__1/O
                         net (fo=1, routed)           0.717    32.752    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout_reg[29]_1
    SLICE_X44Y122        LUT6 (Prop_lut6_I5_O)        0.124    32.876 r  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[29]_i_4__1/O
                         net (fo=1, routed)           0.684    33.561    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[29]_i_4__1_n_0
    SLICE_X34Y125        LUT6 (Prop_lut6_I2_O)        0.124    33.685 r  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[29]_i_1__23/O
                         net (fo=1, routed)           0.000    33.685    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[29]
    SLICE_X34Y125        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.489    29.686    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X34Y125        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[29]/C
                         clock pessimism              0.471    30.157    
                         clock uncertainty           -0.062    30.095    
    SLICE_X34Y125        FDCE (Setup_fdce_C_D)        0.077    30.172    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[29]
  -------------------------------------------------------------------
                         required time                         30.172    
                         arrival time                         -33.685    
  -------------------------------------------------------------------
                         slack                                 -3.513    

Slack (VIOLATED) :        -3.456ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.359ns  (logic 3.391ns (14.517%)  route 19.968ns (85.483%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.798ns = ( 29.798 - 20.000 ) 
    Source Clock Delay      (SCD):    10.283ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.622    10.283    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X30Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDCE (Prop_fdce_C_Q)         0.518    10.801 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/Q
                         net (fo=47, routed)          1.238    12.039    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X30Y129        LUT4 (Prop_lut4_I3_O)        0.124    12.163 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.930    13.093    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I3_O)        0.124    13.217 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.459    13.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y124        LUT3 (Prop_lut3_I0_O)        0.124    13.801 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           1.121    14.921    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.124    15.045 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[57]_i_1__3/O
                         net (fo=4, routed)           1.431    16.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[9]_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124    16.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    16.600    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.132 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.902    18.034    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.158 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.308    18.467    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.591 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.661    21.251    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_10
    SLICE_X23Y165        LUT6 (Prop_lut6_I3_O)        0.124    21.375 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_16/O
                         net (fo=9, routed)           0.679    22.054    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[63]_4
    SLICE_X16Y167        LUT3 (Prop_lut3_I0_O)        0.124    22.178 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[50]_i_13/O
                         net (fo=1, routed)           0.768    22.946    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_15_0
    SLICE_X16Y166        LUT6 (Prop_lut6_I3_O)        0.124    23.070 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[50]_i_5/O
                         net (fo=3, routed)           1.066    24.135    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[50]_2
    SLICE_X29Y163        LUT2 (Prop_lut2_I1_O)        0.149    24.284 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[50]_i_2__0/O
                         net (fo=8, routed)           0.983    25.267    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_2
    SLICE_X29Y159        LUT6 (Prop_lut6_I4_O)        0.332    25.599 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          1.722    27.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X31Y127        LUT6 (Prop_lut6_I5_O)        0.124    27.445 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          1.372    28.816    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X32Y143        LUT6 (Prop_lut6_I2_O)        0.124    28.940 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1/O
                         net (fo=140, routed)         1.098    30.039    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib1_ib0
    SLICE_X32Y127        LUT5 (Prop_lut5_I4_O)        0.124    30.163 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__2/O
                         net (fo=136, routed)         1.940    32.102    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__2_n_0
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.124    32.226 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[11]_i_2__1/O
                         net (fo=1, routed)           0.962    33.188    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[11]_i_2__1_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124    33.312 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[11]_i_1__4/O
                         net (fo=1, routed)           0.330    33.642    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/bp1_in[11]
    SLICE_X2Y89          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.600    29.798    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y89          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[11]/C
                         clock pessimism              0.464    30.262    
                         clock uncertainty           -0.062    30.199    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)       -0.013    30.186    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         30.186    
                         arrival time                         -33.642    
  -------------------------------------------------------------------
                         slack                                 -3.456    

Slack (VIOLATED) :        -3.436ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.305ns  (logic 3.391ns (14.550%)  route 19.914ns (85.450%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.798ns = ( 29.798 - 20.000 ) 
    Source Clock Delay      (SCD):    10.283ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.622    10.283    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X30Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDCE (Prop_fdce_C_Q)         0.518    10.801 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/Q
                         net (fo=47, routed)          1.238    12.039    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X30Y129        LUT4 (Prop_lut4_I3_O)        0.124    12.163 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.930    13.093    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I3_O)        0.124    13.217 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.459    13.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y124        LUT3 (Prop_lut3_I0_O)        0.124    13.801 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           1.121    14.921    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.124    15.045 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[57]_i_1__3/O
                         net (fo=4, routed)           1.431    16.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[9]_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124    16.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    16.600    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.132 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.902    18.034    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.158 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.308    18.467    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.591 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.661    21.251    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_10
    SLICE_X23Y165        LUT6 (Prop_lut6_I3_O)        0.124    21.375 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_16/O
                         net (fo=9, routed)           0.679    22.054    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[63]_4
    SLICE_X16Y167        LUT3 (Prop_lut3_I0_O)        0.124    22.178 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[50]_i_13/O
                         net (fo=1, routed)           0.768    22.946    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_15_0
    SLICE_X16Y166        LUT6 (Prop_lut6_I3_O)        0.124    23.070 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[50]_i_5/O
                         net (fo=3, routed)           1.066    24.135    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[50]_2
    SLICE_X29Y163        LUT2 (Prop_lut2_I1_O)        0.149    24.284 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[50]_i_2__0/O
                         net (fo=8, routed)           0.983    25.267    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_2
    SLICE_X29Y159        LUT6 (Prop_lut6_I4_O)        0.332    25.599 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          1.722    27.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X31Y127        LUT6 (Prop_lut6_I5_O)        0.124    27.445 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          1.372    28.816    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X32Y143        LUT6 (Prop_lut6_I2_O)        0.124    28.940 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1/O
                         net (fo=140, routed)         1.098    30.039    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib1_ib0
    SLICE_X32Y127        LUT5 (Prop_lut5_I4_O)        0.124    30.163 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__2/O
                         net (fo=136, routed)         1.693    31.855    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__2_n_0
    SLICE_X1Y110         LUT4 (Prop_lut4_I3_O)        0.124    31.979 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_2/O
                         net (fo=1, routed)           0.999    32.978    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_2_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124    33.102 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__0/O
                         net (fo=1, routed)           0.486    33.588    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/bp1_in[59]
    SLICE_X4Y96          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.600    29.798    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X4Y96          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[59]/C
                         clock pessimism              0.464    30.262    
                         clock uncertainty           -0.062    30.199    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)       -0.047    30.152    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[59]
  -------------------------------------------------------------------
                         required time                         30.152    
                         arrival time                         -33.588    
  -------------------------------------------------------------------
                         slack                                 -3.436    

Slack (VIOLATED) :        -3.431ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.142ns  (logic 3.391ns (14.653%)  route 19.751ns (85.347%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.798ns = ( 29.798 - 20.000 ) 
    Source Clock Delay      (SCD):    10.283ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.622    10.283    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X30Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDCE (Prop_fdce_C_Q)         0.518    10.801 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/Q
                         net (fo=47, routed)          1.238    12.039    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X30Y129        LUT4 (Prop_lut4_I3_O)        0.124    12.163 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.930    13.093    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I3_O)        0.124    13.217 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.459    13.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y124        LUT3 (Prop_lut3_I0_O)        0.124    13.801 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           1.121    14.921    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.124    15.045 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[57]_i_1__3/O
                         net (fo=4, routed)           1.431    16.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[9]_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124    16.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    16.600    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.132 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.902    18.034    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.158 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.308    18.467    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.591 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.661    21.251    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_10
    SLICE_X23Y165        LUT6 (Prop_lut6_I3_O)        0.124    21.375 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_16/O
                         net (fo=9, routed)           0.679    22.054    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[63]_4
    SLICE_X16Y167        LUT3 (Prop_lut3_I0_O)        0.124    22.178 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[50]_i_13/O
                         net (fo=1, routed)           0.768    22.946    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_15_0
    SLICE_X16Y166        LUT6 (Prop_lut6_I3_O)        0.124    23.070 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[50]_i_5/O
                         net (fo=3, routed)           1.066    24.135    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[50]_2
    SLICE_X29Y163        LUT2 (Prop_lut2_I1_O)        0.149    24.284 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[50]_i_2__0/O
                         net (fo=8, routed)           0.983    25.267    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_2
    SLICE_X29Y159        LUT6 (Prop_lut6_I4_O)        0.332    25.599 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          1.722    27.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X31Y127        LUT6 (Prop_lut6_I5_O)        0.124    27.445 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          1.372    28.816    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X32Y143        LUT6 (Prop_lut6_I2_O)        0.124    28.940 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1/O
                         net (fo=140, routed)         1.015    29.955    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib1_ib0
    SLICE_X33Y125        LUT4 (Prop_lut4_I0_O)        0.124    30.079 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=7, routed)           0.289    30.368    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout_reg[31]
    SLICE_X33Y125        LUT5 (Prop_lut5_I4_O)        0.124    30.492 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_3__1/O
                         net (fo=134, routed)         0.594    31.087    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_10
    SLICE_X30Y128        LUT3 (Prop_lut3_I0_O)        0.124    31.211 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1/O
                         net (fo=135, routed)         2.215    33.425    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X4Y93          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.600    29.798    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X4Y93          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[10]/C
                         clock pessimism              0.464    30.262    
                         clock uncertainty           -0.062    30.199    
    SLICE_X4Y93          FDCE (Setup_fdce_C_CE)      -0.205    29.994    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         29.994    
                         arrival time                         -33.425    
  -------------------------------------------------------------------
                         slack                                 -3.431    

Slack (VIOLATED) :        -3.431ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.142ns  (logic 3.391ns (14.653%)  route 19.751ns (85.347%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.798ns = ( 29.798 - 20.000 ) 
    Source Clock Delay      (SCD):    10.283ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.622    10.283    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X30Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDCE (Prop_fdce_C_Q)         0.518    10.801 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/Q
                         net (fo=47, routed)          1.238    12.039    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X30Y129        LUT4 (Prop_lut4_I3_O)        0.124    12.163 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.930    13.093    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I3_O)        0.124    13.217 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.459    13.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y124        LUT3 (Prop_lut3_I0_O)        0.124    13.801 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           1.121    14.921    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.124    15.045 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[57]_i_1__3/O
                         net (fo=4, routed)           1.431    16.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[9]_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124    16.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    16.600    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.132 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.902    18.034    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.158 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.308    18.467    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.591 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.661    21.251    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_10
    SLICE_X23Y165        LUT6 (Prop_lut6_I3_O)        0.124    21.375 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_16/O
                         net (fo=9, routed)           0.679    22.054    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[63]_4
    SLICE_X16Y167        LUT3 (Prop_lut3_I0_O)        0.124    22.178 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[50]_i_13/O
                         net (fo=1, routed)           0.768    22.946    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_15_0
    SLICE_X16Y166        LUT6 (Prop_lut6_I3_O)        0.124    23.070 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[50]_i_5/O
                         net (fo=3, routed)           1.066    24.135    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[50]_2
    SLICE_X29Y163        LUT2 (Prop_lut2_I1_O)        0.149    24.284 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[50]_i_2__0/O
                         net (fo=8, routed)           0.983    25.267    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_2
    SLICE_X29Y159        LUT6 (Prop_lut6_I4_O)        0.332    25.599 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          1.722    27.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X31Y127        LUT6 (Prop_lut6_I5_O)        0.124    27.445 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          1.372    28.816    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X32Y143        LUT6 (Prop_lut6_I2_O)        0.124    28.940 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1/O
                         net (fo=140, routed)         1.015    29.955    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib1_ib0
    SLICE_X33Y125        LUT4 (Prop_lut4_I0_O)        0.124    30.079 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=7, routed)           0.289    30.368    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout_reg[31]
    SLICE_X33Y125        LUT5 (Prop_lut5_I4_O)        0.124    30.492 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_3__1/O
                         net (fo=134, routed)         0.594    31.087    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_10
    SLICE_X30Y128        LUT3 (Prop_lut3_I0_O)        0.124    31.211 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1/O
                         net (fo=135, routed)         2.215    33.425    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X4Y93          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.600    29.798    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X4Y93          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[12]/C
                         clock pessimism              0.464    30.262    
                         clock uncertainty           -0.062    30.199    
    SLICE_X4Y93          FDCE (Setup_fdce_C_CE)      -0.205    29.994    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         29.994    
                         arrival time                         -33.425    
  -------------------------------------------------------------------
                         slack                                 -3.431    

Slack (VIOLATED) :        -3.431ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[50]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.142ns  (logic 3.391ns (14.653%)  route 19.751ns (85.347%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.798ns = ( 29.798 - 20.000 ) 
    Source Clock Delay      (SCD):    10.283ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.622    10.283    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X30Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDCE (Prop_fdce_C_Q)         0.518    10.801 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/Q
                         net (fo=47, routed)          1.238    12.039    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X30Y129        LUT4 (Prop_lut4_I3_O)        0.124    12.163 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.930    13.093    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I3_O)        0.124    13.217 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.459    13.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y124        LUT3 (Prop_lut3_I0_O)        0.124    13.801 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           1.121    14.921    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.124    15.045 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[57]_i_1__3/O
                         net (fo=4, routed)           1.431    16.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[9]_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124    16.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    16.600    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.132 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.902    18.034    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.158 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.308    18.467    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.591 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.661    21.251    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_10
    SLICE_X23Y165        LUT6 (Prop_lut6_I3_O)        0.124    21.375 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_16/O
                         net (fo=9, routed)           0.679    22.054    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[63]_4
    SLICE_X16Y167        LUT3 (Prop_lut3_I0_O)        0.124    22.178 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[50]_i_13/O
                         net (fo=1, routed)           0.768    22.946    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_15_0
    SLICE_X16Y166        LUT6 (Prop_lut6_I3_O)        0.124    23.070 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[50]_i_5/O
                         net (fo=3, routed)           1.066    24.135    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[50]_2
    SLICE_X29Y163        LUT2 (Prop_lut2_I1_O)        0.149    24.284 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[50]_i_2__0/O
                         net (fo=8, routed)           0.983    25.267    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_2
    SLICE_X29Y159        LUT6 (Prop_lut6_I4_O)        0.332    25.599 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          1.722    27.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X31Y127        LUT6 (Prop_lut6_I5_O)        0.124    27.445 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          1.372    28.816    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X32Y143        LUT6 (Prop_lut6_I2_O)        0.124    28.940 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1/O
                         net (fo=140, routed)         1.015    29.955    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib1_ib0
    SLICE_X33Y125        LUT4 (Prop_lut4_I0_O)        0.124    30.079 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=7, routed)           0.289    30.368    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout_reg[31]
    SLICE_X33Y125        LUT5 (Prop_lut5_I4_O)        0.124    30.492 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_3__1/O
                         net (fo=134, routed)         0.594    31.087    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_10
    SLICE_X30Y128        LUT3 (Prop_lut3_I0_O)        0.124    31.211 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1/O
                         net (fo=135, routed)         2.215    33.425    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X4Y93          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.600    29.798    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X4Y93          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[50]/C
                         clock pessimism              0.464    30.262    
                         clock uncertainty           -0.062    30.199    
    SLICE_X4Y93          FDCE (Setup_fdce_C_CE)      -0.205    29.994    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[50]
  -------------------------------------------------------------------
                         required time                         29.994    
                         arrival time                         -33.425    
  -------------------------------------------------------------------
                         slack                                 -3.431    

Slack (VIOLATED) :        -3.431ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[54]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.142ns  (logic 3.391ns (14.653%)  route 19.751ns (85.347%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.798ns = ( 29.798 - 20.000 ) 
    Source Clock Delay      (SCD):    10.283ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.622    10.283    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X30Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDCE (Prop_fdce_C_Q)         0.518    10.801 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/Q
                         net (fo=47, routed)          1.238    12.039    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X30Y129        LUT4 (Prop_lut4_I3_O)        0.124    12.163 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.930    13.093    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I3_O)        0.124    13.217 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.459    13.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y124        LUT3 (Prop_lut3_I0_O)        0.124    13.801 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           1.121    14.921    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.124    15.045 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[57]_i_1__3/O
                         net (fo=4, routed)           1.431    16.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[9]_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124    16.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    16.600    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.132 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.902    18.034    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.158 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.308    18.467    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.591 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.661    21.251    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_10
    SLICE_X23Y165        LUT6 (Prop_lut6_I3_O)        0.124    21.375 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_16/O
                         net (fo=9, routed)           0.679    22.054    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[63]_4
    SLICE_X16Y167        LUT3 (Prop_lut3_I0_O)        0.124    22.178 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[50]_i_13/O
                         net (fo=1, routed)           0.768    22.946    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_15_0
    SLICE_X16Y166        LUT6 (Prop_lut6_I3_O)        0.124    23.070 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[50]_i_5/O
                         net (fo=3, routed)           1.066    24.135    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[50]_2
    SLICE_X29Y163        LUT2 (Prop_lut2_I1_O)        0.149    24.284 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[50]_i_2__0/O
                         net (fo=8, routed)           0.983    25.267    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_2
    SLICE_X29Y159        LUT6 (Prop_lut6_I4_O)        0.332    25.599 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          1.722    27.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X31Y127        LUT6 (Prop_lut6_I5_O)        0.124    27.445 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          1.372    28.816    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X32Y143        LUT6 (Prop_lut6_I2_O)        0.124    28.940 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1/O
                         net (fo=140, routed)         1.015    29.955    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib1_ib0
    SLICE_X33Y125        LUT4 (Prop_lut4_I0_O)        0.124    30.079 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=7, routed)           0.289    30.368    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout_reg[31]
    SLICE_X33Y125        LUT5 (Prop_lut5_I4_O)        0.124    30.492 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_3__1/O
                         net (fo=134, routed)         0.594    31.087    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_10
    SLICE_X30Y128        LUT3 (Prop_lut3_I0_O)        0.124    31.211 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1/O
                         net (fo=135, routed)         2.215    33.425    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X4Y93          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.600    29.798    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X4Y93          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[54]/C
                         clock pessimism              0.464    30.262    
                         clock uncertainty           -0.062    30.199    
    SLICE_X4Y93          FDCE (Setup_fdce_C_CE)      -0.205    29.994    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[54]
  -------------------------------------------------------------------
                         required time                         29.994    
                         arrival time                         -33.425    
  -------------------------------------------------------------------
                         slack                                 -3.431    

Slack (VIOLATED) :        -3.427ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.174ns  (logic 3.267ns (14.097%)  route 19.907ns (85.903%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT6=10)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.798ns = ( 29.798 - 20.000 ) 
    Source Clock Delay      (SCD):    10.283ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.622    10.283    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X30Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDCE (Prop_fdce_C_Q)         0.518    10.801 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]/Q
                         net (fo=47, routed)          1.238    12.039    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X30Y129        LUT4 (Prop_lut4_I3_O)        0.124    12.163 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.930    13.093    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I3_O)        0.124    13.217 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.459    13.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y124        LUT3 (Prop_lut3_I0_O)        0.124    13.801 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           1.121    14.921    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.124    15.045 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[57]_i_1__3/O
                         net (fo=4, routed)           1.431    16.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[9]_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124    16.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    16.600    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.132 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.902    18.034    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.158 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.308    18.467    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.124    18.591 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.661    21.251    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_10
    SLICE_X23Y165        LUT6 (Prop_lut6_I3_O)        0.124    21.375 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[54]_i_16/O
                         net (fo=9, routed)           0.679    22.054    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[63]_4
    SLICE_X16Y167        LUT3 (Prop_lut3_I0_O)        0.124    22.178 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[50]_i_13/O
                         net (fo=1, routed)           0.768    22.946    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_15_0
    SLICE_X16Y166        LUT6 (Prop_lut6_I3_O)        0.124    23.070 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[50]_i_5/O
                         net (fo=3, routed)           1.066    24.135    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[50]_2
    SLICE_X29Y163        LUT2 (Prop_lut2_I1_O)        0.149    24.284 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[50]_i_2__0/O
                         net (fo=8, routed)           0.983    25.267    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[55]_2
    SLICE_X29Y159        LUT6 (Prop_lut6_I4_O)        0.332    25.599 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          1.722    27.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X31Y127        LUT6 (Prop_lut6_I5_O)        0.124    27.445 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=40, routed)          1.326    28.771    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X30Y143        LUT6 (Prop_lut6_I2_O)        0.124    28.895 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=138, routed)         1.052    29.947    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X33Y126        LUT4 (Prop_lut4_I1_O)        0.124    30.071 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=8, routed)           0.896    30.967    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X34Y125        LUT6 (Prop_lut6_I1_O)        0.124    31.091 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4_comp/O
                         net (fo=135, routed)         2.366    33.458    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X2Y90          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.600    29.798    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y90          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[13]/C
                         clock pessimism              0.464    30.262    
                         clock uncertainty           -0.062    30.199    
    SLICE_X2Y90          FDCE (Setup_fdce_C_CE)      -0.169    30.030    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         30.030    
                         arrival time                         -33.458    
  -------------------------------------------------------------------
                         slack                                 -3.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/tlu/syncro_ff/sync_ff1/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/syncro_ff/sync_ff2/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.111%)  route 0.249ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.092ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.563     3.210    swervolf/swerv_eh1/swerv/dec/tlu/syncro_ff/sync_ff1/clk_core_BUFG
    SLICE_X52Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/syncro_ff/sync_ff1/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     3.351 r  swervolf/swerv_eh1/swerv/dec/tlu/syncro_ff/sync_ff1/dout_reg[5]/Q
                         net (fo=1, routed)           0.249     3.601    swervolf/swerv_eh1/swerv/dec/tlu/syncro_ff/sync_ff2/D[1]
    SLICE_X51Y104        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/syncro_ff/sync_ff2/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.831     4.092    swervolf/swerv_eh1/swerv/dec/tlu/syncro_ff/sync_ff2/clk_core_BUFG
    SLICE_X51Y104        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/syncro_ff/sync_ff2/dout_reg[5]/C
                         clock pessimism             -0.613     3.478    
    SLICE_X51Y104        FDCE (Hold_fdce_C_D)         0.070     3.548    swervolf/swerv_eh1/swerv/dec/tlu/syncro_ff/sync_ff2/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.548    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dffs/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.629%)  route 0.240ns (56.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.167ns
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.630     3.278    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y173        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y173        FDCE (Prop_fdce_C_Q)         0.141     3.419 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[9]/Q
                         net (fo=18, routed)          0.240     3.659    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[9]_0
    SLICE_X43Y173        LUT3 (Prop_lut3_I0_O)        0.045     3.704 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[9]_i_1__153/O
                         net (fo=1, routed)           0.000     3.704    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dffs/stbuf_addrin[4]_208[9]
    SLICE_X43Y173        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dffs/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.906     4.167    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X43Y173        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dffs/dout_reg[9]/C
                         clock pessimism             -0.623     3.545    
    SLICE_X43Y173        FDCE (Hold_fdce_C_D)         0.092     3.637    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.938%)  route 0.362ns (66.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.568     3.215    swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y143        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y143        FDCE (Prop_fdce_C_Q)         0.141     3.356 r  swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[71]/Q
                         net (fo=1, routed)           0.362     3.718    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[71]_0
    SLICE_X10Y152        LUT5 (Prop_lut5_I4_O)        0.045     3.763 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[71]_i_1__0/O
                         net (fo=1, routed)           0.000     3.763    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[71]_1
    SLICE_X10Y152        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.929     4.190    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X10Y152        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[71]/C
                         clock pessimism             -0.618     3.572    
    SLICE_X10Y152        FDCE (Hold_fdce_C_D)         0.121     3.693    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[71]
  -------------------------------------------------------------------
                         required time                         -3.693    
                         arrival time                           3.763    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.130%)  route 0.174ns (32.870%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.185ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.567     3.214    swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X36Y149        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y149        FDCE (Prop_fdce_C_Q)         0.141     3.355 r  swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[31]/Q
                         net (fo=2, routed)           0.173     3.529    swervolf/swerv_eh1/swerv/exu/mul_e1/valid_e2_ff/dffs/Q[14]
    SLICE_X36Y149        LUT6 (Prop_lut6_I5_O)        0.045     3.574 r  swervolf/swerv_eh1/swerv/exu/mul_e1/valid_e2_ff/dffs/dout[31]_i_2__73/O
                         net (fo=1, routed)           0.000     3.574    swervolf/swerv_eh1/swerv/exu/mul_e1/valid_e2_ff/dffs/dout[31]_i_2__73_n_0
    SLICE_X36Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     3.689 r  swervolf/swerv_eh1/swerv/exu/mul_e1/valid_e2_ff/dffs/dout_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.689    swervolf/swerv_eh1/swerv/exu/mul_e1/valid_e2_ff/dffs/dout_reg[31]_i_1_n_0
    SLICE_X36Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.743 r  swervolf/swerv_eh1/swerv/exu/mul_e1/valid_e2_ff/dffs/dout_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.743    swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/D[16]
    SLICE_X36Y150        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.924     4.185    swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X36Y150        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[32]/C
                         clock pessimism             -0.618     3.567    
    SLICE_X36Y150        FDCE (Hold_fdce_C_D)         0.105     3.672    swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[32]
  -------------------------------------------------------------------
                         required time                         -3.672    
                         arrival time                           3.743    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.860%)  route 0.363ns (66.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.189ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.567     3.214    swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X33Y146        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y146        FDCE (Prop_fdce_C_Q)         0.141     3.355 r  swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[57]/Q
                         net (fo=1, routed)           0.363     3.719    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[57]_2
    SLICE_X14Y153        LUT5 (Prop_lut5_I4_O)        0.045     3.764 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[57]_i_1__18/O
                         net (fo=1, routed)           0.000     3.764    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[57]_1
    SLICE_X14Y153        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.928     4.189    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X14Y153        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[57]/C
                         clock pessimism             -0.618     3.571    
    SLICE_X14Y153        FDCE (Hold_fdce_C_D)         0.121     3.692    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[57]
  -------------------------------------------------------------------
                         required time                         -3.692    
                         arrival time                           3.764    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i1_alu_e1/pcff/genblock.dff/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.148%)  route 0.272ns (65.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.574     3.221    swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X15Y98         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDCE (Prop_fdce_C_Q)         0.141     3.362 r  swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=7, routed)           0.272     3.634    swervolf/swerv_eh1/swerv/exu/i1_alu_e1/pcff/genblock.dff/dffs/dec_i1_pc_d[2]
    SLICE_X15Y107        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_alu_e1/pcff/genblock.dff/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.840     4.102    swervolf/swerv_eh1/swerv/exu/i1_alu_e1/pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X15Y107        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_alu_e1/pcff/genblock.dff/dffs/dout_reg[1]/C
                         clock pessimism             -0.613     3.488    
    SLICE_X15Y107        FDCE (Hold_fdce_C_D)         0.070     3.558    swervolf/swerv_eh1/swerv/exu/i1_alu_e1/pcff/genblock.dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/retstack[2].rets_ff/genblock.dff/dffs/dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.048%)  route 0.256ns (57.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.567     3.214    swervolf/swerv_eh1/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X41Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.141     3.355 r  swervolf/swerv_eh1/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dffs/dout_reg[30]/Q
                         net (fo=1, routed)           0.256     3.612    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/dout_reg[30]_0
    SLICE_X41Y100        LUT4 (Prop_lut4_I1_O)        0.045     3.657 r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/dout[30]_i_1__132/O
                         net (fo=1, routed)           0.000     3.657    swervolf/swerv_eh1/swerv/ifu/bp/retstack[2].rets_ff/genblock.dff/dffs/rets_in[2]_217[31]
    SLICE_X41Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/retstack[2].rets_ff/genblock.dff/dffs/dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.837     4.098    swervolf/swerv_eh1/swerv/ifu/bp/retstack[2].rets_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X41Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/retstack[2].rets_ff/genblock.dff/dffs/dout_reg[30]/C
                         clock pessimism             -0.613     3.484    
    SLICE_X41Y100        FDCE (Hold_fdce_C_D)         0.091     3.575    swervolf/swerv_eh1/swerv/ifu/bp/retstack[2].rets_ff/genblock.dff/dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.575    
                         arrival time                           3.657    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.800%)  route 0.174ns (32.200%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.185ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.567     3.214    swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X36Y149        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y149        FDCE (Prop_fdce_C_Q)         0.141     3.355 r  swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[31]/Q
                         net (fo=2, routed)           0.173     3.529    swervolf/swerv_eh1/swerv/exu/mul_e1/valid_e2_ff/dffs/Q[14]
    SLICE_X36Y149        LUT6 (Prop_lut6_I5_O)        0.045     3.574 r  swervolf/swerv_eh1/swerv/exu/mul_e1/valid_e2_ff/dffs/dout[31]_i_2__73/O
                         net (fo=1, routed)           0.000     3.574    swervolf/swerv_eh1/swerv/exu/mul_e1/valid_e2_ff/dffs/dout[31]_i_2__73_n_0
    SLICE_X36Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     3.689 r  swervolf/swerv_eh1/swerv/exu/mul_e1/valid_e2_ff/dffs/dout_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.689    swervolf/swerv_eh1/swerv/exu/mul_e1/valid_e2_ff/dffs/dout_reg[31]_i_1_n_0
    SLICE_X36Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.754 r  swervolf/swerv_eh1/swerv/exu/mul_e1/valid_e2_ff/dffs/dout_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.754    swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/D[18]
    SLICE_X36Y150        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.924     4.185    swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X36Y150        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[34]/C
                         clock pessimism             -0.618     3.567    
    SLICE_X36Y150        FDCE (Hold_fdce_C_D)         0.105     3.672    swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.672    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 swervolf/gpio_module/ext_pad_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/rgpio_in_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.284%)  route 0.254ns (57.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.092ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.561     3.208    swervolf/gpio_module/clk_core_BUFG
    SLICE_X53Y57         FDCE                                         r  swervolf/gpio_module/ext_pad_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDCE (Prop_fdce_C_Q)         0.141     3.349 r  swervolf/gpio_module/ext_pad_s_reg[8]/Q
                         net (fo=2, routed)           0.254     3.603    swervolf/gpio_module/ext_pad_s[8]
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.045     3.648 r  swervolf/gpio_module/rgpio_in[8]_i_1/O
                         net (fo=1, routed)           0.000     3.648    swervolf/gpio_module/in_muxed[8]
    SLICE_X51Y61         FDCE                                         r  swervolf/gpio_module/rgpio_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.831     4.092    swervolf/gpio_module/clk_core_BUFG
    SLICE_X51Y61         FDCE                                         r  swervolf/gpio_module/rgpio_in_reg[8]/C
                         clock pessimism             -0.618     3.473    
    SLICE_X51Y61         FDCE (Hold_fdce_C_D)         0.092     3.565    swervolf/gpio_module/rgpio_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.126%)  route 0.375ns (66.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.189ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.567     3.214    swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X33Y146        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y146        FDCE (Prop_fdce_C_Q)         0.141     3.355 r  swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[58]/Q
                         net (fo=1, routed)           0.375     3.731    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[58]_2
    SLICE_X14Y155        LUT5 (Prop_lut5_I4_O)        0.045     3.776 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[58]_i_1__15/O
                         net (fo=1, routed)           0.000     3.776    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[58]_1
    SLICE_X14Y155        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.928     4.189    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X14Y155        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[58]/C
                         clock pessimism             -0.618     3.571    
    SLICE_X14Y155        FDCE (Hold_fdce_C_D)         0.121     3.692    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[58]
  -------------------------------------------------------------------
                         required time                         -3.692    
                         arrival time                           3.776    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y39    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y39    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y36    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y36    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y43    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y43    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y41    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y41    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y37    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y37    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y41    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y41    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y41    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y41    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y41    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y41    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y41    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y41    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y75    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y75    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y75    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y75    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y75    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y75    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y75    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y75    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y75    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y75    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y75    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y75    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19  ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.527ns  (required time - arrival time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.419ns (34.776%)  route 0.786ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 103.428 - 100.000 ) 
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.896     3.825    tap/dmi_tck
    SLICE_X0Y42          FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.419     4.244 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           0.786     5.030    tap/dmi[26]
    SLICE_X0Y42          FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.767   103.428    tap/dmi_tck
    SLICE_X0Y42          FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism              0.397   103.825    
                         clock uncertainty           -0.035   103.790    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)       -0.233   103.557    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                        103.557    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                 98.527    

Slack (MET) :             98.585ns  (required time - arrival time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.518ns (40.072%)  route 0.775ns (59.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 103.429 - 100.000 ) 
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.898     3.827    tap/dmi_tck
    SLICE_X2Y47          FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.518     4.345 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.775     5.120    tap/dmi[7]
    SLICE_X1Y46          FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.768   103.429    tap/dmi_tck
    SLICE_X1Y46          FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism              0.372   103.801    
                         clock uncertainty           -0.035   103.766    
    SLICE_X1Y46          FDSE (Setup_fdse_C_D)       -0.061   103.705    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                        103.705    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                 98.585    

Slack (MET) :             98.588ns  (required time - arrival time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.518ns (40.228%)  route 0.770ns (59.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.430ns = ( 103.430 - 100.000 ) 
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.898     3.827    tap/dmi_tck
    SLICE_X2Y47          FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.518     4.345 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           0.770     5.115    tap/dmi[11]
    SLICE_X3Y47          FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.769   103.430    tap/dmi_tck
    SLICE_X3Y47          FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism              0.375   103.805    
                         clock uncertainty           -0.035   103.770    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)       -0.067   103.703    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                        103.703    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                 98.588    

Slack (MET) :             98.634ns  (required time - arrival time)
  Source:                 tap/dmi_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.456ns (36.473%)  route 0.794ns (63.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 103.428 - 100.000 ) 
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.896     3.825    tap/dmi_tck
    SLICE_X0Y42          FDRE                                         r  tap/dmi_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     4.281 r  tap/dmi_reg[22]/Q
                         net (fo=1, routed)           0.794     5.075    tap/dmi[22]
    SLICE_X1Y42          FDRE                                         r  tap/dmi_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.767   103.428    tap/dmi_tck
    SLICE_X1Y42          FDRE                                         r  tap/dmi_reg[21]/C
                         clock pessimism              0.375   103.803    
                         clock uncertainty           -0.035   103.768    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)       -0.058   103.710    tap/dmi_reg[21]
  -------------------------------------------------------------------
                         required time                        103.710    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                 98.634    

Slack (MET) :             98.642ns  (required time - arrival time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.775%)  route 0.784ns (63.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 103.429 - 100.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.897     3.826    tap/dmi_tck
    SLICE_X1Y46          FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDSE (Prop_fdse_C_Q)         0.456     4.282 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.784     5.066    tap/dmi[4]
    SLICE_X1Y45          FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.768   103.429    tap/dmi_tck
    SLICE_X1Y45          FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism              0.372   103.801    
                         clock uncertainty           -0.035   103.766    
    SLICE_X1Y45          FDRE (Setup_fdre_C_D)       -0.058   103.708    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                        103.708    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 98.642    

Slack (MET) :             98.655ns  (required time - arrival time)
  Source:                 tap/dmi_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.456ns (36.682%)  route 0.787ns (63.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 103.429 - 100.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.897     3.826    tap/dmi_tck
    SLICE_X0Y43          FDRE                                         r  tap/dmi_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     4.282 r  tap/dmi_reg[28]/Q
                         net (fo=1, routed)           0.787     5.069    tap/dmi[28]
    SLICE_X0Y43          FDRE                                         r  tap/dmi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.768   103.429    tap/dmi_tck
    SLICE_X0Y43          FDRE                                         r  tap/dmi_reg[27]/C
                         clock pessimism              0.397   103.826    
                         clock uncertainty           -0.035   103.791    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)       -0.067   103.724    tap/dmi_reg[27]
  -------------------------------------------------------------------
                         required time                        103.724    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                 98.655    

Slack (MET) :             98.657ns  (required time - arrival time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.456ns (37.175%)  route 0.771ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 103.428 - 100.000 ) 
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.896     3.825    tap/dmi_tck
    SLICE_X1Y42          FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.456     4.281 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.771     5.052    tap/dmi[20]
    SLICE_X1Y42          FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.767   103.428    tap/dmi_tck
    SLICE_X1Y42          FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism              0.397   103.825    
                         clock uncertainty           -0.035   103.790    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)       -0.081   103.709    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                        103.709    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                 98.657    

Slack (MET) :             98.663ns  (required time - arrival time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.767%)  route 0.784ns (63.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 103.429 - 100.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.897     3.826    tap/dmi_tck
    SLICE_X0Y45          FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     4.282 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.784     5.066    tap/dmi[15]
    SLICE_X0Y45          FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.768   103.429    tap/dmi_tck
    SLICE_X0Y45          FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism              0.397   103.826    
                         clock uncertainty           -0.035   103.791    
    SLICE_X0Y45          FDRE (Setup_fdre_C_D)       -0.061   103.730    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                        103.730    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 98.663    

Slack (MET) :             98.666ns  (required time - arrival time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.456ns (37.884%)  route 0.748ns (62.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 103.428 - 100.000 ) 
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.896     3.825    tap/dmi_tck
    SLICE_X0Y42          FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     4.281 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           0.748     5.029    tap/dmi[23]
    SLICE_X0Y42          FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.767   103.428    tap/dmi_tck
    SLICE_X0Y42          FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism              0.397   103.825    
                         clock uncertainty           -0.035   103.790    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)       -0.095   103.695    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                        103.695    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                 98.666    

Slack (MET) :             98.767ns  (required time - arrival time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.456ns (40.847%)  route 0.660ns (59.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 103.428 - 100.000 ) 
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.896     3.825    tap/dmi_tck
    SLICE_X0Y42          FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     4.281 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           0.660     4.941    tap/dmi[24]
    SLICE_X0Y42          FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.767   103.428    tap/dmi_tck
    SLICE_X0Y42          FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism              0.397   103.825    
                         clock uncertainty           -0.035   103.790    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)       -0.081   103.709    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                        103.709    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                 98.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X0Y43          FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     1.546 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           0.119     1.665    tap/dmi[27]
    SLICE_X0Y42          FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.944     1.799    tap/dmi_tck
    SLICE_X0Y42          FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism             -0.379     1.420    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.075     1.495    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.669     1.406    tap/dmi_tck
    SLICE_X3Y47          FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.547 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           0.110     1.657    tap/dmi[10]
    SLICE_X2Y47          FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.946     1.801    tap/dmi_tck
    SLICE_X2Y47          FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism             -0.382     1.419    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.063     1.482    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X1Y45          FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.546 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.116     1.662    tap/dmi[3]
    SLICE_X1Y45          FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.945     1.800    tap/dmi_tck
    SLICE_X1Y45          FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism             -0.395     1.405    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.066     1.471    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.667     1.404    tap/dmi_tck
    SLICE_X1Y42          FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.164     1.709    tap/dmi[18]
    SLICE_X1Y43          FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.945     1.800    tap/dmi_tck
    SLICE_X1Y43          FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism             -0.379     1.421    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.066     1.487    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.364%)  route 0.170ns (54.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X1Y45          FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.546 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.170     1.716    tap/dmi[31]
    SLICE_X0Y43          FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.945     1.800    tap/dmi_tck
    SLICE_X0Y43          FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism             -0.379     1.421    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.072     1.493    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X0Y45          FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141     1.546 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.159     1.705    tap/dmi[12]
    SLICE_X2Y47          FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.946     1.801    tap/dmi_tck
    SLICE_X2Y47          FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism             -0.379     1.422    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.059     1.481    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.893%)  route 0.173ns (55.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X1Y43          FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.546 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           0.173     1.719    tap/dmi[16]
    SLICE_X0Y45          FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.945     1.800    tap/dmi_tck
    SLICE_X0Y45          FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism             -0.379     1.421    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.072     1.493    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.667     1.404    tap/dmi_tck
    SLICE_X1Y42          FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           0.176     1.721    tap/dmi[21]
    SLICE_X1Y42          FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.944     1.799    tap/dmi_tck
    SLICE_X1Y42          FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism             -0.395     1.404    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.070     1.474    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.026%)  route 0.179ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X0Y43          FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     1.546 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           0.179     1.725    tap/dmi[30]
    SLICE_X0Y43          FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.945     1.800    tap/dmi_tck
    SLICE_X0Y43          FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism             -0.395     1.405    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.070     1.475    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 tap/dmi_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X1Y46          FDSE                                         r  tap/dmi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDSE (Prop_fdse_C_Q)         0.141     1.546 r  tap/dmi_reg[6]/Q
                         net (fo=1, routed)           0.176     1.722    tap/dmi[6]
    SLICE_X1Y46          FDSE                                         r  tap/dmi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.945     1.800    tap/dmi_tck
    SLICE_X1Y46          FDSE                                         r  tap/dmi_reg[5]/C
                         clock pessimism             -0.395     1.405    
    SLICE_X1Y46          FDSE (Hold_fdse_C_D)         0.066     1.471    tap/dmi_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X2Y46    tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y47    tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y47    tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y45    tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y45    tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y45    tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y45    tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y43    tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y43    tap/dmi_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y42    tap/dmi_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y42    tap/dmi_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y42    tap/dmi_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y42    tap/dmi_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y42    tap/dmi_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y42    tap/dmi_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y42    tap/dmi_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y42    tap/dmi_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y42    tap/dmi_reg[26]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X2Y46    tap/dmi_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X2Y46    tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X2Y46    tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y47    tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y47    tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y45    tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y45    tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y45    tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y45    tap/dmi_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y45    tap/dmi_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y45    tap/dmi_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.952ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.801ns (39.127%)  route 1.246ns (60.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 103.031 - 100.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.607     3.396    tap/dtmcs_tck
    SLICE_X62Y131        FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_fdre_C_Q)         0.478     3.874 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           1.246     5.120    tap/dtmcs[3]
    SLICE_X69Y131        LUT3 (Prop_lut3_I2_O)        0.323     5.443 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     5.443    tap/dtmcs[2]_i_1_n_0
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.489   103.031    tap/dtmcs_tck
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.324   103.356    
                         clock uncertainty           -0.035   103.320    
    SLICE_X69Y131        FDRE (Setup_fdre_C_D)        0.075   103.395    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        103.395    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 97.952    

Slack (MET) :             98.111ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.478ns (31.273%)  route 1.050ns (68.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 103.028 - 100.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.607     3.396    tap/dtmcs_tck
    SLICE_X62Y131        FDRE                                         r  tap/dtmcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_fdre_C_Q)         0.478     3.874 r  tap/dtmcs_reg[4]/Q
                         net (fo=2, routed)           1.050     4.924    tap/dtmcs[4]
    SLICE_X59Y131        FDRE                                         r  tap/dtmcs_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.486   103.028    tap/dtmcs_tck
    SLICE_X59Y131        FDRE                                         r  tap/dtmcs_r_reg[4]/C
                         clock pessimism              0.324   103.353    
                         clock uncertainty           -0.035   103.317    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)       -0.282   103.035    tap/dtmcs_r_reg[4]
  -------------------------------------------------------------------
                         required time                        103.035    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                 98.111    

Slack (MET) :             98.212ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.456ns (27.679%)  route 1.191ns (72.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 103.121 - 100.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.698     3.487    tap/dtmcs_tck
    SLICE_X75Y136        FDRE                                         r  tap/dtmcs_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDRE (Prop_fdre_C_Q)         0.456     3.943 r  tap/dtmcs_reg[35]/Q
                         net (fo=2, routed)           1.191     5.134    tap/dtmcs[35]
    SLICE_X75Y136        FDRE                                         r  tap/dtmcs_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.579   103.121    tap/dtmcs_tck
    SLICE_X75Y136        FDRE                                         r  tap/dtmcs_reg[34]/C
                         clock pessimism              0.365   103.487    
                         clock uncertainty           -0.035   103.451    
    SLICE_X75Y136        FDRE (Setup_fdre_C_D)       -0.105   103.346    tap/dtmcs_reg[34]
  -------------------------------------------------------------------
                         required time                        103.346    
                         arrival time                          -5.134    
  -------------------------------------------------------------------
                         slack                                 98.212    

Slack (MET) :             98.244ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.419ns (29.802%)  route 0.987ns (70.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 103.034 - 100.000 ) 
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.608     3.397    tap/dtmcs_tck
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y131        FDRE (Prop_fdre_C_Q)         0.419     3.816 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           0.987     4.803    tap/dtmcs[2]
    SLICE_X67Y133        FDRE                                         r  tap/dtmcs_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.492   103.034    tap/dtmcs_tck
    SLICE_X67Y133        FDRE                                         r  tap/dtmcs_r_reg[2]/C
                         clock pessimism              0.324   103.359    
                         clock uncertainty           -0.035   103.323    
    SLICE_X67Y133        FDRE (Setup_fdre_C_D)       -0.277   103.046    tap/dtmcs_r_reg[2]
  -------------------------------------------------------------------
                         required time                        103.046    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 98.244    

Slack (MET) :             98.264ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.419ns (30.334%)  route 0.962ns (69.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 103.033 - 100.000 ) 
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.608     3.397    tap/dtmcs_tck
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y131        FDRE (Prop_fdre_C_Q)         0.419     3.816 r  tap/dtmcs_reg[13]/Q
                         net (fo=2, routed)           0.962     4.778    tap/dtmcs[13]
    SLICE_X67Y132        FDRE                                         r  tap/dtmcs_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.491   103.033    tap/dtmcs_tck
    SLICE_X67Y132        FDRE                                         r  tap/dtmcs_r_reg[13]/C
                         clock pessimism              0.324   103.358    
                         clock uncertainty           -0.035   103.322    
    SLICE_X67Y132        FDRE (Setup_fdre_C_D)       -0.280   103.042    tap/dtmcs_r_reg[13]
  -------------------------------------------------------------------
                         required time                        103.042    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 98.264    

Slack (MET) :             98.306ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.419ns (28.864%)  route 1.033ns (71.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 103.118 - 100.000 ) 
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.608     3.397    tap/dtmcs_tck
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y131        FDRE (Prop_fdre_C_Q)         0.419     3.816 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           1.033     4.848    tap/dtmcs[2]
    SLICE_X73Y134        FDRE                                         r  tap/dtmcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.576   103.118    tap/dtmcs_tck
    SLICE_X73Y134        FDRE                                         r  tap/dtmcs_reg[1]/C
                         clock pessimism              0.324   103.443    
                         clock uncertainty           -0.035   103.407    
    SLICE_X73Y134        FDRE (Setup_fdre_C_D)       -0.253   103.154    tap/dtmcs_reg[1]
  -------------------------------------------------------------------
                         required time                        103.154    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                 98.306    

Slack (MET) :             98.320ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.642ns (39.222%)  route 0.995ns (60.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 103.031 - 100.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.607     3.396    tap/dtmcs_tck
    SLICE_X62Y131        FDRE                                         r  tap/dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_fdre_C_Q)         0.518     3.914 r  tap/dtmcs_reg[16]/Q
                         net (fo=2, routed)           0.995     4.909    tap/dtmcs[16]
    SLICE_X69Y131        LUT3 (Prop_lut3_I2_O)        0.124     5.033 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000     5.033    tap/dtmcs[15]_i_1_n_0
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.489   103.031    tap/dtmcs_tck
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.324   103.356    
                         clock uncertainty           -0.035   103.320    
    SLICE_X69Y131        FDRE (Setup_fdre_C_D)        0.032   103.352    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                        103.352    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 98.320    

Slack (MET) :             98.327ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.741ns (43.104%)  route 0.978ns (56.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 103.030 - 100.000 ) 
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.603     3.392    tap/dtmcs_tck
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y129        FDRE (Prop_fdre_C_Q)         0.419     3.811 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           0.978     4.789    tap/dtmcs[5]
    SLICE_X62Y131        LUT3 (Prop_lut3_I2_O)        0.322     5.111 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000     5.111    tap/dtmcs[4]_i_1_n_0
    SLICE_X62Y131        FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.488   103.030    tap/dtmcs_tck
    SLICE_X62Y131        FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.324   103.355    
                         clock uncertainty           -0.035   103.319    
    SLICE_X62Y131        FDRE (Setup_fdre_C_D)        0.118   103.437    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                        103.437    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                 98.327    

Slack (MET) :             98.393ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.716ns (45.968%)  route 0.842ns (54.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 103.027 - 100.000 ) 
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.608     3.397    tap/dtmcs_tck
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y131        FDRE (Prop_fdre_C_Q)         0.419     3.816 r  tap/dtmcs_reg[20]/Q
                         net (fo=2, routed)           0.842     4.657    tap/dtmcs[20]
    SLICE_X61Y129        LUT3 (Prop_lut3_I2_O)        0.297     4.954 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     4.954    tap/dtmcs[19]_i_1_n_0
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.485   103.027    tap/dtmcs_tck
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.324   103.352    
                         clock uncertainty           -0.035   103.316    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.031   103.347    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                        103.347    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                 98.393    

Slack (MET) :             98.394ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.912%)  route 1.035ns (64.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 103.030 - 100.000 ) 
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.603     3.392    tap/dtmcs_tck
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y129        FDRE (Prop_fdre_C_Q)         0.456     3.848 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           1.035     4.883    tap/dtmcs[18]
    SLICE_X62Y131        LUT3 (Prop_lut3_I2_O)        0.124     5.007 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000     5.007    tap/dtmcs[17]_i_1_n_0
    SLICE_X62Y131        FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.488   103.030    tap/dtmcs_tck
    SLICE_X62Y131        FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.324   103.355    
                         clock uncertainty           -0.035   103.319    
    SLICE_X62Y131        FDRE (Setup_fdre_C_D)        0.081   103.400    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        103.400    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                 98.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.588     1.255    tap/dtmcs_tck
    SLICE_X72Y137        FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.141     1.396 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           0.098     1.494    tap/dtmcs[28]
    SLICE_X73Y137        FDRE                                         r  tap/dtmcs_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.634    tap/dtmcs_tck
    SLICE_X73Y137        FDRE                                         r  tap/dtmcs_r_reg[28]/C
                         clock pessimism             -0.366     1.268    
    SLICE_X73Y137        FDRE (Hold_fdre_C_D)         0.057     1.325    tap/dtmcs_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.658%)  route 0.117ns (45.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.561     1.228    tap/dtmcs_tck
    SLICE_X71Y137        FDRE                                         r  tap/dtmcs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.141     1.369 r  tap/dtmcs_reg[24]/Q
                         net (fo=2, routed)           0.117     1.486    tap/dtmcs[24]
    SLICE_X68Y137        FDRE                                         r  tap/dtmcs_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.832     1.607    tap/dtmcs_tck
    SLICE_X68Y137        FDRE                                         r  tap/dtmcs_r_reg[24]/C
                         clock pessimism             -0.364     1.243    
    SLICE_X68Y137        FDRE (Hold_fdre_C_D)         0.070     1.313    tap/dtmcs_r_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.028%)  route 0.078ns (37.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.588     1.255    tap/dtmcs_tck
    SLICE_X72Y137        FDRE                                         r  tap/dtmcs_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.128     1.383 r  tap/dtmcs_reg[31]/Q
                         net (fo=2, routed)           0.078     1.462    tap/dtmcs[31]
    SLICE_X73Y137        FDRE                                         r  tap/dtmcs_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.634    tap/dtmcs_tck
    SLICE_X73Y137        FDRE                                         r  tap/dtmcs_r_reg[31]/C
                         clock pessimism             -0.366     1.268    
    SLICE_X73Y137        FDRE (Hold_fdre_C_D)         0.019     1.287    tap/dtmcs_r_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.589     1.256    tap/dtmcs_tck
    SLICE_X75Y136        FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDRE (Prop_fdre_C_Q)         0.141     1.397 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           0.122     1.520    tap/dtmcs[37]
    SLICE_X75Y137        FDRE                                         r  tap/dtmcs_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.637    tap/dtmcs_tck
    SLICE_X75Y137        FDRE                                         r  tap/dtmcs_r_reg[37]/C
                         clock pessimism             -0.365     1.272    
    SLICE_X75Y137        FDRE (Hold_fdre_C_D)         0.070     1.342    tap/dtmcs_r_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.553     1.220    tap/dtmcs_tck
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y129        FDRE (Prop_fdre_C_Q)         0.141     1.361 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           0.121     1.482    tap/dtmcs[7]
    SLICE_X60Y128        FDRE                                         r  tap/dtmcs_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.596    tap/dtmcs_tck
    SLICE_X60Y128        FDRE                                         r  tap/dtmcs_r_reg[7]/C
                         clock pessimism             -0.363     1.233    
    SLICE_X60Y128        FDRE (Hold_fdre_C_D)         0.063     1.296    tap/dtmcs_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.320%)  route 0.184ns (56.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.587     1.254    tap/dtmcs_tck
    SLICE_X73Y134        FDRE                                         r  tap/dtmcs_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDRE (Prop_fdre_C_Q)         0.141     1.395 r  tap/dtmcs_reg[40]/Q
                         net (fo=2, routed)           0.184     1.580    tap/dtmcs[40]
    SLICE_X75Y136        FDRE                                         r  tap/dtmcs_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.636    tap/dtmcs_tck
    SLICE_X75Y136        FDRE                                         r  tap/dtmcs_reg[39]/C
                         clock pessimism             -0.342     1.294    
    SLICE_X75Y136        FDRE (Hold_fdre_C_D)         0.071     1.365    tap/dtmcs_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.290%)  route 0.127ns (43.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.557     1.224    tap/dtmcs_tck
    SLICE_X62Y131        FDRE                                         r  tap/dtmcs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_fdre_C_Q)         0.164     1.388 r  tap/dtmcs_reg[17]/Q
                         net (fo=2, routed)           0.127     1.516    tap/dtmcs[17]
    SLICE_X62Y133        FDRE                                         r  tap/dtmcs_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.603    tap/dtmcs_tck
    SLICE_X62Y133        FDRE                                         r  tap/dtmcs_r_reg[17]/C
                         clock pessimism             -0.363     1.240    
    SLICE_X62Y133        FDRE (Hold_fdre_C_D)         0.059     1.299    tap/dtmcs_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.701%)  route 0.161ns (53.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.560     1.227    tap/dtmcs_tck
    SLICE_X69Y136        FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.141     1.368 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           0.161     1.529    tap/dtmcs[22]
    SLICE_X68Y135        FDRE                                         r  tap/dtmcs_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.606    tap/dtmcs_tck
    SLICE_X68Y135        FDRE                                         r  tap/dtmcs_r_reg[22]/C
                         clock pessimism             -0.364     1.242    
    SLICE_X68Y135        FDRE (Hold_fdre_C_D)         0.070     1.312    tap/dtmcs_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.557     1.224    tap/dtmcs_tck
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y131        FDRE (Prop_fdre_C_Q)         0.141     1.365 r  tap/dtmcs_reg[15]/Q
                         net (fo=2, routed)           0.164     1.530    tap/dtmcs[15]
    SLICE_X71Y130        FDRE                                         r  tap/dtmcs_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.601    tap/dtmcs_tck
    SLICE_X71Y130        FDRE                                         r  tap/dtmcs_r_reg[15]/C
                         clock pessimism             -0.364     1.237    
    SLICE_X71Y130        FDRE (Hold_fdre_C_D)         0.070     1.307    tap/dtmcs_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.190ns (54.975%)  route 0.156ns (45.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.587     1.254    tap/dtmcs_tck
    SLICE_X73Y134        FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDRE (Prop_fdre_C_Q)         0.141     1.395 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           0.156     1.551    tap/dtmcs[1]
    SLICE_X73Y136        LUT3 (Prop_lut3_I0_O)        0.049     1.600 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.600    tap/dtmcs_r[1]_i_1_n_0
    SLICE_X73Y136        FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.633    tap/dtmcs_tck
    SLICE_X73Y136        FDRE                                         r  tap/dtmcs_r_reg[1]/C
                         clock pessimism             -0.364     1.269    
    SLICE_X73Y136        FDRE (Hold_fdre_C_D)         0.107     1.376    tap/dtmcs_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X73Y136  tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y128  tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y130  tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X67Y132  tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X67Y132  tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X67Y132  tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X71Y130  tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X73Y131  tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y133  tap/dtmcs_r_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y130  tap/dtmcs_r_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X73Y136  tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y128  tap/dtmcs_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y132  tap/dtmcs_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y132  tap/dtmcs_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y132  tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y132  tap/dtmcs_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y132  tap/dtmcs_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y132  tap/dtmcs_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X73Y131  tap/dtmcs_r_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y128  tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y128  tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y130  tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y130  tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y132  tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y132  tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y132  tap/dtmcs_r_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y130  tap/dtmcs_r_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X73Y131  tap/dtmcs_r_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y133  tap/dtmcs_r_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.743ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.580ns (46.296%)  route 0.673ns (53.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.035ns = ( 101.035 - 100.000 ) 
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.219     1.219    tap/idcode_tck
    SLICE_X28Y81         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     1.675 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.673     2.348    tap/idcode[0]
    SLICE_X28Y81         LUT3 (Prop_lut3_I2_O)        0.124     2.472 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.472    tap/idcode[0]_i_1_n_0
    SLICE_X28Y81         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.035   101.035    tap/idcode_tck
    SLICE_X28Y81         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.184   101.219    
                         clock uncertainty           -0.035   101.184    
    SLICE_X28Y81         FDRE (Setup_fdre_C_D)        0.031   101.215    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.215    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                 98.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.990%)  route 0.237ns (56.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.472     0.472    tap/idcode_tck
    SLICE_X28Y81         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     0.613 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.237     0.850    tap/idcode[0]
    SLICE_X28Y81         LUT3 (Prop_lut3_I2_O)        0.045     0.895 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.895    tap/idcode[0]_i_1_n_0
    SLICE_X28Y81         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.551     0.551    tap/idcode_tck
    SLICE_X28Y81         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.079     0.472    
    SLICE_X28Y81         FDRE (Hold_fdre_C_D)         0.092     0.564    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y81  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y81  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y81  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y81  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y81  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_31_5_clk_wiz_0

Setup :          301  Failing Endpoints,  Worst Slack      -18.380ns,  Total Violation    -4692.739ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.380ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.000ns  (logic 2.136ns (42.719%)  route 2.864ns (57.281%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 1457.382 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.281ns = ( 1470.281 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.619  1470.280    swervolf/btn/clk_core_BUFG
    SLICE_X57Y64         FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456  1470.736 r  swervolf/btn/btn_col_reg_reg[5]_replica_6/Q
                         net (fo=9, routed)           0.754  1471.491    swervolf/vga/dtg/Q[5]_repN_6_alias
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.124  1471.615 r  swervolf/vga/dtg/vga_r_reg[3]_i_3300/O
                         net (fo=1, routed)           0.000  1471.615    swervolf/btn/vga_r_reg_reg[3]_i_495_0[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1472.165 r  swervolf/btn/vga_r_reg_reg[3]_i_1448/CO[3]
                         net (fo=1, routed)           0.000  1472.165    swervolf/btn/vga_r_reg_reg[3]_i_1448_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1472.279 r  swervolf/btn/vga_r_reg_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000  1472.279    swervolf/btn/vga_r_reg_reg[3]_i_495_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1472.550 f  swervolf/btn/vga_r_reg_reg[3]_i_156/CO[0]
                         net (fo=1, routed)           0.621  1473.171    swervolf/vga/dtg/vga_r_reg[3]_i_12_0[0]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.373  1473.544 r  swervolf/vga/dtg/vga_r_reg[3]_i_41/O
                         net (fo=1, routed)           0.641  1474.185    swervolf/vga/dtg/vga_r_reg[3]_i_41_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I1_O)        0.124  1474.309 r  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=4, routed)           0.511  1474.821    swervolf/vga/dtg/player_output[3]
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124  1474.945 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp_1/O
                         net (fo=3, routed)           0.336  1475.281    swervolf/vga/dtg_n_70
    SLICE_X53Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.496  1457.382    swervolf/vga/clk_31_5
    SLICE_X53Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/C
                         clock pessimism              0.000  1457.382    
                         clock uncertainty           -0.441  1456.941    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)       -0.040  1456.901    swervolf/vga/vga_r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                       1456.901    
                         arrival time                       -1475.281    
  -------------------------------------------------------------------
                         slack                                -18.380    

Slack (VIOLATED) :        -18.364ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.008ns  (logic 2.136ns (42.651%)  route 2.872ns (57.349%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 1457.382 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.281ns = ( 1470.281 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.619  1470.280    swervolf/btn/clk_core_BUFG
    SLICE_X57Y64         FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456  1470.736 r  swervolf/btn/btn_col_reg_reg[5]_replica_6/Q
                         net (fo=9, routed)           0.754  1471.491    swervolf/vga/dtg/Q[5]_repN_6_alias
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.124  1471.615 r  swervolf/vga/dtg/vga_r_reg[3]_i_3300/O
                         net (fo=1, routed)           0.000  1471.615    swervolf/btn/vga_r_reg_reg[3]_i_495_0[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1472.165 r  swervolf/btn/vga_r_reg_reg[3]_i_1448/CO[3]
                         net (fo=1, routed)           0.000  1472.165    swervolf/btn/vga_r_reg_reg[3]_i_1448_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1472.279 r  swervolf/btn/vga_r_reg_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000  1472.279    swervolf/btn/vga_r_reg_reg[3]_i_495_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1472.550 f  swervolf/btn/vga_r_reg_reg[3]_i_156/CO[0]
                         net (fo=1, routed)           0.621  1473.171    swervolf/vga/dtg/vga_r_reg[3]_i_12_0[0]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.373  1473.544 r  swervolf/vga/dtg/vga_r_reg[3]_i_41/O
                         net (fo=1, routed)           0.641  1474.185    swervolf/vga/dtg/vga_r_reg[3]_i_41_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I1_O)        0.124  1474.309 r  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=4, routed)           0.511  1474.821    swervolf/vga/dtg/player_output[3]
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124  1474.945 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp_1/O
                         net (fo=3, routed)           0.344  1475.289    swervolf/vga/dtg_n_70
    SLICE_X54Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.496  1457.382    swervolf/vga/clk_31_5
    SLICE_X54Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.000  1457.382    
                         clock uncertainty           -0.441  1456.941    
    SLICE_X54Y67         FDRE (Setup_fdre_C_D)       -0.016  1456.925    swervolf/vga/vga_r_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1456.925    
                         arrival time                       -1475.289    
  -------------------------------------------------------------------
                         slack                                -18.364    

Slack (VIOLATED) :        -18.356ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.004ns  (logic 2.136ns (42.689%)  route 2.868ns (57.311%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 1457.385 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.281ns = ( 1470.281 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.619  1470.280    swervolf/btn/clk_core_BUFG
    SLICE_X57Y64         FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456  1470.736 r  swervolf/btn/btn_col_reg_reg[5]_replica_6/Q
                         net (fo=9, routed)           0.754  1471.491    swervolf/vga/dtg/Q[5]_repN_6_alias
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.124  1471.615 r  swervolf/vga/dtg/vga_r_reg[3]_i_3300/O
                         net (fo=1, routed)           0.000  1471.615    swervolf/btn/vga_r_reg_reg[3]_i_495_0[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1472.165 r  swervolf/btn/vga_r_reg_reg[3]_i_1448/CO[3]
                         net (fo=1, routed)           0.000  1472.165    swervolf/btn/vga_r_reg_reg[3]_i_1448_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1472.279 r  swervolf/btn/vga_r_reg_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000  1472.279    swervolf/btn/vga_r_reg_reg[3]_i_495_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1472.550 f  swervolf/btn/vga_r_reg_reg[3]_i_156/CO[0]
                         net (fo=1, routed)           0.621  1473.171    swervolf/vga/dtg/vga_r_reg[3]_i_12_0[0]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.373  1473.544 r  swervolf/vga/dtg/vga_r_reg[3]_i_41/O
                         net (fo=1, routed)           0.641  1474.185    swervolf/vga/dtg/vga_r_reg[3]_i_41_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I1_O)        0.124  1474.309 r  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=4, routed)           0.505  1474.815    swervolf/vga/dtg/player_output[3]
    SLICE_X56Y67         LUT6 (Prop_lut6_I2_O)        0.124  1474.939 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp_1/O
                         net (fo=3, routed)           0.346  1475.284    swervolf/vga/dtg_n_69
    SLICE_X56Y65         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.499  1457.385    swervolf/vga/clk_31_5
    SLICE_X56Y65         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.000  1457.385    
                         clock uncertainty           -0.441  1456.944    
    SLICE_X56Y65         FDRE (Setup_fdre_C_D)       -0.016  1456.928    swervolf/vga/vga_r_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1456.928    
                         arrival time                       -1475.284    
  -------------------------------------------------------------------
                         slack                                -18.356    

Slack (VIOLATED) :        -18.266ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.861ns  (logic 2.136ns (43.945%)  route 2.725ns (56.055%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 1457.383 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.281ns = ( 1470.281 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.619  1470.280    swervolf/btn/clk_core_BUFG
    SLICE_X57Y64         FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456  1470.736 r  swervolf/btn/btn_col_reg_reg[5]_replica_6/Q
                         net (fo=9, routed)           0.754  1471.491    swervolf/vga/dtg/Q[5]_repN_6_alias
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.124  1471.615 r  swervolf/vga/dtg/vga_r_reg[3]_i_3300/O
                         net (fo=1, routed)           0.000  1471.615    swervolf/btn/vga_r_reg_reg[3]_i_495_0[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1472.165 r  swervolf/btn/vga_r_reg_reg[3]_i_1448/CO[3]
                         net (fo=1, routed)           0.000  1472.165    swervolf/btn/vga_r_reg_reg[3]_i_1448_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1472.279 r  swervolf/btn/vga_r_reg_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000  1472.279    swervolf/btn/vga_r_reg_reg[3]_i_495_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1472.550 f  swervolf/btn/vga_r_reg_reg[3]_i_156/CO[0]
                         net (fo=1, routed)           0.621  1473.171    swervolf/vga/dtg/vga_r_reg[3]_i_12_0[0]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.373  1473.544 r  swervolf/vga/dtg/vga_r_reg[3]_i_41/O
                         net (fo=1, routed)           0.641  1474.185    swervolf/vga/dtg/vga_r_reg[3]_i_41_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I1_O)        0.124  1474.309 r  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=4, routed)           0.505  1474.815    swervolf/vga/dtg/player_output[3]
    SLICE_X56Y67         LUT6 (Prop_lut6_I2_O)        0.124  1474.939 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp_1/O
                         net (fo=3, routed)           0.203  1475.141    swervolf/vga/dtg_n_69
    SLICE_X57Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.497  1457.383    swervolf/vga/clk_31_5
    SLICE_X57Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]/C
                         clock pessimism              0.000  1457.383    
                         clock uncertainty           -0.441  1456.942    
    SLICE_X57Y67         FDRE (Setup_fdre_C_D)       -0.067  1456.875    swervolf/vga/vga_r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                       1456.875    
                         arrival time                       -1475.141    
  -------------------------------------------------------------------
                         slack                                -18.266    

Slack (VIOLATED) :        -18.239ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.888ns  (logic 2.136ns (43.702%)  route 2.752ns (56.298%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 1457.383 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.281ns = ( 1470.281 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.619  1470.280    swervolf/btn/clk_core_BUFG
    SLICE_X57Y64         FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456  1470.736 r  swervolf/btn/btn_col_reg_reg[5]_replica_6/Q
                         net (fo=9, routed)           0.754  1471.491    swervolf/vga/dtg/Q[5]_repN_6_alias
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.124  1471.615 r  swervolf/vga/dtg/vga_r_reg[3]_i_3300/O
                         net (fo=1, routed)           0.000  1471.615    swervolf/btn/vga_r_reg_reg[3]_i_495_0[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1472.165 r  swervolf/btn/vga_r_reg_reg[3]_i_1448/CO[3]
                         net (fo=1, routed)           0.000  1472.165    swervolf/btn/vga_r_reg_reg[3]_i_1448_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1472.279 r  swervolf/btn/vga_r_reg_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000  1472.279    swervolf/btn/vga_r_reg_reg[3]_i_495_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1472.550 f  swervolf/btn/vga_r_reg_reg[3]_i_156/CO[0]
                         net (fo=1, routed)           0.621  1473.171    swervolf/vga/dtg/vga_r_reg[3]_i_12_0[0]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.373  1473.544 r  swervolf/vga/dtg/vga_r_reg[3]_i_41/O
                         net (fo=1, routed)           0.641  1474.185    swervolf/vga/dtg/vga_r_reg[3]_i_41_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I1_O)        0.124  1474.309 r  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=4, routed)           0.386  1474.696    swervolf/vga/dtg/player_output[3]
    SLICE_X54Y67         LUT6 (Prop_lut6_I3_O)        0.124  1474.820 r  swervolf/vga/dtg/vga_r_reg[3]_i_2_comp/O
                         net (fo=3, routed)           0.349  1475.168    swervolf/vga/dtg_n_71
    SLICE_X56Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.497  1457.383    swervolf/vga/clk_31_5
    SLICE_X56Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.000  1457.383    
                         clock uncertainty           -0.441  1456.942    
    SLICE_X56Y67         FDRE (Setup_fdre_C_D)       -0.013  1456.929    swervolf/vga/vga_r_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1456.929    
                         arrival time                       -1475.168    
  -------------------------------------------------------------------
                         slack                                -18.239    

Slack (VIOLATED) :        -18.239ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.881ns  (logic 2.136ns (43.763%)  route 2.745ns (56.237%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 1457.380 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.281ns = ( 1470.281 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.619  1470.280    swervolf/btn/clk_core_BUFG
    SLICE_X57Y64         FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456  1470.736 r  swervolf/btn/btn_col_reg_reg[5]_replica_6/Q
                         net (fo=9, routed)           0.754  1471.491    swervolf/vga/dtg/Q[5]_repN_6_alias
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.124  1471.615 r  swervolf/vga/dtg/vga_r_reg[3]_i_3300/O
                         net (fo=1, routed)           0.000  1471.615    swervolf/btn/vga_r_reg_reg[3]_i_495_0[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1472.165 r  swervolf/btn/vga_r_reg_reg[3]_i_1448/CO[3]
                         net (fo=1, routed)           0.000  1472.165    swervolf/btn/vga_r_reg_reg[3]_i_1448_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1472.279 r  swervolf/btn/vga_r_reg_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000  1472.279    swervolf/btn/vga_r_reg_reg[3]_i_495_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1472.550 f  swervolf/btn/vga_r_reg_reg[3]_i_156/CO[0]
                         net (fo=1, routed)           0.621  1473.171    swervolf/vga/dtg/vga_r_reg[3]_i_12_0[0]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.373  1473.544 r  swervolf/vga/dtg/vga_r_reg[3]_i_41/O
                         net (fo=1, routed)           0.641  1474.185    swervolf/vga/dtg/vga_r_reg[3]_i_41_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I1_O)        0.124  1474.309 r  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=4, routed)           0.386  1474.696    swervolf/vga/dtg/player_output[3]
    SLICE_X54Y67         LUT6 (Prop_lut6_I3_O)        0.124  1474.820 r  swervolf/vga/dtg/vga_r_reg[3]_i_2_comp/O
                         net (fo=3, routed)           0.342  1475.161    swervolf/vga/dtg_n_71
    SLICE_X54Y68         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.494  1457.380    swervolf/vga/clk_31_5
    SLICE_X54Y68         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]/C
                         clock pessimism              0.000  1457.380    
                         clock uncertainty           -0.441  1456.939    
    SLICE_X54Y68         FDRE (Setup_fdre_C_D)       -0.016  1456.923    swervolf/vga/vga_r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                       1456.923    
                         arrival time                       -1475.161    
  -------------------------------------------------------------------
                         slack                                -18.239    

Slack (VIOLATED) :        -18.218ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.803ns  (logic 2.136ns (44.473%)  route 2.667ns (55.527%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 1457.382 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.281ns = ( 1470.281 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.619  1470.280    swervolf/btn/clk_core_BUFG
    SLICE_X57Y64         FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456  1470.736 r  swervolf/btn/btn_col_reg_reg[5]_replica_6/Q
                         net (fo=9, routed)           0.754  1471.491    swervolf/vga/dtg/Q[5]_repN_6_alias
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.124  1471.615 r  swervolf/vga/dtg/vga_r_reg[3]_i_3300/O
                         net (fo=1, routed)           0.000  1471.615    swervolf/btn/vga_r_reg_reg[3]_i_495_0[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1472.165 r  swervolf/btn/vga_r_reg_reg[3]_i_1448/CO[3]
                         net (fo=1, routed)           0.000  1472.165    swervolf/btn/vga_r_reg_reg[3]_i_1448_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1472.279 r  swervolf/btn/vga_r_reg_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000  1472.279    swervolf/btn/vga_r_reg_reg[3]_i_495_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1472.550 f  swervolf/btn/vga_r_reg_reg[3]_i_156/CO[0]
                         net (fo=1, routed)           0.621  1473.171    swervolf/vga/dtg/vga_r_reg[3]_i_12_0[0]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.373  1473.544 r  swervolf/vga/dtg/vga_r_reg[3]_i_41/O
                         net (fo=1, routed)           0.641  1474.185    swervolf/vga/dtg/vga_r_reg[3]_i_41_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I1_O)        0.124  1474.309 r  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=4, routed)           0.460  1474.769    swervolf/vga/dtg/player_output[3]
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124  1474.893 r  swervolf/vga/dtg/vga_r_reg[0]_i_1_comp_1/O
                         net (fo=3, routed)           0.190  1475.083    swervolf/vga/dtg_n_68
    SLICE_X55Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.496  1457.382    swervolf/vga/clk_31_5
    SLICE_X55Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]/C
                         clock pessimism              0.000  1457.382    
                         clock uncertainty           -0.441  1456.941    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)       -0.075  1456.866    swervolf/vga/vga_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       1456.866    
                         arrival time                       -1475.083    
  -------------------------------------------------------------------
                         slack                                -18.218    

Slack (VIOLATED) :        -18.206ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.803ns  (logic 2.136ns (44.473%)  route 2.667ns (55.527%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 1457.382 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.281ns = ( 1470.281 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.619  1470.280    swervolf/btn/clk_core_BUFG
    SLICE_X57Y64         FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456  1470.736 r  swervolf/btn/btn_col_reg_reg[5]_replica_6/Q
                         net (fo=9, routed)           0.754  1471.491    swervolf/vga/dtg/Q[5]_repN_6_alias
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.124  1471.615 r  swervolf/vga/dtg/vga_r_reg[3]_i_3300/O
                         net (fo=1, routed)           0.000  1471.615    swervolf/btn/vga_r_reg_reg[3]_i_495_0[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1472.165 r  swervolf/btn/vga_r_reg_reg[3]_i_1448/CO[3]
                         net (fo=1, routed)           0.000  1472.165    swervolf/btn/vga_r_reg_reg[3]_i_1448_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1472.279 r  swervolf/btn/vga_r_reg_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000  1472.279    swervolf/btn/vga_r_reg_reg[3]_i_495_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1472.550 f  swervolf/btn/vga_r_reg_reg[3]_i_156/CO[0]
                         net (fo=1, routed)           0.621  1473.171    swervolf/vga/dtg/vga_r_reg[3]_i_12_0[0]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.373  1473.544 r  swervolf/vga/dtg/vga_r_reg[3]_i_41/O
                         net (fo=1, routed)           0.641  1474.185    swervolf/vga/dtg/vga_r_reg[3]_i_41_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I1_O)        0.124  1474.309 r  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=4, routed)           0.460  1474.769    swervolf/vga/dtg/player_output[3]
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124  1474.893 r  swervolf/vga/dtg/vga_r_reg[0]_i_1_comp_1/O
                         net (fo=3, routed)           0.190  1475.083    swervolf/vga/dtg_n_68
    SLICE_X55Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.496  1457.382    swervolf/vga/clk_31_5
    SLICE_X55Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.000  1457.382    
                         clock uncertainty           -0.441  1456.941    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)       -0.063  1456.878    swervolf/vga/vga_r_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1456.878    
                         arrival time                       -1475.083    
  -------------------------------------------------------------------
                         slack                                -18.206    

Slack (VIOLATED) :        -17.925ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.664ns  (logic 2.136ns (45.796%)  route 2.528ns (54.204%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 1457.382 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.281ns = ( 1470.281 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.619  1470.280    swervolf/btn/clk_core_BUFG
    SLICE_X57Y64         FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456  1470.736 r  swervolf/btn/btn_col_reg_reg[5]_replica_6/Q
                         net (fo=9, routed)           0.754  1471.491    swervolf/vga/dtg/Q[5]_repN_6_alias
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.124  1471.615 r  swervolf/vga/dtg/vga_r_reg[3]_i_3300/O
                         net (fo=1, routed)           0.000  1471.615    swervolf/btn/vga_r_reg_reg[3]_i_495_0[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1472.165 r  swervolf/btn/vga_r_reg_reg[3]_i_1448/CO[3]
                         net (fo=1, routed)           0.000  1472.165    swervolf/btn/vga_r_reg_reg[3]_i_1448_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1472.279 r  swervolf/btn/vga_r_reg_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000  1472.279    swervolf/btn/vga_r_reg_reg[3]_i_495_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1472.550 f  swervolf/btn/vga_r_reg_reg[3]_i_156/CO[0]
                         net (fo=1, routed)           0.621  1473.171    swervolf/vga/dtg/vga_r_reg[3]_i_12_0[0]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.373  1473.544 r  swervolf/vga/dtg/vga_r_reg[3]_i_41/O
                         net (fo=1, routed)           0.641  1474.185    swervolf/vga/dtg/vga_r_reg[3]_i_41_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I1_O)        0.124  1474.309 r  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=4, routed)           0.511  1474.821    swervolf/vga/dtg/player_output[3]
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124  1474.945 r  swervolf/vga/dtg/vga_r_reg[2]_i_1_comp_1/O
                         net (fo=3, routed)           0.000  1474.945    swervolf/vga/dtg_n_70
    SLICE_X54Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.496  1457.382    swervolf/vga/clk_31_5
    SLICE_X54Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.000  1457.382    
                         clock uncertainty           -0.441  1456.941    
    SLICE_X54Y67         FDRE (Setup_fdre_C_D)        0.079  1457.020    swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1457.020    
                         arrival time                       -1474.945    
  -------------------------------------------------------------------
                         slack                                -17.925    

Slack (VIOLATED) :        -17.920ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.658ns  (logic 2.136ns (45.857%)  route 2.522ns (54.143%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -13.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 1457.383 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.281ns = ( 1470.281 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.619  1470.280    swervolf/btn/clk_core_BUFG
    SLICE_X57Y64         FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456  1470.736 r  swervolf/btn/btn_col_reg_reg[5]_replica_6/Q
                         net (fo=9, routed)           0.754  1471.491    swervolf/vga/dtg/Q[5]_repN_6_alias
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.124  1471.615 r  swervolf/vga/dtg/vga_r_reg[3]_i_3300/O
                         net (fo=1, routed)           0.000  1471.615    swervolf/btn/vga_r_reg_reg[3]_i_495_0[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1472.165 r  swervolf/btn/vga_r_reg_reg[3]_i_1448/CO[3]
                         net (fo=1, routed)           0.000  1472.165    swervolf/btn/vga_r_reg_reg[3]_i_1448_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1472.279 r  swervolf/btn/vga_r_reg_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000  1472.279    swervolf/btn/vga_r_reg_reg[3]_i_495_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1472.550 f  swervolf/btn/vga_r_reg_reg[3]_i_156/CO[0]
                         net (fo=1, routed)           0.621  1473.171    swervolf/vga/dtg/vga_r_reg[3]_i_12_0[0]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.373  1473.544 r  swervolf/vga/dtg/vga_r_reg[3]_i_41/O
                         net (fo=1, routed)           0.641  1474.185    swervolf/vga/dtg/vga_r_reg[3]_i_41_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I1_O)        0.124  1474.309 r  swervolf/vga/dtg/vga_r_reg[3]_i_12/O
                         net (fo=4, routed)           0.505  1474.815    swervolf/vga/dtg/player_output[3]
    SLICE_X56Y67         LUT6 (Prop_lut6_I2_O)        0.124  1474.939 r  swervolf/vga/dtg/vga_r_reg[1]_i_1_comp_1/O
                         net (fo=3, routed)           0.000  1474.939    swervolf/vga/dtg_n_69
    SLICE_X56Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         1.497  1457.383    swervolf/vga/clk_31_5
    SLICE_X56Y67         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.000  1457.383    
                         clock uncertainty           -0.441  1456.942    
    SLICE_X56Y67         FDRE (Setup_fdre_C_D)        0.077  1457.019    swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1457.019    
                         arrival time                       -1474.938    
  -------------------------------------------------------------------
                         slack                                -17.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.221ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/eightmiss/missle1_column_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        -4.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.559     3.206    swervolf/btn/clk_core_BUFG
    SLICE_X55Y62         FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     3.347 r  swervolf/btn/btn_col_reg_reg[5]_replica_4/Q
                         net (fo=1, routed)           0.100     3.447    swervolf/vga/eightmiss/Q[5]_repN_4_alias
    SLICE_X53Y62         FDRE                                         r  swervolf/vga/eightmiss/missle1_column_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.830    -1.281    swervolf/vga/eightmiss/clk_31_5
    SLICE_X53Y62         FDRE                                         r  swervolf/vga/eightmiss/missle1_column_reg_reg[5]/C
                         clock pessimism              0.000    -1.281    
                         clock uncertainty            0.441    -0.840    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.066    -0.774    swervolf/vga/eightmiss/missle1_column_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.227ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[7]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/eightmiss/missle3_column_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        -4.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X67Y63         FDRE                                         r  swervolf/btn/btn_col_reg_reg[7]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141     3.350 r  swervolf/btn/btn_col_reg_reg[7]_replica_2/Q
                         net (fo=2, routed)           0.113     3.463    swervolf/vga/eightmiss/Q[7]_repN_2_alias
    SLICE_X65Y63         FDRE                                         r  swervolf/vga/eightmiss/missle3_column_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.835    -1.276    swervolf/vga/eightmiss/clk_31_5
    SLICE_X65Y63         FDRE                                         r  swervolf/vga/eightmiss/missle3_column_reg_reg[7]/C
                         clock pessimism              0.000    -1.276    
                         clock uncertainty            0.441    -0.835    
    SLICE_X65Y63         FDRE (Hold_fdre_C_D)         0.071    -0.764    swervolf/vga/eightmiss/missle3_column_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.230ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[7]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/eightmiss/missle5_column_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        -4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.560     3.207    swervolf/btn/clk_core_BUFG
    SLICE_X49Y65         FDRE                                         r  swervolf/btn/btn_col_reg_reg[7]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     3.348 r  swervolf/btn/btn_col_reg_reg[7]_replica_1/Q
                         net (fo=2, routed)           0.122     3.470    swervolf/vga/eightmiss/Q[7]_repN_1_alias
    SLICE_X49Y64         FDRE                                         r  swervolf/vga/eightmiss/missle5_column_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.832    -1.279    swervolf/vga/eightmiss/clk_31_5
    SLICE_X49Y64         FDRE                                         r  swervolf/vga/eightmiss/missle5_column_reg_reg[7]/C
                         clock pessimism              0.000    -1.279    
                         clock uncertainty            0.441    -0.838    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.078    -0.760    swervolf/vga/eightmiss/missle5_column_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.760    
                         arrival time                           3.470    
  -------------------------------------------------------------------
                         slack                                  4.230    

Slack (MET) :             4.231ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[5]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/eightmiss/missle2_column_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        -4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.555     3.202    swervolf/btn/clk_core_BUFG
    SLICE_X53Y68         FDRE                                         r  swervolf/btn/btn_col_reg_reg[5]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     3.343 r  swervolf/btn/btn_col_reg_reg[5]_replica_5/Q
                         net (fo=1, routed)           0.115     3.459    swervolf/vga/eightmiss/Q[5]_repN_5_alias
    SLICE_X53Y66         FDRE                                         r  swervolf/vga/eightmiss/missle2_column_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.827    -1.284    swervolf/vga/eightmiss/clk_31_5
    SLICE_X53Y66         FDRE                                         r  swervolf/vga/eightmiss/missle2_column_reg_reg[5]/C
                         clock pessimism              0.000    -1.284    
                         clock uncertainty            0.441    -0.843    
    SLICE_X53Y66         FDRE (Hold_fdre_C_D)         0.070    -0.773    swervolf/vga/eightmiss/missle2_column_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                           3.459    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.233ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[4]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/eightmiss/missle2_column_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        -4.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.556     3.203    swervolf/btn/clk_core_BUFG
    SLICE_X52Y67         FDRE                                         r  swervolf/btn/btn_col_reg_reg[4]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.141     3.344 r  swervolf/btn/btn_col_reg_reg[4]_replica_3/Q
                         net (fo=1, routed)           0.112     3.456    swervolf/vga/eightmiss/Q[4]_repN_3_alias
    SLICE_X53Y66         FDRE                                         r  swervolf/vga/eightmiss/missle2_column_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.827    -1.284    swervolf/vga/eightmiss/clk_31_5
    SLICE_X53Y66         FDRE                                         r  swervolf/vga/eightmiss/missle2_column_reg_reg[4]/C
                         clock pessimism              0.000    -1.284    
                         clock uncertainty            0.441    -0.843    
    SLICE_X53Y66         FDRE (Hold_fdre_C_D)         0.066    -0.777    swervolf/vga/eightmiss/missle2_column_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.233ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[7]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/eightmiss/missle6_column_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.441%)  route 0.118ns (45.559%))
  Logic Levels:           0  
  Clock Path Skew:        -4.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X67Y63         FDRE                                         r  swervolf/btn/btn_col_reg_reg[7]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141     3.350 r  swervolf/btn/btn_col_reg_reg[7]_replica_2/Q
                         net (fo=2, routed)           0.118     3.468    swervolf/vga/eightmiss/Q[7]_repN_2_alias
    SLICE_X64Y63         FDRE                                         r  swervolf/vga/eightmiss/missle6_column_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.835    -1.276    swervolf/vga/eightmiss/clk_31_5
    SLICE_X64Y63         FDRE                                         r  swervolf/vga/eightmiss/missle6_column_reg_reg[7]/C
                         clock pessimism              0.000    -1.276    
                         clock uncertainty            0.441    -0.835    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.070    -0.765    swervolf/vga/eightmiss/missle6_column_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.236ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/eightmiss/missle8_column_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           0  
  Clock Path Skew:        -4.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.563     3.210    swervolf/btn/clk_core_BUFG
    SLICE_X60Y58         FDRE                                         r  swervolf/btn/btn_col_reg_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     3.374 r  swervolf/btn/btn_col_reg_reg[1]_replica_5/Q
                         net (fo=1, routed)           0.083     3.457    swervolf/vga/eightmiss/Q[1]_repN_5_alias
    SLICE_X61Y58         FDRE                                         r  swervolf/vga/eightmiss/missle8_column_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.836    -1.275    swervolf/vga/eightmiss/clk_31_5
    SLICE_X61Y58         FDRE                                         r  swervolf/vga/eightmiss/missle8_column_reg_reg[1]/C
                         clock pessimism              0.000    -1.275    
                         clock uncertainty            0.441    -0.834    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.055    -0.779    swervolf/vga/eightmiss/missle8_column_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.779    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.236ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[8]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/eightmiss/missle1_column_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.192%)  route 0.119ns (45.808%))
  Logic Levels:           0  
  Clock Path Skew:        -4.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.560     3.207    swervolf/btn/clk_core_BUFG
    SLICE_X53Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[8]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     3.348 r  swervolf/btn/btn_col_reg_reg[8]_replica_4/Q
                         net (fo=1, routed)           0.119     3.468    swervolf/vga/eightmiss/Q[8]_repN_4_alias
    SLICE_X52Y63         FDRE                                         r  swervolf/vga/eightmiss/missle1_column_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.829    -1.282    swervolf/vga/eightmiss/clk_31_5
    SLICE_X52Y63         FDRE                                         r  swervolf/vga/eightmiss/missle1_column_reg_reg[8]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.441    -0.841    
    SLICE_X52Y63         FDRE (Hold_fdre_C_D)         0.072    -0.769    swervolf/vga/eightmiss/missle1_column_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.236ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/eightmiss/missle5_column_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.245%)  route 0.114ns (44.755%))
  Logic Levels:           0  
  Clock Path Skew:        -4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.560     3.207    swervolf/btn/clk_core_BUFG
    SLICE_X48Y65         FDRE                                         r  swervolf/btn/btn_col_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     3.348 r  swervolf/btn/btn_col_reg_reg[1]_replica/Q
                         net (fo=2, routed)           0.114     3.463    swervolf/vga/eightmiss/Q[1]_repN_alias
    SLICE_X46Y64         FDRE                                         r  swervolf/vga/eightmiss/missle5_column_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.832    -1.279    swervolf/vga/eightmiss/clk_31_5
    SLICE_X46Y64         FDRE                                         r  swervolf/vga/eightmiss/missle5_column_reg_reg[1]/C
                         clock pessimism              0.000    -1.279    
                         clock uncertainty            0.441    -0.838    
    SLICE_X46Y64         FDRE (Hold_fdre_C_D)         0.064    -0.774    swervolf/vga/eightmiss/missle5_column_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.236ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/eightmiss/missle3_column_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.318%)  route 0.129ns (47.682%))
  Logic Levels:           0  
  Clock Path Skew:        -4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X63Y65         FDRE                                         r  swervolf/btn/btn_col_reg_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     3.350 r  swervolf/btn/btn_col_reg_reg[2]_replica_1/Q
                         net (fo=2, routed)           0.129     3.479    swervolf/vga/eightmiss/Q[2]_repN_1_alias
    SLICE_X65Y65         FDRE                                         r  swervolf/vga/eightmiss/missle3_column_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=731, routed)         0.834    -1.277    swervolf/vga/eightmiss/clk_31_5
    SLICE_X65Y65         FDRE                                         r  swervolf/vga/eightmiss/missle3_column_reg_reg[2]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.441    -0.836    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.078    -0.758    swervolf/vga/eightmiss/missle3_column_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           3.479    
  -------------------------------------------------------------------
                         slack                                  4.236    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.456ns (12.042%)  route 3.331ns (87.958%))
  Logic Levels:           0  
  Clock Path Skew:        -4.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 15.914 - 10.000 ) 
    Source Clock Delay      (SCD):    10.287ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.625    10.287    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X63Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.456    10.743 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/Q
                         net (fo=75, routed)          3.331    14.073    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X70Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.513    15.914    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X70Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.146    
                         clock uncertainty           -0.172    15.973    
    SLICE_X70Y99         FDCE (Setup_fdce_C_D)       -0.028    15.945    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.945    
                         arrival time                         -14.073    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.518ns (15.895%)  route 2.741ns (84.105%))
  Logic Levels:           0  
  Clock Path Skew:        -4.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 15.914 - 10.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.708    10.370    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X76Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y84         FDCE (Prop_fdce_C_Q)         0.518    10.888 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/Q
                         net (fo=75, routed)          2.741    13.628    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]_0[0]
    SLICE_X70Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.513    15.914    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X70Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.146    
                         clock uncertainty           -0.172    15.973    
    SLICE_X70Y99         FDCE (Setup_fdce_C_D)       -0.031    15.942    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.942    
                         arrival time                         -13.628    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][56]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.718ns (33.806%)  route 1.406ns (66.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 15.897 - 10.000 ) 
    Source Clock Delay      (SCD):    10.281ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.620    10.281    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X68Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.419    10.700 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][56]/Q
                         net (fo=1, routed)           1.406    12.106    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][56]
    SLICE_X70Y102        LUT4 (Prop_lut4_I0_O)        0.299    12.405 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[56]_i_1/O
                         net (fo=1, routed)           0.000    12.405    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[55]
    SLICE_X70Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.497    15.897    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism              0.232    16.129    
                         clock uncertainty           -0.172    15.957    
    SLICE_X70Y102        FDCE (Setup_fdce_C_D)        0.079    16.036    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         16.036    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][33]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.580ns (28.826%)  route 1.432ns (71.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 15.994 - 10.000 ) 
    Source Clock Delay      (SCD):    10.368ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.707    10.368    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X79Y105        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDRE (Prop_fdre_C_Q)         0.456    10.824 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][33]/Q
                         net (fo=1, routed)           1.432    12.256    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][7]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124    12.380 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[33]_i_1/O
                         net (fo=1, routed)           0.000    12.380    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[7]
    SLICE_X82Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.594    15.994    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X82Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism              0.232    16.226    
                         clock uncertainty           -0.172    16.054    
    SLICE_X82Y106        FDCE (Setup_fdce_C_D)        0.031    16.085    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         16.085    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][61]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.715ns (36.058%)  route 1.268ns (63.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 15.976 - 10.000 ) 
    Source Clock Delay      (SCD):    10.357ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.696    10.357    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y113        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y113        FDRE (Prop_fdre_C_Q)         0.419    10.776 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][61]/Q
                         net (fo=1, routed)           1.268    12.044    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][61]
    SLICE_X75Y113        LUT4 (Prop_lut4_I3_O)        0.296    12.340 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[61]_i_1/O
                         net (fo=1, routed)           0.000    12.340    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[60]
    SLICE_X75Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.576    15.976    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X75Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/C
                         clock pessimism              0.232    16.208    
                         clock uncertainty           -0.172    16.036    
    SLICE_X75Y113        FDCE (Setup_fdce_C_D)        0.031    16.067    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                         16.067    
                         arrival time                         -12.340    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][70]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.715ns (37.504%)  route 1.191ns (62.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 15.914 - 10.000 ) 
    Source Clock Delay      (SCD):    10.363ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.702    10.363    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X72Y100        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.419    10.782 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][70]/Q
                         net (fo=1, routed)           1.191    11.974    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][70]
    SLICE_X68Y99         LUT4 (Prop_lut4_I3_O)        0.296    12.270 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[70]_i_1/O
                         net (fo=1, routed)           0.000    12.270    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[69]
    SLICE_X68Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.513    15.914    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism              0.232    16.146    
                         clock uncertainty           -0.172    15.973    
    SLICE_X68Y99         FDCE (Setup_fdce_C_D)        0.031    16.004    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                         16.004    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][46]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.715ns (37.934%)  route 1.170ns (62.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 15.994 - 10.000 ) 
    Source Clock Delay      (SCD):    10.379ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.718    10.379    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X86Y105        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDRE (Prop_fdre_C_Q)         0.419    10.798 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][46]/Q
                         net (fo=1, routed)           1.170    11.968    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][14]
    SLICE_X85Y105        LUT4 (Prop_lut4_I0_O)        0.296    12.264 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[46]_i_1/O
                         net (fo=1, routed)           0.000    12.264    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[14]
    SLICE_X85Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.594    15.994    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X85Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism              0.232    16.226    
                         clock uncertainty           -0.172    16.054    
    SLICE_X85Y105        FDCE (Setup_fdce_C_D)        0.029    16.083    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         16.083    
                         arrival time                         -12.264    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.580ns (30.911%)  route 1.296ns (69.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 15.914 - 10.000 ) 
    Source Clock Delay      (SCD):    10.281ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.620    10.281    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X67Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.456    10.737 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][32]/Q
                         net (fo=1, routed)           1.296    12.033    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][32]
    SLICE_X69Y99         LUT4 (Prop_lut4_I3_O)        0.124    12.157 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[32]_i_1/O
                         net (fo=1, routed)           0.000    12.157    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[31]
    SLICE_X69Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.513    15.914    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism              0.232    16.146    
                         clock uncertainty           -0.172    15.973    
    SLICE_X69Y99         FDCE (Setup_fdce_C_D)        0.031    16.004    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         16.004    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][62]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.718ns (39.961%)  route 1.079ns (60.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    10.362ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.701    10.362    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X72Y105        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_fdre_C_Q)         0.419    10.781 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][62]/Q
                         net (fo=1, routed)           1.079    11.860    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][62]
    SLICE_X70Y105        LUT4 (Prop_lut4_I3_O)        0.299    12.159 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[62]_i_1/O
                         net (fo=1, routed)           0.000    12.159    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[61]
    SLICE_X70Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    15.896    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/C
                         clock pessimism              0.232    16.128    
                         clock uncertainty           -0.172    15.956    
    SLICE_X70Y105        FDCE (Setup_fdce_C_D)        0.081    16.037    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]
  -------------------------------------------------------------------
                         required time                         16.037    
                         arrival time                         -12.159    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.580ns (30.554%)  route 1.318ns (69.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 15.980 - 10.000 ) 
    Source Clock Delay      (SCD):    10.281ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.620    10.281    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y100        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.456    10.737 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][68]/Q
                         net (fo=1, routed)           1.318    12.055    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][68]
    SLICE_X73Y100        LUT4 (Prop_lut4_I0_O)        0.124    12.179 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[68]_i_1/O
                         net (fo=1, routed)           0.000    12.179    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[67]
    SLICE_X73Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.580    15.980    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism              0.232    16.212    
                         clock uncertainty           -0.172    16.040    
    SLICE_X73Y100        FDCE (Setup_fdce_C_D)        0.031    16.071    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         16.071    
                         arrival time                         -12.179    
  -------------------------------------------------------------------
                         slack                                  3.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.592     3.239    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X77Y107        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDRE (Prop_fdre_C_Q)         0.141     3.380 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][30]/Q
                         net (fo=1, routed)           0.056     3.437    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[4]
    SLICE_X76Y107        LUT4 (Prop_lut4_I1_O)        0.045     3.482 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[30]_i_1/O
                         net (fo=1, routed)           0.000     3.482    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[4]
    SLICE_X76Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.863     2.423    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X76Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism             -0.280     2.142    
                         clock uncertainty            0.172     2.315    
    SLICE_X76Y107        FDCE (Hold_fdce_C_D)         0.120     2.435    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.592     3.239    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X72Y100        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.141     3.380 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][43]/Q
                         net (fo=1, routed)           0.053     3.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][43]
    SLICE_X73Y100        LUT4 (Prop_lut4_I3_O)        0.045     3.478 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[43]_i_1/O
                         net (fo=1, routed)           0.000     3.478    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[42]
    SLICE_X73Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.862     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism             -0.280     2.141    
                         clock uncertainty            0.172     2.314    
    SLICE_X73Y100        FDCE (Hold_fdce_C_D)         0.092     2.406    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.600     3.247    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X85Y110        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141     3.388 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][37]/Q
                         net (fo=1, routed)           0.087     3.476    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[11]
    SLICE_X84Y110        LUT4 (Prop_lut4_I1_O)        0.045     3.521 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[37]_i_1/O
                         net (fo=1, routed)           0.000     3.521    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[11]
    SLICE_X84Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X84Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism             -0.280     2.149    
                         clock uncertainty            0.172     2.322    
    SLICE_X84Y110        FDCE (Hold_fdce_C_D)         0.120     2.442    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.565     3.212    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDRE (Prop_fdre_C_Q)         0.141     3.353 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][48]/Q
                         net (fo=1, routed)           0.099     3.453    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][48]
    SLICE_X70Y102        LUT4 (Prop_lut4_I3_O)        0.045     3.498 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[48]_i_1/O
                         net (fo=1, routed)           0.000     3.498    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[47]
    SLICE_X70Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.835     2.395    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism             -0.280     2.114    
                         clock uncertainty            0.172     2.287    
    SLICE_X70Y102        FDCE (Hold_fdce_C_D)         0.121     2.408    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][33]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.590     3.237    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X76Y112        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDRE (Prop_fdre_C_Q)         0.164     3.401 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][33]/Q
                         net (fo=1, routed)           0.049     3.451    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][33]
    SLICE_X77Y112        LUT4 (Prop_lut4_I0_O)        0.045     3.496 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[33]_i_1/O
                         net (fo=1, routed)           0.000     3.496    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[32]
    SLICE_X77Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.860     2.420    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X77Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism             -0.280     2.139    
                         clock uncertainty            0.172     2.312    
    SLICE_X77Y112        FDCE (Hold_fdce_C_D)         0.092     2.404    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.093ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.589     3.236    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X74Y113        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y113        FDRE (Prop_fdre_C_Q)         0.164     3.400 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][49]/Q
                         net (fo=1, routed)           0.050     3.451    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][49]
    SLICE_X75Y113        LUT4 (Prop_lut4_I0_O)        0.045     3.496 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[49]_i_1/O
                         net (fo=1, routed)           0.000     3.496    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[48]
    SLICE_X75Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.859     2.419    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X75Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism             -0.280     2.138    
                         clock uncertainty            0.172     2.311    
    SLICE_X75Y113        FDCE (Hold_fdce_C_D)         0.092     2.403    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.565     3.212    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDRE (Prop_fdre_C_Q)         0.141     3.353 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][12]/Q
                         net (fo=1, routed)           0.102     3.456    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][12]
    SLICE_X70Y102        LUT4 (Prop_lut4_I3_O)        0.045     3.501 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[12]_i_1/O
                         net (fo=1, routed)           0.000     3.501    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[11]
    SLICE_X70Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.835     2.395    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/C
                         clock pessimism             -0.280     2.114    
                         clock uncertainty            0.172     2.287    
    SLICE_X70Y102        FDCE (Hold_fdce_C_D)         0.120     2.407    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][57]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.602     3.249    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X88Y109        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDRE (Prop_fdre_C_Q)         0.164     3.413 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][57]/Q
                         net (fo=1, routed)           0.051     3.465    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][25]
    SLICE_X89Y109        LUT4 (Prop_lut4_I0_O)        0.045     3.510 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[57]_i_1/O
                         net (fo=1, routed)           0.000     3.510    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[25]
    SLICE_X89Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.871     2.432    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X89Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/C
                         clock pessimism             -0.280     2.151    
                         clock uncertainty            0.172     2.324    
    SLICE_X89Y109        FDCE (Hold_fdce_C_D)         0.091     2.415    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][57]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.593     3.240    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X78Y112        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDRE (Prop_fdre_C_Q)         0.164     3.404 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][57]/Q
                         net (fo=1, routed)           0.052     3.457    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][57]
    SLICE_X79Y112        LUT4 (Prop_lut4_I0_O)        0.045     3.502 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[57]_i_1/O
                         net (fo=1, routed)           0.000     3.502    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[56]
    SLICE_X79Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.862     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X79Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/C
                         clock pessimism             -0.280     2.141    
                         clock uncertainty            0.172     2.314    
    SLICE_X79Y112        FDCE (Hold_fdce_C_D)         0.092     2.406    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.593     3.240    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X77Y106        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDRE (Prop_fdre_C_Q)         0.141     3.381 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][31]/Q
                         net (fo=1, routed)           0.110     3.492    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][5]
    SLICE_X76Y107        LUT4 (Prop_lut4_I0_O)        0.045     3.537 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[31]_i_1/O
                         net (fo=1, routed)           0.000     3.537    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[5]
    SLICE_X76Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.863     2.423    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X76Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism             -0.280     2.142    
                         clock uncertainty            0.172     2.315    
    SLICE_X76Y107        FDCE (Hold_fdce_C_D)         0.121     2.436    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           3.537    
  -------------------------------------------------------------------
                         slack                                  1.101    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][63]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        10.335ns  (logic 0.580ns (5.612%)  route 9.755ns (94.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.788ns = ( 29.788 - 20.000 ) 
    Source Clock Delay      (SCD):    6.345ns = ( 16.345 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712    16.345    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X77Y85         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y85         FDRE (Prop_fdre_C_Q)         0.456    16.801 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][63]/Q
                         net (fo=1, routed)           9.755    26.555    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][63]
    SLICE_X77Y87         LUT4 (Prop_lut4_I0_O)        0.124    26.679 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[63]_i_1__0/O
                         net (fo=1, routed)           0.000    26.679    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[60]
    SLICE_X77Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.590    29.788    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X77Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism              0.232    30.020    
                         clock uncertainty           -0.173    29.847    
    SLICE_X77Y87         FDCE (Setup_fdce_C_D)        0.029    29.876    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         29.876    
                         arrival time                         -26.679    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.904ns  (logic 0.580ns (5.856%)  route 9.324ns (94.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.791ns = ( 29.791 - 20.000 ) 
    Source Clock Delay      (SCD):    6.343ns = ( 16.343 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.711    16.343    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X87Y113        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.456    16.799 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][1]/Q
                         net (fo=1, routed)           9.324    26.123    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][0]
    SLICE_X86Y113        LUT4 (Prop_lut4_I0_O)        0.124    26.247 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[1]_i_1/O
                         net (fo=1, routed)           0.000    26.247    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[0]
    SLICE_X86Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.594    29.791    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism              0.232    30.023    
                         clock uncertainty           -0.173    29.850    
    SLICE_X86Y113        FDCE (Setup_fdce_C_D)        0.029    29.879    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         29.879    
                         arrival time                         -26.247    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.533ns  (logic 0.580ns (6.084%)  route 8.953ns (93.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.706ns = ( 29.706 - 20.000 ) 
    Source Clock Delay      (SCD):    6.265ns = ( 16.265 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.632    16.265    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y92         FDRE (Prop_fdre_C_Q)         0.456    16.721 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/Q
                         net (fo=1, routed)           8.953    25.673    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][43]
    SLICE_X67Y92         LUT4 (Prop_lut4_I0_O)        0.124    25.797 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[43]_i_1__0/O
                         net (fo=1, routed)           0.000    25.797    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[40]
    SLICE_X67Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.508    29.706    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X67Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism              0.232    29.938    
                         clock uncertainty           -0.173    29.765    
    SLICE_X67Y92         FDCE (Setup_fdce_C_D)        0.031    29.796    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         29.796    
                         arrival time                         -25.797    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.268ns  (logic 0.580ns (6.258%)  route 8.688ns (93.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 29.705 - 20.000 ) 
    Source Clock Delay      (SCD):    6.264ns = ( 16.264 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.631    16.264    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X65Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456    16.720 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][25]/Q
                         net (fo=1, routed)           8.688    25.407    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][25]
    SLICE_X66Y90         LUT4 (Prop_lut4_I3_O)        0.124    25.531 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[25]_i_1__0/O
                         net (fo=1, routed)           0.000    25.531    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[22]
    SLICE_X66Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.507    29.705    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X66Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/C
                         clock pessimism              0.232    29.937    
                         clock uncertainty           -0.173    29.764    
    SLICE_X66Y90         FDCE (Setup_fdce_C_D)        0.079    29.843    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         29.843    
                         arrival time                         -25.531    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.121ns  (logic 0.718ns (7.872%)  route 8.403ns (92.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 29.704 - 20.000 ) 
    Source Clock Delay      (SCD):    6.264ns = ( 16.264 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.631    16.264    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X65Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419    16.683 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][26]/Q
                         net (fo=1, routed)           8.403    25.086    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][26]
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.299    25.385 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[26]_i_1__0/O
                         net (fo=1, routed)           0.000    25.385    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[23]
    SLICE_X62Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.506    29.704    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism              0.232    29.936    
                         clock uncertainty           -0.173    29.763    
    SLICE_X62Y90         FDCE (Setup_fdce_C_D)        0.077    29.840    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         29.840    
                         arrival time                         -25.385    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.958ns  (logic 0.580ns (6.475%)  route 8.378ns (93.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 29.705 - 20.000 ) 
    Source Clock Delay      (SCD):    6.262ns = ( 16.262 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.629    16.262    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X68Y87         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE (Prop_fdre_C_Q)         0.456    16.718 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][16]/Q
                         net (fo=1, routed)           8.378    25.096    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][16]
    SLICE_X68Y89         LUT4 (Prop_lut4_I3_O)        0.124    25.220 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[16]_i_1__0/O
                         net (fo=1, routed)           0.000    25.220    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[13]
    SLICE_X68Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.507    29.705    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism              0.232    29.937    
                         clock uncertainty           -0.173    29.764    
    SLICE_X68Y89         FDCE (Setup_fdce_C_D)        0.029    29.793    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         29.793    
                         arrival time                         -25.220    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.682ns  (logic 0.580ns (6.680%)  route 8.102ns (93.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 29.705 - 20.000 ) 
    Source Clock Delay      (SCD):    6.264ns = ( 16.264 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.631    16.264    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X67Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.456    16.720 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/Q
                         net (fo=1, routed)           8.102    24.822    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][34]
    SLICE_X66Y90         LUT4 (Prop_lut4_I0_O)        0.124    24.946 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[34]_i_1__0/O
                         net (fo=1, routed)           0.000    24.946    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[31]
    SLICE_X66Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.507    29.705    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X66Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism              0.232    29.937    
                         clock uncertainty           -0.173    29.764    
    SLICE_X66Y90         FDCE (Setup_fdce_C_D)        0.079    29.843    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         29.843    
                         arrival time                         -24.946    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.647ns  (logic 0.580ns (6.707%)  route 8.067ns (93.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.787ns = ( 29.787 - 20.000 ) 
    Source Clock Delay      (SCD):    6.343ns = ( 16.343 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.710    16.343    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y85         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.456    16.799 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][4]/Q
                         net (fo=1, routed)           8.067    24.866    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][4]
    SLICE_X74Y85         LUT4 (Prop_lut4_I3_O)        0.124    24.990 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    24.990    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[1]
    SLICE_X74Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.589    29.787    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X74Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism              0.232    30.019    
                         clock uncertainty           -0.173    29.846    
    SLICE_X74Y85         FDCE (Setup_fdce_C_D)        0.081    29.927    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         29.927    
                         arrival time                         -24.990    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.610ns  (logic 0.580ns (6.736%)  route 8.030ns (93.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.786ns = ( 29.786 - 20.000 ) 
    Source Clock Delay      (SCD):    6.345ns = ( 16.345 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712    16.345    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X77Y85         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y85         FDRE (Prop_fdre_C_Q)         0.456    16.801 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][28]/Q
                         net (fo=1, routed)           8.030    24.831    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][28]
    SLICE_X76Y84         LUT4 (Prop_lut4_I0_O)        0.124    24.955 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[28]_i_1__0/O
                         net (fo=1, routed)           0.000    24.955    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[25]
    SLICE_X76Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.588    29.786    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X76Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism              0.232    30.018    
                         clock uncertainty           -0.173    29.845    
    SLICE_X76Y84         FDCE (Setup_fdce_C_D)        0.081    29.926    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         29.926    
                         arrival time                         -24.955    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][46]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.528ns  (logic 0.642ns (7.528%)  route 7.886ns (92.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 29.704 - 20.000 ) 
    Source Clock Delay      (SCD):    6.261ns = ( 16.261 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.628    16.261    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X66Y86         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDRE (Prop_fdre_C_Q)         0.518    16.779 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][46]/Q
                         net (fo=1, routed)           7.886    24.665    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][46]
    SLICE_X67Y88         LUT4 (Prop_lut4_I3_O)        0.124    24.789 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[46]_i_1__0/O
                         net (fo=1, routed)           0.000    24.789    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[43]
    SLICE_X67Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.506    29.704    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X67Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism              0.232    29.936    
                         clock uncertainty           -0.173    29.763    
    SLICE_X67Y88         FDCE (Setup_fdce_C_D)        0.031    29.794    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         29.794    
                         arrival time                         -24.789    
  -------------------------------------------------------------------
                         slack                                  5.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][54]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 0.467ns (10.069%)  route 4.171ns (89.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.286ns
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.506     5.907    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X65Y84         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.367     6.274 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][54]/Q
                         net (fo=1, routed)           4.171    10.445    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][54]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.100    10.545 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[54]_i_1__0/O
                         net (fo=1, routed)           0.000    10.545    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[51]
    SLICE_X64Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.624    10.286    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X64Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism             -0.232    10.053    
                         clock uncertainty            0.173    10.226    
    SLICE_X64Y84         FDCE (Hold_fdce_C_D)         0.269    10.495    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                        -10.495    
                         arrival time                          10.545    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][41]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.467ns (10.059%)  route 4.176ns (89.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.292ns
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.512     5.913    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X68Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y93         FDRE (Prop_fdre_C_Q)         0.367     6.280 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][41]/Q
                         net (fo=1, routed)           4.176    10.455    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][41]
    SLICE_X67Y92         LUT4 (Prop_lut4_I0_O)        0.100    10.555 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[41]_i_1__0/O
                         net (fo=1, routed)           0.000    10.555    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[38]
    SLICE_X67Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.630    10.292    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X67Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                         clock pessimism             -0.232    10.059    
                         clock uncertainty            0.173    10.232    
    SLICE_X67Y92         FDCE (Hold_fdce_C_D)         0.270    10.502    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                        -10.502    
                         arrival time                          10.555    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 0.578ns (12.437%)  route 4.069ns (87.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.291ns
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.509     5.910    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X63Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.337     6.247 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][27]/Q
                         net (fo=1, routed)           4.069    10.316    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][27]
    SLICE_X64Y90         LUT4 (Prop_lut4_I0_O)        0.241    10.557 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[27]_i_1__0/O
                         net (fo=1, routed)           0.000    10.557    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[24]
    SLICE_X64Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.629    10.291    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X64Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/C
                         clock pessimism             -0.232    10.058    
                         clock uncertainty            0.173    10.231    
    SLICE_X64Y90         FDCE (Hold_fdce_C_D)         0.270    10.501    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]
  -------------------------------------------------------------------
                         required time                        -10.501    
                         arrival time                          10.557    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 0.467ns (10.051%)  route 4.179ns (89.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.294ns
    Source Clock Delay      (SCD):    5.914ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.513     5.914    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y98         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDRE (Prop_fdre_C_Q)         0.367     6.281 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][9]/Q
                         net (fo=1, routed)           4.179    10.460    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][9]
    SLICE_X68Y98         LUT4 (Prop_lut4_I3_O)        0.100    10.560 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    10.560    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[6]
    SLICE_X68Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.632    10.294    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/C
                         clock pessimism             -0.232    10.061    
                         clock uncertainty            0.173    10.234    
    SLICE_X68Y98         FDCE (Hold_fdce_C_D)         0.269    10.503    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                        -10.503    
                         arrival time                          10.560    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.577ns (12.395%)  route 4.078ns (87.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.374ns
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.591     5.991    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X87Y113        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.337     6.328 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][8]/Q
                         net (fo=1, routed)           4.078    10.406    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][7]
    SLICE_X86Y113        LUT4 (Prop_lut4_I0_O)        0.240    10.646 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[8]_i_1/O
                         net (fo=1, routed)           0.000    10.646    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[7]
    SLICE_X86Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.713    10.374    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/C
                         clock pessimism             -0.232    10.142    
                         clock uncertainty            0.173    10.315    
    SLICE_X86Y113        FDCE (Hold_fdce_C_D)         0.271    10.586    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.586    
                         arrival time                          10.646    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][67]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.578ns (12.261%)  route 4.136ns (87.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.292ns
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.509     5.910    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X63Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.337     6.247 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][67]/Q
                         net (fo=1, routed)           4.136    10.383    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][67]
    SLICE_X66Y91         LUT4 (Prop_lut4_I0_O)        0.241    10.624 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[67]_i_1__0/O
                         net (fo=1, routed)           0.000    10.624    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[64]
    SLICE_X66Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.630    10.292    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X66Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/C
                         clock pessimism             -0.232    10.059    
                         clock uncertainty            0.173    10.232    
    SLICE_X66Y91         FDCE (Hold_fdce_C_D)         0.331    10.563    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                        -10.563    
                         arrival time                          10.624    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.518ns (11.134%)  route 4.134ns (88.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.291ns
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.510     5.911    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X66Y89         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.418     6.329 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][42]/Q
                         net (fo=1, routed)           4.134    10.463    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][42]
    SLICE_X68Y89         LUT4 (Prop_lut4_I3_O)        0.100    10.563 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[42]_i_1__0/O
                         net (fo=1, routed)           0.000    10.563    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[39]
    SLICE_X68Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.629    10.291    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/C
                         clock pessimism             -0.232    10.058    
                         clock uncertainty            0.173    10.231    
    SLICE_X68Y89         FDCE (Hold_fdce_C_D)         0.270    10.501    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                        -10.501    
                         arrival time                          10.563    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][70]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.467ns (10.039%)  route 4.185ns (89.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.370ns
    Source Clock Delay      (SCD):    5.993ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.593     5.993    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y108        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.367     6.360 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][70]/Q
                         net (fo=1, routed)           4.185    10.545    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][70]
    SLICE_X81Y108        LUT4 (Prop_lut4_I3_O)        0.100    10.645 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[70]_i_1__0/O
                         net (fo=1, routed)           0.000    10.645    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[67]
    SLICE_X81Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.709    10.370    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism             -0.232    10.138    
                         clock uncertainty            0.173    10.311    
    SLICE_X81Y108        FDCE (Hold_fdce_C_D)         0.270    10.581    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                        -10.581    
                         arrival time                          10.645    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 0.578ns (12.366%)  route 4.096ns (87.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.374ns
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.591     5.991    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X87Y114        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.337     6.328 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/Q
                         net (fo=1, routed)           4.096    10.424    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[4]
    SLICE_X86Y113        LUT4 (Prop_lut4_I1_O)        0.241    10.665 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[5]_i_1/O
                         net (fo=1, routed)           0.000    10.665    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[4]
    SLICE_X86Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.713    10.374    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism             -0.232    10.142    
                         clock uncertainty            0.173    10.315    
    SLICE_X86Y113        FDCE (Hold_fdce_C_D)         0.270    10.585    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.585    
                         arrival time                          10.665    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][37]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.467ns (9.988%)  route 4.208ns (90.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.292ns
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.511     5.912    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y92         FDRE (Prop_fdre_C_Q)         0.367     6.279 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][37]/Q
                         net (fo=1, routed)           4.208    10.487    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][37]
    SLICE_X68Y92         LUT4 (Prop_lut4_I0_O)        0.100    10.587 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[37]_i_1__0/O
                         net (fo=1, routed)           0.000    10.587    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[34]
    SLICE_X68Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.630    10.292    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism             -0.232    10.059    
                         clock uncertainty            0.173    10.232    
    SLICE_X68Y92         FDCE (Hold_fdce_C_D)         0.269    10.501    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                        -10.501    
                         arrival time                          10.587    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       14.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.706ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.440ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        11.645ns  (logic 0.456ns (3.916%)  route 11.189ns (96.084%))
  Logic Levels:           0  
  Clock Path Skew:        6.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.777ns = ( 29.777 - 20.000 ) 
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.696     3.485    tap/dtmcs_tck
    SLICE_X73Y136        FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.456     3.941 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          11.189    15.130    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X77Y137        FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.580    29.777    tap/clk_core_BUFG
    SLICE_X77Y137        FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    29.777    
                         clock uncertainty           -0.140    29.637    
    SLICE_X77Y137        FDCE (Setup_fdce_C_D)       -0.067    29.570    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         29.570    
                         arrival time                         -15.130    
  -------------------------------------------------------------------
                         slack                                 14.440    

Slack (MET) :             14.874ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        11.048ns  (logic 0.419ns (3.792%)  route 10.629ns (96.208%))
  Logic Levels:           0  
  Clock Path Skew:        6.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.777ns = ( 29.777 - 20.000 ) 
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.696     3.485    tap/dtmcs_tck
    SLICE_X73Y136        FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.419     3.904 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          10.629    14.533    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X77Y137        FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.580    29.777    tap/clk_core_BUFG
    SLICE_X77Y137        FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    29.777    
                         clock uncertainty           -0.140    29.637    
    SLICE_X77Y137        FDCE (Setup_fdce_C_D)       -0.230    29.407    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         29.407    
                         arrival time                         -14.533    
  -------------------------------------------------------------------
                         slack                                 14.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 0.128ns (2.704%)  route 4.605ns (97.296%))
  Logic Levels:           0  
  Clock Path Skew:        2.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.123ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.587     1.254    tap/dtmcs_tck
    SLICE_X73Y136        FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.128     1.382 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           4.605     5.988    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X77Y137        FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.862     4.123    tap/clk_core_BUFG
    SLICE_X77Y137        FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     4.123    
                         clock uncertainty            0.140     4.262    
    SLICE_X77Y137        FDCE (Hold_fdce_C_D)         0.019     4.281    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.281    
                         arrival time                           5.988    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.727ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 0.141ns (2.934%)  route 4.664ns (97.066%))
  Logic Levels:           0  
  Clock Path Skew:        2.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.123ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.587     1.254    tap/dtmcs_tck
    SLICE_X73Y136        FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141     1.395 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           4.664     6.060    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X77Y137        FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.862     4.123    tap/clk_core_BUFG
    SLICE_X77Y137        FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     4.123    
                         clock uncertainty            0.140     4.262    
    SLICE_X77Y137        FDCE (Hold_fdce_C_D)         0.070     4.332    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.332    
                         arrival time                           6.060    
  -------------------------------------------------------------------
                         slack                                  1.727    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       10.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.673ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.594ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        2.053ns  (logic 0.642ns (31.268%)  route 1.411ns (68.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 103.027 - 100.000 ) 
    Source Clock Delay      (SCD):    10.271ns = ( 90.271 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.610    90.271    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y132        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y132        FDCE (Prop_fdce_C_Q)         0.518    90.789 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/Q
                         net (fo=1, routed)           1.411    92.200    tap/dmi_reg_rdata[16]
    SLICE_X61Y129        LUT3 (Prop_lut3_I0_O)        0.124    92.324 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000    92.324    tap/dtmcs[18]_i_1_n_0
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.485   103.027    tap/dtmcs_tck
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.000   103.027    
                         clock uncertainty           -0.140   102.888    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.031   102.919    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                        102.918    
                         arrival time                         -92.324    
  -------------------------------------------------------------------
                         slack                                 10.594    

Slack (MET) :             10.870ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.827ns  (logic 0.670ns (36.666%)  route 1.157ns (63.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 103.027 - 100.000 ) 
    Source Clock Delay      (SCD):    10.265ns = ( 90.265 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.604    90.265    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X62Y128        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y128        FDCE (Prop_fdce_C_Q)         0.518    90.783 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           1.157    91.940    tap/dmi_reg_rdata[7]
    SLICE_X61Y129        LUT3 (Prop_lut3_I0_O)        0.152    92.092 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000    92.092    tap/dtmcs[9]_i_1_n_0
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.485   103.027    tap/dtmcs_tck
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000   103.027    
                         clock uncertainty           -0.140   102.888    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.075   102.963    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                        102.962    
                         arrival time                         -92.092    
  -------------------------------------------------------------------
                         slack                                 10.870    

Slack (MET) :             10.940ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.763ns  (logic 0.580ns (32.908%)  route 1.183ns (67.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 103.030 - 100.000 ) 
    Source Clock Delay      (SCD):    10.269ns = ( 90.269 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.608    90.269    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X71Y131        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y131        FDCE (Prop_fdce_C_Q)         0.456    90.725 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/Q
                         net (fo=1, routed)           1.183    91.908    tap/dmi_reg_rdata[15]
    SLICE_X62Y131        LUT3 (Prop_lut3_I0_O)        0.124    92.032 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000    92.032    tap/dtmcs[17]_i_1_n_0
    SLICE_X62Y131        FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.488   103.030    tap/dtmcs_tck
    SLICE_X62Y131        FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.000   103.030    
                         clock uncertainty           -0.140   102.891    
    SLICE_X62Y131        FDRE (Setup_fdre_C_D)        0.081   102.972    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        102.971    
                         arrival time                         -92.032    
  -------------------------------------------------------------------
                         slack                                 10.940    

Slack (MET) :             10.956ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.614ns  (logic 0.580ns (35.940%)  route 1.034ns (64.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 103.031 - 100.000 ) 
    Source Clock Delay      (SCD):    10.353ns = ( 90.353 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.692    90.353    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y132        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y132        FDCE (Prop_fdce_C_Q)         0.456    90.809 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           1.034    91.843    tap/dmi_reg_rdata[12]
    SLICE_X69Y131        LUT3 (Prop_lut3_I0_O)        0.124    91.967 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000    91.967    tap/dtmcs[14]_i_1_n_0
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.489   103.031    tap/dtmcs_tck
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000   103.031    
                         clock uncertainty           -0.140   102.892    
    SLICE_X69Y131        FDRE (Setup_fdre_C_D)        0.031   102.923    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        102.923    
                         arrival time                         -91.967    
  -------------------------------------------------------------------
                         slack                                 10.956    

Slack (MET) :             10.965ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.692ns  (logic 0.642ns (37.946%)  route 1.050ns (62.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 103.037 - 100.000 ) 
    Source Clock Delay      (SCD):    10.272ns = ( 90.272 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.611    90.272    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y133        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y133        FDCE (Prop_fdce_C_Q)         0.518    90.790 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/Q
                         net (fo=1, routed)           1.050    91.840    tap/dmi_reg_rdata[22]
    SLICE_X71Y137        LUT3 (Prop_lut3_I0_O)        0.124    91.964 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000    91.964    tap/dtmcs[24]_i_1_n_0
    SLICE_X71Y137        FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.495   103.037    tap/dtmcs_tck
    SLICE_X71Y137        FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.000   103.037    
                         clock uncertainty           -0.140   102.897    
    SLICE_X71Y137        FDRE (Setup_fdre_C_D)        0.031   102.928    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        102.928    
                         arrival time                         -91.964    
  -------------------------------------------------------------------
                         slack                                 10.965    

Slack (MET) :             10.969ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.682ns  (logic 0.642ns (38.179%)  route 1.040ns (61.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 103.027 - 100.000 ) 
    Source Clock Delay      (SCD):    10.266ns = ( 90.266 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.605    90.266    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X62Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y129        FDCE (Prop_fdce_C_Q)         0.518    90.784 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           1.040    91.824    tap/dmi_reg_rdata[8]
    SLICE_X61Y129        LUT3 (Prop_lut3_I0_O)        0.124    91.948 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000    91.948    tap/dtmcs[10]_i_1_n_0
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.485   103.027    tap/dtmcs_tck
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000   103.027    
                         clock uncertainty           -0.140   102.888    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.029   102.917    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                        102.917    
                         arrival time                         -91.948    
  -------------------------------------------------------------------
                         slack                                 10.969    

Slack (MET) :             10.986ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.714ns  (logic 0.667ns (38.912%)  route 1.047ns (61.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 103.027 - 100.000 ) 
    Source Clock Delay      (SCD):    10.262ns = ( 90.262 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.601    90.262    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X62Y127        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y127        FDCE (Prop_fdce_C_Q)         0.518    90.780 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/Q
                         net (fo=1, routed)           1.047    91.827    tap/dmi_reg_rdata[6]
    SLICE_X61Y129        LUT3 (Prop_lut3_I0_O)        0.149    91.976 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000    91.976    tap/dtmcs[8]_i_1_n_0
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.485   103.027    tap/dtmcs_tck
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.000   103.027    
                         clock uncertainty           -0.140   102.888    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.075   102.963    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        102.962    
                         arrival time                         -91.976    
  -------------------------------------------------------------------
                         slack                                 10.986    

Slack (MET) :             11.010ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.643ns  (logic 0.580ns (35.303%)  route 1.063ns (64.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 103.027 - 100.000 ) 
    Source Clock Delay      (SCD):    10.266ns = ( 90.266 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.605    90.266    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X64Y128        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDCE (Prop_fdce_C_Q)         0.456    90.722 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/Q
                         net (fo=1, routed)           1.063    91.785    tap/dmi_reg_rdata[5]
    SLICE_X61Y129        LUT3 (Prop_lut3_I0_O)        0.124    91.909 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000    91.909    tap/dtmcs[7]_i_1_n_0
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.485   103.027    tap/dtmcs_tck
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000   103.027    
                         clock uncertainty           -0.140   102.888    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.032   102.920    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                        102.920    
                         arrival time                         -91.909    
  -------------------------------------------------------------------
                         slack                                 11.010    

Slack (MET) :             11.021ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.758ns  (logic 0.670ns (38.104%)  route 1.088ns (61.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 103.120 - 100.000 ) 
    Source Clock Delay      (SCD):    10.276ns = ( 90.276 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.615    90.276    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y137        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y137        FDCE (Prop_fdce_C_Q)         0.518    90.794 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/Q
                         net (fo=1, routed)           1.088    91.882    tap/dmi_reg_rdata[27]
    SLICE_X72Y137        LUT3 (Prop_lut3_I0_O)        0.152    92.034 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000    92.034    tap/dtmcs[29]_i_1_n_0
    SLICE_X72Y137        FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.578   103.120    tap/dtmcs_tck
    SLICE_X72Y137        FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000   103.120    
                         clock uncertainty           -0.140   102.980    
    SLICE_X72Y137        FDRE (Setup_fdre_C_D)        0.075   103.055    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        103.055    
                         arrival time                         -92.034    
  -------------------------------------------------------------------
                         slack                                 11.021    

Slack (MET) :             11.033ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.663ns  (logic 0.610ns (36.673%)  route 1.053ns (63.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 103.027 - 100.000 ) 
    Source Clock Delay      (SCD):    10.266ns = ( 90.266 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.605    90.266    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X64Y128        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDCE (Prop_fdce_C_Q)         0.456    90.722 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           1.053    91.775    tap/dmi_reg_rdata[4]
    SLICE_X61Y129        LUT3 (Prop_lut3_I0_O)        0.154    91.929 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000    91.929    tap/dtmcs[6]_i_1_n_0
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.485   103.027    tap/dtmcs_tck
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000   103.027    
                         clock uncertainty           -0.140   102.888    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.075   102.963    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        102.962    
                         arrival time                         -91.929    
  -------------------------------------------------------------------
                         slack                                 11.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.190ns (60.094%)  route 0.126ns (39.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.558     3.205    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X71Y132        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y132        FDCE (Prop_fdce_C_Q)         0.141     3.346 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=1, routed)           0.126     3.473    tap/dmi_reg_rdata[19]
    SLICE_X69Y131        LUT3 (Prop_lut3_I0_O)        0.049     3.522 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     3.522    tap/dtmcs[21]_i_1_n_0
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.602    tap/dtmcs_tck
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000     1.602    
                         clock uncertainty            0.140     1.742    
    SLICE_X69Y131        FDRE (Hold_fdre_C_D)         0.107     1.849    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.735ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.454%)  route 0.206ns (52.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.557     3.204    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X64Y131        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDCE (Prop_fdce_C_Q)         0.141     3.345 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           0.206     3.551    tap/dmi_reg_rdata[14]
    SLICE_X62Y131        LUT3 (Prop_lut3_I0_O)        0.045     3.596 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000     3.596    tap/dtmcs[16]_i_1_n_0
    SLICE_X62Y131        FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.825     1.601    tap/dtmcs_tck
    SLICE_X62Y131        FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000     1.601    
                         clock uncertainty            0.140     1.741    
    SLICE_X62Y131        FDRE (Hold_fdre_C_D)         0.120     1.861    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           3.596    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.752ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.184ns (46.444%)  route 0.212ns (53.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.552     3.199    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X61Y128        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDCE (Prop_fdce_C_Q)         0.141     3.340 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           0.212     3.553    tap/dmi_reg_rdata[3]
    SLICE_X61Y129        LUT3 (Prop_lut3_I0_O)        0.043     3.596 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     3.596    tap/dtmcs[5]_i_1_n_0
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.822     1.597    tap/dtmcs_tck
    SLICE_X61Y129        FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000     1.597    
                         clock uncertainty            0.140     1.737    
    SLICE_X61Y129        FDRE (Hold_fdre_C_D)         0.107     1.844    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           3.596    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.755ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.210ns (52.609%)  route 0.189ns (47.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.562     3.209    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y138        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y138        FDCE (Prop_fdce_C_Q)         0.164     3.373 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/Q
                         net (fo=1, routed)           0.189     3.563    tap/dmi_reg_rdata[25]
    SLICE_X71Y137        LUT3 (Prop_lut3_I0_O)        0.046     3.609 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     3.609    tap/dtmcs[27]_i_1_n_0
    SLICE_X71Y137        FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.832     1.607    tap/dtmcs_tck
    SLICE_X71Y137        FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000     1.607    
                         clock uncertainty            0.140     1.747    
    SLICE_X71Y137        FDRE (Hold_fdre_C_D)         0.107     1.854    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.215ns (53.878%)  route 0.184ns (46.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.558     3.205    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y132        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y132        FDCE (Prop_fdce_C_Q)         0.164     3.369 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/Q
                         net (fo=1, routed)           0.184     3.553    tap/dmi_reg_rdata[18]
    SLICE_X69Y131        LUT3 (Prop_lut3_I0_O)        0.051     3.604 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000     3.604    tap/dtmcs[20]_i_1_n_0
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.602    tap/dtmcs_tck
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000     1.602    
                         clock uncertainty            0.140     1.742    
    SLICE_X69Y131        FDRE (Hold_fdre_C_D)         0.107     1.849    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.841%)  route 0.203ns (52.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.556     3.203    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X63Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130        FDCE (Prop_fdce_C_Q)         0.141     3.344 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.203     3.547    tap/dmi_reg_rdata[9]
    SLICE_X69Y131        LUT3 (Prop_lut3_I0_O)        0.045     3.592 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000     3.592    tap/dtmcs[11]_i_1_n_0
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.602    tap/dtmcs_tck
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000     1.602    
                         clock uncertainty            0.140     1.742    
    SLICE_X69Y131        FDRE (Hold_fdre_C_D)         0.091     1.833    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.221%)  route 0.216ns (53.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.560     3.207    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X71Y135        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDCE (Prop_fdce_C_Q)         0.141     3.348 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/Q
                         net (fo=1, routed)           0.216     3.565    tap/dmi_reg_rdata[21]
    SLICE_X71Y137        LUT3 (Prop_lut3_I0_O)        0.045     3.610 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000     3.610    tap/dtmcs[23]_i_1_n_0
    SLICE_X71Y137        FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.832     1.607    tap/dtmcs_tck
    SLICE_X71Y137        FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000     1.607    
                         clock uncertainty            0.140     1.747    
    SLICE_X71Y137        FDRE (Hold_fdre_C_D)         0.091     1.838    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.992%)  route 0.218ns (54.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.560     3.207    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y134        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDCE (Prop_fdce_C_Q)         0.141     3.348 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.218     3.567    tap/dmi_reg_rdata[20]
    SLICE_X69Y136        LUT3 (Prop_lut3_I0_O)        0.045     3.612 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000     3.612    tap/dtmcs[22]_i_1_n_0
    SLICE_X69Y136        FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.606    tap/dtmcs_tck
    SLICE_X69Y136        FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.000     1.606    
                         clock uncertainty            0.140     1.746    
    SLICE_X69Y136        FDRE (Hold_fdre_C_D)         0.092     1.838    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.780ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.467%)  route 0.223ns (54.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.589     3.236    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X73Y138        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDCE (Prop_fdce_C_Q)         0.141     3.377 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.223     3.601    tap/dmi_reg_rdata[26]
    SLICE_X72Y137        LUT3 (Prop_lut3_I0_O)        0.045     3.646 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000     3.646    tap/dtmcs[28]_i_1_n_0
    SLICE_X72Y137        FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.634    tap/dtmcs_tck
    SLICE_X72Y137        FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000     1.634    
                         clock uncertainty            0.140     1.774    
    SLICE_X72Y137        FDRE (Hold_fdre_C_D)         0.091     1.865    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           3.646    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.784ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.187ns (43.508%)  route 0.243ns (56.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.556     3.203    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X64Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDCE (Prop_fdce_C_Q)         0.141     3.344 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.243     3.587    tap/dmi_reg_rdata[11]
    SLICE_X69Y131        LUT3 (Prop_lut3_I0_O)        0.046     3.633 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     3.633    tap/dtmcs[13]_i_1_n_0
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.602    tap/dtmcs_tck
    SLICE_X69Y131        FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     1.602    
                         clock uncertainty            0.140     1.742    
    SLICE_X69Y131        FDRE (Hold_fdre_C_D)         0.107     1.849    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  1.784    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :         1425  Failing Endpoints,  Worst Slack       -2.389ns,  Total Violation    -1109.354ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.389ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.612ns  (logic 0.670ns (3.100%)  route 20.942ns (96.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.886ns = ( 29.886 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.796    10.458    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.518    10.976 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)       10.482    21.458    clk_gen/rst_core
    SLICE_X72Y132        LUT2 (Prop_lut2_I0_O)        0.152    21.610 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)       10.460    32.070    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X11Y194        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.689    29.886    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X11Y194        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/C
                         clock pessimism              0.464    30.350    
                         clock uncertainty           -0.062    30.288    
    SLICE_X11Y194        FDCE (Recov_fdce_C_CLR)     -0.607    29.681    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         29.681    
                         arrival time                         -32.070    
  -------------------------------------------------------------------
                         slack                                 -2.389    

Slack (VIOLATED) :        -2.389ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[28]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.612ns  (logic 0.670ns (3.100%)  route 20.942ns (96.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.886ns = ( 29.886 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.796    10.458    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.518    10.976 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)       10.482    21.458    clk_gen/rst_core
    SLICE_X72Y132        LUT2 (Prop_lut2_I0_O)        0.152    21.610 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)       10.460    32.070    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X11Y194        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.689    29.886    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X11Y194        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[28]/C
                         clock pessimism              0.464    30.350    
                         clock uncertainty           -0.062    30.288    
    SLICE_X11Y194        FDCE (Recov_fdce_C_CLR)     -0.607    29.681    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[28]
  -------------------------------------------------------------------
                         required time                         29.681    
                         arrival time                         -32.070    
  -------------------------------------------------------------------
                         slack                                 -2.389    

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[27]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.568ns  (logic 0.670ns (3.106%)  route 20.898ns (96.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.885ns = ( 29.885 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.796    10.458    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.518    10.976 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)       10.482    21.458    clk_gen/rst_core
    SLICE_X72Y132        LUT2 (Prop_lut2_I0_O)        0.152    21.610 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)       10.416    32.026    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_2
    SLICE_X9Y195         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.688    29.885    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X9Y195         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[27]/C
                         clock pessimism              0.464    30.349    
                         clock uncertainty           -0.062    30.287    
    SLICE_X9Y195         FDCE (Recov_fdce_C_CLR)     -0.607    29.680    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         29.680    
                         arrival time                         -32.026    
  -------------------------------------------------------------------
                         slack                                 -2.346    

Slack (VIOLATED) :        -2.303ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.612ns  (logic 0.670ns (3.100%)  route 20.942ns (96.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.886ns = ( 29.886 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.796    10.458    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.518    10.976 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)       10.482    21.458    clk_gen/rst_core
    SLICE_X72Y132        LUT2 (Prop_lut2_I0_O)        0.152    21.610 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)       10.460    32.070    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_2
    SLICE_X10Y194        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.689    29.886    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X10Y194        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/C
                         clock pessimism              0.464    30.350    
                         clock uncertainty           -0.062    30.288    
    SLICE_X10Y194        FDCE (Recov_fdce_C_CLR)     -0.521    29.767    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         29.767    
                         arrival time                         -32.070    
  -------------------------------------------------------------------
                         slack                                 -2.303    

Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[6].stbuf_dataff/genblock.dff/dffs/dout_reg[27]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.568ns  (logic 0.670ns (3.106%)  route 20.898ns (96.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.885ns = ( 29.885 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.796    10.458    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.518    10.976 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)       10.482    21.458    clk_gen/rst_core
    SLICE_X72Y132        LUT2 (Prop_lut2_I0_O)        0.152    21.610 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)       10.416    32.026    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[6].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X8Y195         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[6].stbuf_dataff/genblock.dff/dffs/dout_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.688    29.885    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[6].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X8Y195         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[6].stbuf_dataff/genblock.dff/dffs/dout_reg[27]/C
                         clock pessimism              0.464    30.349    
                         clock uncertainty           -0.062    30.287    
    SLICE_X8Y195         FDCE (Recov_fdce_C_CLR)     -0.521    29.766    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[6].stbuf_dataff/genblock.dff/dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         29.766    
                         arrival time                         -32.026    
  -------------------------------------------------------------------
                         slack                                 -2.260    

Slack (VIOLATED) :        -2.248ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.556ns  (logic 0.670ns (3.108%)  route 20.886ns (96.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.885ns = ( 29.885 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.796    10.458    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.518    10.976 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)       10.482    21.458    clk_gen/rst_core
    SLICE_X72Y132        LUT2 (Prop_lut2_I0_O)        0.152    21.610 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)       10.404    32.014    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X12Y195        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.688    29.885    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X12Y195        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/C
                         clock pessimism              0.464    30.349    
                         clock uncertainty           -0.062    30.287    
    SLICE_X12Y195        FDCE (Recov_fdce_C_CLR)     -0.521    29.766    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         29.766    
                         arrival time                         -32.014    
  -------------------------------------------------------------------
                         slack                                 -2.248    

Slack (VIOLATED) :        -2.229ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[27]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.453ns  (logic 0.670ns (3.123%)  route 20.783ns (96.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.886ns = ( 29.886 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.796    10.458    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.518    10.976 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)       10.482    21.458    clk_gen/rst_core
    SLICE_X72Y132        LUT2 (Prop_lut2_I0_O)        0.152    21.610 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)       10.301    31.910    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X9Y198         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.689    29.886    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X9Y198         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[27]/C
                         clock pessimism              0.464    30.350    
                         clock uncertainty           -0.062    30.288    
    SLICE_X9Y198         FDCE (Recov_fdce_C_CLR)     -0.607    29.681    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         29.681    
                         arrival time                         -31.910    
  -------------------------------------------------------------------
                         slack                                 -2.229    

Slack (VIOLATED) :        -2.158ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.381ns  (logic 0.670ns (3.134%)  route 20.711ns (96.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.886ns = ( 29.886 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.796    10.458    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.518    10.976 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)       10.482    21.458    clk_gen/rst_core
    SLICE_X72Y132        LUT2 (Prop_lut2_I0_O)        0.152    21.610 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)       10.229    31.839    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X11Y195        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.689    29.886    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X11Y195        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/C
                         clock pessimism              0.464    30.350    
                         clock uncertainty           -0.062    30.288    
    SLICE_X11Y195        FDCE (Recov_fdce_C_CLR)     -0.607    29.681    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         29.681    
                         arrival time                         -31.839    
  -------------------------------------------------------------------
                         slack                                 -2.158    

Slack (VIOLATED) :        -2.158ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[28]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.381ns  (logic 0.670ns (3.134%)  route 20.711ns (96.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.886ns = ( 29.886 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.796    10.458    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.518    10.976 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)       10.482    21.458    clk_gen/rst_core
    SLICE_X72Y132        LUT2 (Prop_lut2_I0_O)        0.152    21.610 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)       10.229    31.839    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X11Y195        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.689    29.886    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X11Y195        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[28]/C
                         clock pessimism              0.464    30.350    
                         clock uncertainty           -0.062    30.288    
    SLICE_X11Y195        FDCE (Recov_fdce_C_CLR)     -0.607    29.681    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[28]
  -------------------------------------------------------------------
                         required time                         29.681    
                         arrival time                         -31.839    
  -------------------------------------------------------------------
                         slack                                 -2.158    

Slack (VIOLATED) :        -2.143ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[27]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.453ns  (logic 0.670ns (3.123%)  route 20.783ns (96.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.886ns = ( 29.886 - 20.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.796    10.458    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.518    10.976 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)       10.482    21.458    clk_gen/rst_core
    SLICE_X72Y132        LUT2 (Prop_lut2_I0_O)        0.152    21.610 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)       10.301    31.910    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X8Y198         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       1.689    29.886    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X8Y198         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[27]/C
                         clock pessimism              0.464    30.350    
                         clock uncertainty           -0.062    30.288    
    SLICE_X8Y198         FDCE (Recov_fdce_C_CLR)     -0.521    29.767    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         29.767    
                         arrival time                         -31.910    
  -------------------------------------------------------------------
                         slack                                 -2.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/counter_t_reg[2]/PRE
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.128%)  route 0.235ns (58.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.872ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.626     3.274    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.164     3.438 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.235     3.673    swervolf/uart16550_0/regs/receiver/rst_core
    SLICE_X60Y35         FDPE                                         f  swervolf/uart16550_0/regs/receiver/counter_t_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.900     4.161    swervolf/uart16550_0/regs/receiver/clk_core_BUFG
    SLICE_X60Y35         FDPE                                         r  swervolf/uart16550_0/regs/receiver/counter_t_reg[2]/C
                         clock pessimism             -0.872     3.289    
    SLICE_X60Y35         FDPE (Remov_fdpe_C_PRE)     -0.071     3.218    swervolf/uart16550_0/regs/receiver/counter_t_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/counter_t_reg[3]/PRE
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.128%)  route 0.235ns (58.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.872ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.626     3.274    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.164     3.438 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.235     3.673    swervolf/uart16550_0/regs/receiver/rst_core
    SLICE_X60Y35         FDPE                                         f  swervolf/uart16550_0/regs/receiver/counter_t_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.900     4.161    swervolf/uart16550_0/regs/receiver/clk_core_BUFG
    SLICE_X60Y35         FDPE                                         r  swervolf/uart16550_0/regs/receiver/counter_t_reg[3]/C
                         clock pessimism             -0.872     3.289    
    SLICE_X60Y35         FDPE (Remov_fdpe_C_PRE)     -0.071     3.218    swervolf/uart16550_0/regs/receiver/counter_t_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/counter_t_reg[4]/PRE
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.128%)  route 0.235ns (58.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.872ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.626     3.274    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.164     3.438 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.235     3.673    swervolf/uart16550_0/regs/receiver/rst_core
    SLICE_X60Y35         FDPE                                         f  swervolf/uart16550_0/regs/receiver/counter_t_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.900     4.161    swervolf/uart16550_0/regs/receiver/clk_core_BUFG
    SLICE_X60Y35         FDPE                                         r  swervolf/uart16550_0/regs/receiver/counter_t_reg[4]/C
                         clock pessimism             -0.872     3.289    
    SLICE_X60Y35         FDPE (Remov_fdpe_C_PRE)     -0.071     3.218    swervolf/uart16550_0/regs/receiver/counter_t_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/block_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.617%)  route 0.240ns (59.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.160ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.872ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.626     3.274    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.164     3.438 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.240     3.678    swervolf/uart16550_0/regs/rst_core
    SLICE_X58Y34         FDCE                                         f  swervolf/uart16550_0/regs/block_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.899     4.160    swervolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X58Y34         FDCE                                         r  swervolf/uart16550_0/regs/block_cnt_reg[4]/C
                         clock pessimism             -0.872     3.288    
    SLICE_X58Y34         FDCE (Remov_fdce_C_CLR)     -0.067     3.221    swervolf/uart16550_0/regs/block_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/block_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.617%)  route 0.240ns (59.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.160ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.872ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.626     3.274    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.164     3.438 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.240     3.678    swervolf/uart16550_0/regs/rst_core
    SLICE_X58Y34         FDCE                                         f  swervolf/uart16550_0/regs/block_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.899     4.160    swervolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X58Y34         FDCE                                         r  swervolf/uart16550_0/regs/block_cnt_reg[5]/C
                         clock pessimism             -0.872     3.288    
    SLICE_X58Y34         FDCE (Remov_fdce_C_CLR)     -0.067     3.221    swervolf/uart16550_0/regs/block_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/counter_t_reg[1]/PRE
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.328%)  route 0.233ns (58.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.874ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.626     3.274    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.164     3.438 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.233     3.671    swervolf/uart16550_0/regs/receiver/rst_core
    SLICE_X59Y35         FDPE                                         f  swervolf/uart16550_0/regs/receiver/counter_t_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.900     4.161    swervolf/uart16550_0/regs/receiver/clk_core_BUFG
    SLICE_X59Y35         FDPE                                         r  swervolf/uart16550_0/regs/receiver/counter_t_reg[1]/C
                         clock pessimism             -0.874     3.287    
    SLICE_X59Y35         FDPE (Remov_fdpe_C_PRE)     -0.095     3.192    swervolf/uart16550_0/regs/receiver/counter_t_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/counter_t_reg[5]/PRE
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.328%)  route 0.233ns (58.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.874ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.626     3.274    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.164     3.438 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.233     3.671    swervolf/uart16550_0/regs/receiver/rst_core
    SLICE_X59Y35         FDPE                                         f  swervolf/uart16550_0/regs/receiver/counter_t_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.900     4.161    swervolf/uart16550_0/regs/receiver/clk_core_BUFG
    SLICE_X59Y35         FDPE                                         r  swervolf/uart16550_0/regs/receiver/counter_t_reg[5]/C
                         clock pessimism             -0.874     3.287    
    SLICE_X59Y35         FDPE (Remov_fdpe_C_PRE)     -0.095     3.192    swervolf/uart16550_0/regs/receiver/counter_t_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/block_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.617%)  route 0.240ns (59.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.160ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.872ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.626     3.274    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.164     3.438 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.240     3.678    swervolf/uart16550_0/regs/rst_core
    SLICE_X59Y34         FDCE                                         f  swervolf/uart16550_0/regs/block_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.899     4.160    swervolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X59Y34         FDCE                                         r  swervolf/uart16550_0/regs/block_cnt_reg[6]/C
                         clock pessimism             -0.872     3.288    
    SLICE_X59Y34         FDCE (Remov_fdce_C_CLR)     -0.092     3.196    swervolf/uart16550_0/regs/block_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/block_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.617%)  route 0.240ns (59.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.160ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.872ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.626     3.274    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.164     3.438 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.240     3.678    swervolf/uart16550_0/regs/rst_core
    SLICE_X59Y34         FDCE                                         f  swervolf/uart16550_0/regs/block_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.899     4.160    swervolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X59Y34         FDCE                                         r  swervolf/uart16550_0/regs/block_cnt_reg[7]/C
                         clock pessimism             -0.872     3.288    
    SLICE_X59Y34         FDCE (Remov_fdce_C_CLR)     -0.092     3.196    swervolf/uart16550_0/regs/block_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/block_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.259%)  route 0.288ns (63.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.158ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.626     3.274    clk_gen/clk_core_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.164     3.438 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.288     3.726    swervolf/uart16550_0/regs/rst_core
    SLICE_X56Y34         FDCE                                         f  swervolf/uart16550_0/regs/block_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16490, routed)       0.897     4.158    swervolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X56Y34         FDCE                                         r  swervolf/uart16550_0/regs/block_cnt_reg[0]/C
                         clock pessimism             -0.851     3.307    
    SLICE_X56Y34         FDCE (Remov_fdce_C_CLR)     -0.067     3.240    swervolf/uart16550_0/regs/block_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  0.486    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 0.419ns (5.647%)  route 7.001ns (94.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 15.983 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.001    13.765    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X78Y108        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.583    15.983    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism              0.232    16.215    
                         clock uncertainty           -0.057    16.158    
    SLICE_X78Y108        FDCE (Recov_fdce_C_CLR)     -0.494    15.664    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         15.664    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 0.419ns (5.647%)  route 7.001ns (94.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 15.983 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.001    13.765    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X78Y108        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.583    15.983    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/C
                         clock pessimism              0.232    16.215    
                         clock uncertainty           -0.057    16.158    
    SLICE_X78Y108        FDCE (Recov_fdce_C_CLR)     -0.494    15.664    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.664    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 0.419ns (5.647%)  route 7.001ns (94.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 15.983 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.001    13.765    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X78Y108        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.583    15.983    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/C
                         clock pessimism              0.232    16.215    
                         clock uncertainty           -0.057    16.158    
    SLICE_X78Y108        FDCE (Recov_fdce_C_CLR)     -0.494    15.664    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]
  -------------------------------------------------------------------
                         required time                         15.664    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 0.419ns (5.647%)  route 7.001ns (94.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 15.983 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.001    13.765    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X78Y108        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.583    15.983    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/C
                         clock pessimism              0.232    16.215    
                         clock uncertainty           -0.057    16.158    
    SLICE_X78Y108        FDCE (Recov_fdce_C_CLR)     -0.494    15.664    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.664    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 0.419ns (5.753%)  route 6.864ns (94.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 15.992 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.864    13.628    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X87Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.592    15.992    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X87Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.224    
                         clock uncertainty           -0.057    16.167    
    SLICE_X87Y112        FDCE (Recov_fdce_C_CLR)     -0.580    15.587    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -13.628    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 0.419ns (5.753%)  route 6.864ns (94.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 15.992 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.864    13.628    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X87Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.592    15.992    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X87Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.232    16.224    
                         clock uncertainty           -0.057    16.167    
    SLICE_X87Y112        FDCE (Recov_fdce_C_CLR)     -0.580    15.587    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -13.628    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 0.419ns (5.753%)  route 6.864ns (94.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 15.992 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.864    13.628    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X87Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.592    15.992    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X87Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.224    
                         clock uncertainty           -0.057    16.167    
    SLICE_X87Y112        FDCE (Recov_fdce_C_CLR)     -0.580    15.587    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -13.628    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 0.419ns (5.753%)  route 6.864ns (94.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 15.992 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.864    13.628    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X87Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.592    15.992    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X87Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.232    16.224    
                         clock uncertainty           -0.057    16.167    
    SLICE_X87Y112        FDCE (Recov_fdce_C_CLR)     -0.580    15.587    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -13.628    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 0.419ns (5.753%)  route 6.864ns (94.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 15.992 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.864    13.628    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_rst
    SLICE_X87Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.592    15.992    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X87Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/C
                         clock pessimism              0.232    16.224    
                         clock uncertainty           -0.057    16.167    
    SLICE_X87Y112        FDCE (Recov_fdce_C_CLR)     -0.580    15.587    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -13.628    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 0.419ns (5.753%)  route 6.864ns (94.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 15.992 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.864    13.628    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_rst
    SLICE_X87Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.592    15.992    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X87Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]/C
                         clock pessimism              0.232    16.224    
                         clock uncertainty           -0.057    16.167    
    SLICE_X87Y112        FDCE (Recov_fdce_C_CLR)     -0.580    15.587    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -13.628    
  -------------------------------------------------------------------
                         slack                                  1.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[32]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.128ns (12.754%)  route 0.876ns (87.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.876     2.877    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X72Y83         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.860     2.420    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[32]/C
                         clock pessimism             -0.514     1.905    
    SLICE_X72Y83         FDCE (Remov_fdce_C_CLR)     -0.146     1.759    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.128ns (12.754%)  route 0.876ns (87.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.876     2.877    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X72Y83         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.860     2.420    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/C
                         clock pessimism             -0.514     1.905    
    SLICE_X72Y83         FDCE (Remov_fdce_C_CLR)     -0.146     1.759    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[8]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.128ns (12.754%)  route 0.876ns (87.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.876     2.877    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X72Y83         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.860     2.420    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[8]/C
                         clock pessimism             -0.514     1.905    
    SLICE_X72Y83         FDCE (Remov_fdce_C_CLR)     -0.146     1.759    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.128ns (10.290%)  route 1.116ns (89.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.116     3.117    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X77Y114        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.859     2.419    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X77Y114        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism             -0.280     2.138    
    SLICE_X77Y114        FDCE (Remov_fdce_C_CLR)     -0.146     1.992    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.128ns (10.290%)  route 1.116ns (89.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.116     3.117    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X77Y114        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.859     2.419    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X77Y114        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism             -0.280     2.138    
    SLICE_X77Y114        FDCE (Remov_fdce_C_CLR)     -0.146     1.992    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.128ns (10.290%)  route 1.116ns (89.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.116     3.117    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X77Y114        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.859     2.419    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X77Y114        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism             -0.280     2.138    
    SLICE_X77Y114        FDCE (Remov_fdce_C_CLR)     -0.146     1.992    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.128ns (10.290%)  route 1.116ns (89.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.116     3.117    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X77Y114        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.859     2.419    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X77Y114        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/C
                         clock pessimism             -0.280     2.138    
    SLICE_X77Y114        FDCE (Remov_fdce_C_CLR)     -0.146     1.992    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[14]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.128ns (11.960%)  route 0.942ns (88.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.942     2.944    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y84         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.864     2.424    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[14]/C
                         clock pessimism             -0.514     1.909    
    SLICE_X74Y84         FDCE (Remov_fdce_C_CLR)     -0.121     1.788    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.128ns (11.960%)  route 0.942ns (88.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.942     2.944    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y84         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.864     2.424    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]/C
                         clock pessimism             -0.514     1.909    
    SLICE_X74Y84         FDCE (Remov_fdce_C_CLR)     -0.121     1.788    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.128ns (11.960%)  route 0.942ns (88.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X86Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.942     2.944    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y84         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.864     2.424    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]/C
                         clock pessimism             -0.514     1.909    
    SLICE_X74Y84         FDCE (Remov_fdce_C_CLR)     -0.121     1.788    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  1.155    





