0.6
2019.1
May 24 2019
15:06:07
C:/Users/sinow/Documents/VLSI/HW1_pt2/HW1_pt2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/sinow/Documents/VLSI/HW1_pt2/HW1_pt2.srcs/sim_1/new/FSM_Deuce_testbench.v,1599243007,verilog,,,,FSM_Deuce_testbench,,,,,,,,
C:/Users/sinow/Documents/VLSI/HW1_pt2/HW1_pt2.srcs/sources_1/new/FSM_Deuce.v,1599229723,verilog,,C:/Users/sinow/Documents/VLSI/HW1_pt2/HW1_pt2.srcs/sim_1/new/FSM_Deuce_testbench.v,,FSM_Deuce,,,,,,,,
