{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 17:18:03 2024 " "Info: Processing started: Sat Mar 30 17:18:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off microprogram_calculate -c microprogram_calculate --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off microprogram_calculate -c microprogram_calculate --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR2 " "Info: Assuming node \"CPR2\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 264 496 664 280 "CPR2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR0 " "Info: Assuming node \"CPR0\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 216 496 664 232 "CPR0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR1 " "Info: Assuming node \"CPR1\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 240 496 664 256 "CPR1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst7 " "Info: Detected gated clock \"inst7\" as buffer" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 312 832 896 360 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst register register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 115.02 MHz 8.694 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 115.02 MHz between source register \"register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst\" and destination register \"register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst\" (period= 8.694 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.157 ns + Longest register register " "Info: + Longest register to register delay is 8.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst 1 REG LCFF_X18_Y8_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.206 ns) 0.973 ns ALU_parallel_8b:inst3\|74181:inst\|51~17 2 COMB LCCOMB_X18_Y8_N2 3 " "Info: 2: + IC(0.767 ns) + CELL(0.206 ns) = 0.973 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|51~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst ALU_parallel_8b:inst3|74181:inst|51~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.206 ns) 2.286 ns ALU_parallel_8b:inst3\|74182:inst2\|31~84 3 COMB LCCOMB_X18_Y8_N24 1 " "Info: 3: + IC(1.107 ns) + CELL(0.206 ns) = 2.286 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { ALU_parallel_8b:inst3|74181:inst|51~17 ALU_parallel_8b:inst3|74182:inst2|31~84 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.624 ns) 4.483 ns ALU_parallel_8b:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X19_Y16_N6 3 " "Info: 4: + IC(1.573 ns) + CELL(0.624 ns) = 4.483 ns; Loc. = LCCOMB_X19_Y16_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 5.065 ns ALU_parallel_8b:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X19_Y16_N0 2 " "Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 5.065 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|75~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 5.646 ns ALU_parallel_8b:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X19_Y16_N26 1 " "Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 5.646 ns; Loc. = LCCOMB_X19_Y16_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.197 ns) + CELL(0.206 ns) 8.049 ns ALU_parallel_8b:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X31_Y15_N10 2 " "Info: 7: + IC(2.197 ns) + CELL(0.206 ns) = 8.049 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.157 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 8 REG LCFF_X31_Y15_N11 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 8.157 ns; Loc. = LCFF_X31_Y15_N11; Fanout = 2; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.762 ns ( 21.60 % ) " "Info: Total cell delay = 1.762 ns ( 21.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.395 ns ( 78.40 % ) " "Info: Total interconnect delay = 6.395 ns ( 78.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst ALU_parallel_8b:inst3|74181:inst|51~17 ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} ALU_parallel_8b:inst3|74181:inst|51~17 {} ALU_parallel_8b:inst3|74182:inst2|31~84 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.767ns 1.107ns 1.573ns 0.376ns 0.375ns 2.197ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.273 ns - Smallest " "Info: - Smallest clock skew is -0.273 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.680 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.969 ns) + CELL(0.505 ns) 4.624 ns inst9 2 COMB LCCOMB_X30_Y5_N0 1 " "Info: 2: + IC(2.969 ns) + CELL(0.505 ns) = 4.624 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.474 ns" { CLK inst9 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.000 ns) 6.089 ns inst9~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.465 ns) + CELL(0.000 ns) = 6.089 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.666 ns) 7.680 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X31_Y15_N11 2 " "Info: 4: + IC(0.925 ns) + CELL(0.666 ns) = 7.680 ns; Loc. = LCFF_X31_Y15_N11; Fanout = 2; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.321 ns ( 30.22 % ) " "Info: Total cell delay = 2.321 ns ( 30.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.359 ns ( 69.78 % ) " "Info: Total interconnect delay = 5.359 ns ( 69.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.680 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.680 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.969ns 1.465ns 0.925ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.953 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.505 ns) 3.428 ns inst8 2 COMB LCCOMB_X30_Y5_N26 1 " "Info: 2: + IC(1.773 ns) + CELL(0.505 ns) = 3.428 ns; Loc. = LCCOMB_X30_Y5_N26; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.278 ns" { CLK inst8 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.000 ns) 6.411 ns inst8~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.983 ns) + CELL(0.000 ns) = 6.411 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.666 ns) 7.953 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst 4 REG LCFF_X18_Y8_N17 2 " "Info: 4: + IC(0.876 ns) + CELL(0.666 ns) = 7.953 ns; Loc. = LCFF_X18_Y8_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.321 ns ( 29.18 % ) " "Info: Total cell delay = 2.321 ns ( 29.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.632 ns ( 70.82 % ) " "Info: Total interconnect delay = 5.632 ns ( 70.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.773ns 2.983ns 0.876ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.680 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.680 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.969ns 1.465ns 0.925ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.773ns 2.983ns 0.876ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst ALU_parallel_8b:inst3|74181:inst|51~17 ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} ALU_parallel_8b:inst3|74181:inst|51~17 {} ALU_parallel_8b:inst3|74182:inst2|31~84 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.767ns 1.107ns 1.573ns 0.376ns 0.375ns 2.197ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.680 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.680 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.969ns 1.465ns 0.925ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.773ns 2.983ns 0.876ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR2 " "Info: No valid register-to-register data paths exist for clock \"CPR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR0 " "Info: No valid register-to-register data paths exist for clock \"CPR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR1 " "Info: No valid register-to-register data paths exist for clock \"CPR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst S2 CPR2 10.243 ns register " "Info: tsu for register \"register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst\" (data pin = \"S2\", clock pin = \"CPR2\") is 10.243 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.329 ns + Longest pin register " "Info: + Longest pin to register delay is 16.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns S2 1 PIN PIN_104 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 8; PIN Node = 'S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 768 1144 1312 784 "S2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.537 ns) + CELL(0.623 ns) 9.154 ns ALU_parallel_8b:inst3\|74181:inst\|48~51 2 COMB LCCOMB_X18_Y8_N20 3 " "Info: 2: + IC(7.537 ns) + CELL(0.623 ns) = 9.154 ns; Loc. = LCCOMB_X18_Y8_N20; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|48~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.160 ns" { S2 ALU_parallel_8b:inst3|74181:inst|48~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.589 ns) 10.458 ns ALU_parallel_8b:inst3\|74182:inst2\|31~84 3 COMB LCCOMB_X18_Y8_N24 1 " "Info: 3: + IC(0.715 ns) + CELL(0.589 ns) = 10.458 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { ALU_parallel_8b:inst3|74181:inst|48~51 ALU_parallel_8b:inst3|74182:inst2|31~84 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.624 ns) 12.655 ns ALU_parallel_8b:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X19_Y16_N6 3 " "Info: 4: + IC(1.573 ns) + CELL(0.624 ns) = 12.655 ns; Loc. = LCCOMB_X19_Y16_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 13.237 ns ALU_parallel_8b:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X19_Y16_N0 2 " "Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 13.237 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|75~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 13.818 ns ALU_parallel_8b:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X19_Y16_N26 1 " "Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 13.818 ns; Loc. = LCCOMB_X19_Y16_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.197 ns) + CELL(0.206 ns) 16.221 ns ALU_parallel_8b:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X31_Y15_N10 2 " "Info: 7: + IC(2.197 ns) + CELL(0.206 ns) = 16.221 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 16.329 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 8 REG LCFF_X31_Y15_N11 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 16.329 ns; Loc. = LCFF_X31_Y15_N11; Fanout = 2; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.556 ns ( 21.78 % ) " "Info: Total cell delay = 3.556 ns ( 21.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.773 ns ( 78.22 % ) " "Info: Total interconnect delay = 12.773 ns ( 78.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.329 ns" { S2 ALU_parallel_8b:inst3|74181:inst|48~51 ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.329 ns" { S2 {} S2~combout {} ALU_parallel_8b:inst3|74181:inst|48~51 {} ALU_parallel_8b:inst3|74182:inst2|31~84 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 7.537ns 0.715ns 1.573ns 0.376ns 0.375ns 2.197ns 0.000ns } { 0.000ns 0.994ns 0.623ns 0.589ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR2 destination 6.046 ns - Shortest register " "Info: - Shortest clock path from clock \"CPR2\" to destination register is 6.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CPR2 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'CPR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 264 496 664 280 "CPR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.206 ns) 2.990 ns inst9 2 COMB LCCOMB_X30_Y5_N0 1 " "Info: 2: + IC(1.800 ns) + CELL(0.206 ns) = 2.990 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.006 ns" { CPR2 inst9 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.000 ns) 4.455 ns inst9~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.465 ns) + CELL(0.000 ns) = 4.455 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.666 ns) 6.046 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X31_Y15_N11 2 " "Info: 4: + IC(0.925 ns) + CELL(0.666 ns) = 6.046 ns; Loc. = LCFF_X31_Y15_N11; Fanout = 2; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 30.70 % ) " "Info: Total cell delay = 1.856 ns ( 30.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.190 ns ( 69.30 % ) " "Info: Total interconnect delay = 4.190 ns ( 69.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.046 ns" { CPR2 inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.046 ns" { CPR2 {} CPR2~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.800ns 1.465ns 0.925ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.329 ns" { S2 ALU_parallel_8b:inst3|74181:inst|48~51 ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.329 ns" { S2 {} S2~combout {} ALU_parallel_8b:inst3|74181:inst|48~51 {} ALU_parallel_8b:inst3|74182:inst2|31~84 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 7.537ns 0.715ns 1.573ns 0.376ns 0.375ns 2.197ns 0.000ns } { 0.000ns 0.994ns 0.623ns 0.589ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.046 ns" { CPR2 inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.046 ns" { CPR2 {} CPR2~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.800ns 1.465ns 0.925ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK up8 register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst 23.984 ns register " "Info: tco from clock \"CLK\" to destination pin \"up8\" through register \"register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst\" is 23.984 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.953 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.505 ns) 3.428 ns inst8 2 COMB LCCOMB_X30_Y5_N26 1 " "Info: 2: + IC(1.773 ns) + CELL(0.505 ns) = 3.428 ns; Loc. = LCCOMB_X30_Y5_N26; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.278 ns" { CLK inst8 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.000 ns) 6.411 ns inst8~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.983 ns) + CELL(0.000 ns) = 6.411 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.666 ns) 7.953 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst 4 REG LCFF_X18_Y8_N17 2 " "Info: 4: + IC(0.876 ns) + CELL(0.666 ns) = 7.953 ns; Loc. = LCFF_X18_Y8_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.321 ns ( 29.18 % ) " "Info: Total cell delay = 2.321 ns ( 29.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.632 ns ( 70.82 % ) " "Info: Total interconnect delay = 5.632 ns ( 70.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.773ns 2.983ns 0.876ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.727 ns + Longest register pin " "Info: + Longest register to pin delay is 15.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst 1 REG LCFF_X18_Y8_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.206 ns) 0.973 ns ALU_parallel_8b:inst3\|74181:inst\|51~17 2 COMB LCCOMB_X18_Y8_N2 3 " "Info: 2: + IC(0.767 ns) + CELL(0.206 ns) = 0.973 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|51~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst ALU_parallel_8b:inst3|74181:inst|51~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.206 ns) 2.286 ns ALU_parallel_8b:inst3\|74182:inst2\|31~84 3 COMB LCCOMB_X18_Y8_N24 1 " "Info: 3: + IC(1.107 ns) + CELL(0.206 ns) = 2.286 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { ALU_parallel_8b:inst3|74181:inst|51~17 ALU_parallel_8b:inst3|74182:inst2|31~84 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.624 ns) 4.483 ns ALU_parallel_8b:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X19_Y16_N6 3 " "Info: 4: + IC(1.573 ns) + CELL(0.624 ns) = 4.483 ns; Loc. = LCCOMB_X19_Y16_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 5.065 ns ALU_parallel_8b:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X19_Y16_N0 2 " "Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 5.065 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|75~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 5.646 ns ALU_parallel_8b:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X19_Y16_N26 1 " "Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 5.646 ns; Loc. = LCCOMB_X19_Y16_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.197 ns) + CELL(0.206 ns) 8.049 ns ALU_parallel_8b:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X31_Y15_N10 2 " "Info: 7: + IC(2.197 ns) + CELL(0.206 ns) = 8.049 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.572 ns) + CELL(3.106 ns) 15.727 ns up8 8 PIN PIN_44 0 " "Info: 8: + IC(4.572 ns) + CELL(3.106 ns) = 15.727 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'up8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.678 ns" { ALU_parallel_8b:inst3|74181:inst1|77~160 up8 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 160 1800 1976 176 "up8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.760 ns ( 30.27 % ) " "Info: Total cell delay = 4.760 ns ( 30.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.967 ns ( 69.73 % ) " "Info: Total interconnect delay = 10.967 ns ( 69.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.727 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst ALU_parallel_8b:inst3|74181:inst|51~17 ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 up8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.727 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} ALU_parallel_8b:inst3|74181:inst|51~17 {} ALU_parallel_8b:inst3|74182:inst2|31~84 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} up8 {} } { 0.000ns 0.767ns 1.107ns 1.573ns 0.376ns 0.375ns 2.197ns 4.572ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.773ns 2.983ns 0.876ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.727 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst ALU_parallel_8b:inst3|74181:inst|51~17 ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 up8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.727 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} ALU_parallel_8b:inst3|74181:inst|51~17 {} ALU_parallel_8b:inst3|74182:inst2|31~84 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} up8 {} } { 0.000ns 0.767ns 1.107ns 1.573ns 0.376ns 0.375ns 2.197ns 4.572ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "S2 up8 23.899 ns Longest " "Info: Longest tpd from source pin \"S2\" to destination pin \"up8\" is 23.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns S2 1 PIN PIN_104 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 8; PIN Node = 'S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 768 1144 1312 784 "S2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.537 ns) + CELL(0.623 ns) 9.154 ns ALU_parallel_8b:inst3\|74181:inst\|48~51 2 COMB LCCOMB_X18_Y8_N20 3 " "Info: 2: + IC(7.537 ns) + CELL(0.623 ns) = 9.154 ns; Loc. = LCCOMB_X18_Y8_N20; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|48~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.160 ns" { S2 ALU_parallel_8b:inst3|74181:inst|48~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.589 ns) 10.458 ns ALU_parallel_8b:inst3\|74182:inst2\|31~84 3 COMB LCCOMB_X18_Y8_N24 1 " "Info: 3: + IC(0.715 ns) + CELL(0.589 ns) = 10.458 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { ALU_parallel_8b:inst3|74181:inst|48~51 ALU_parallel_8b:inst3|74182:inst2|31~84 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.624 ns) 12.655 ns ALU_parallel_8b:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X19_Y16_N6 3 " "Info: 4: + IC(1.573 ns) + CELL(0.624 ns) = 12.655 ns; Loc. = LCCOMB_X19_Y16_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 13.237 ns ALU_parallel_8b:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X19_Y16_N0 2 " "Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 13.237 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|75~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 13.818 ns ALU_parallel_8b:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X19_Y16_N26 1 " "Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 13.818 ns; Loc. = LCCOMB_X19_Y16_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.197 ns) + CELL(0.206 ns) 16.221 ns ALU_parallel_8b:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X31_Y15_N10 2 " "Info: 7: + IC(2.197 ns) + CELL(0.206 ns) = 16.221 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.572 ns) + CELL(3.106 ns) 23.899 ns up8 8 PIN PIN_44 0 " "Info: 8: + IC(4.572 ns) + CELL(3.106 ns) = 23.899 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'up8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.678 ns" { ALU_parallel_8b:inst3|74181:inst1|77~160 up8 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 160 1800 1976 176 "up8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.554 ns ( 27.42 % ) " "Info: Total cell delay = 6.554 ns ( 27.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.345 ns ( 72.58 % ) " "Info: Total interconnect delay = 17.345 ns ( 72.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "23.899 ns" { S2 ALU_parallel_8b:inst3|74181:inst|48~51 ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 up8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "23.899 ns" { S2 {} S2~combout {} ALU_parallel_8b:inst3|74181:inst|48~51 {} ALU_parallel_8b:inst3|74182:inst2|31~84 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} up8 {} } { 0.000ns 0.000ns 7.537ns 0.715ns 1.573ns 0.376ns 0.375ns 2.197ns 4.572ns } { 0.000ns 0.994ns 0.623ns 0.589ns 0.624ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst u7 CLK 0.514 ns register " "Info: th for register \"register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst\" (data pin = \"u7\", clock pin = \"CLK\") is 0.514 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.953 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.505 ns) 3.428 ns inst8 2 COMB LCCOMB_X30_Y5_N26 1 " "Info: 2: + IC(1.773 ns) + CELL(0.505 ns) = 3.428 ns; Loc. = LCCOMB_X30_Y5_N26; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.278 ns" { CLK inst8 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.000 ns) 6.411 ns inst8~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.983 ns) + CELL(0.000 ns) = 6.411 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.666 ns) 7.953 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X19_Y11_N1 1 " "Info: 4: + IC(0.876 ns) + CELL(0.666 ns) = 7.953 ns; Loc. = LCFF_X19_Y11_N1; Fanout = 1; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.321 ns ( 29.18 % ) " "Info: Total cell delay = 2.321 ns ( 29.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.632 ns ( 70.82 % ) " "Info: Total interconnect delay = 5.632 ns ( 70.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.773ns 2.983ns 0.876ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.745 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns u7 1 PIN PIN_127 2 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 2; PIN Node = 'u7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { u7 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 88 776 944 104 "u7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.310 ns) + CELL(0.460 ns) 7.745 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst 2 REG LCFF_X19_Y11_N1 1 " "Info: 2: + IC(6.310 ns) + CELL(0.460 ns) = 7.745 ns; Loc. = LCFF_X19_Y11_N1; Fanout = 1; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.770 ns" { u7 register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 18.53 % ) " "Info: Total cell delay = 1.435 ns ( 18.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.310 ns ( 81.47 % ) " "Info: Total interconnect delay = 6.310 ns ( 81.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.745 ns" { u7 register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.745 ns" { u7 {} u7~combout {} register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 6.310ns } { 0.000ns 0.975ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.773ns 2.983ns 0.876ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.745 ns" { u7 register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.745 ns" { u7 {} u7~combout {} register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 6.310ns } { 0.000ns 0.975ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 17:18:05 2024 " "Info: Processing ended: Sat Mar 30 17:18:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
