{"vcs1":{"timestamp_begin":1769586225.596577792, "rt":6.87, "ut":6.59, "st":0.18}}
{"vcselab":{"timestamp_begin":1769586232.533082789, "rt":0.35, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769586232.927046960, "rt":0.26, "ut":0.15, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769586225.335975688}
{"VCS_COMP_START_TIME": 1769586225.335975688}
{"VCS_COMP_END_TIME": 1769586233.231336259}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 352684}}
{"vcselab": {"peak_mem": 173708}}
