

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_s'
================================================================
* Date:           Sun Nov  3 14:21:37 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.001 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1098|     1098|  5.491 us|  5.491 us|  1098|  1098|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+
        |                                                                                     |                                                                           |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                   |
        |                                       Instance                                      |                                   Module                                  |   min   |   max   |    min   |    max   |  min |  max |                      Type                     |
        +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+
        |grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26  |zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain  |     1058|     1058|  5.290 us|  5.290 us|  1057|  1057|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34      |zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth      |       35|       35|  0.175 us|  0.175 us|    34|    34|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      64|    417|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     87|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      74|    506|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                       Instance                                      |                                   Module                                  | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26  |zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain  |        0|   0|  49|  335|    0|
    |grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34      |zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth      |        0|   0|  15|   82|    0|
    +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                                |                                                                           |        0|   0|  64|  417|    0|
    +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  37|          7|    1|          7|
    |ap_done                          |   9|          2|    1|          2|
    |conv1_input_TREADY_int_regslice  |   9|          2|    1|          2|
    |layer17_out_din                  |   9|          2|   48|         96|
    |layer17_out_write                |  14|          3|    1|          3|
    |real_start                       |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  87|         18|   53|        112|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                               Name                                               | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                         |  6|   0|    6|          0|
    |ap_done_reg                                                                                       |  1|   0|    1|          0|
    |grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain_fu_26_ap_start_reg  |  1|   0|    1|          0|
    |grp_zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth_fu_34_ap_start_reg      |  1|   0|    1|          0|
    |start_once_reg                                                                                    |  1|   0|    1|          0|
    +--------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                             | 10|   0|   10|          0|
    +--------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config17>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config17>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config17>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config17>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config17>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config17>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config17>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config17>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config17>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config17>|  return value|
|conv1_input_TDATA           |   in|   48|        axis|                                                               conv1_input|       pointer|
|conv1_input_TVALID          |   in|    1|        axis|                                                               conv1_input|       pointer|
|conv1_input_TREADY          |  out|    1|        axis|                                                               conv1_input|       pointer|
|layer17_out_din             |  out|   48|     ap_fifo|                                                               layer17_out|       pointer|
|layer17_out_num_data_valid  |   in|   12|     ap_fifo|                                                               layer17_out|       pointer|
|layer17_out_fifo_cap        |   in|   12|     ap_fifo|                                                               layer17_out|       pointer|
|layer17_out_full_n          |   in|    1|     ap_fifo|                                                               layer17_out|       pointer|
|layer17_out_write           |  out|    1|     ap_fifo|                                                               layer17_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

