
module mul_16_32(CLK,A,B,P);

  input  CLK;
  input  [15:0] A;
  input  [31:0] B;
  output [47:0] P;


endmodule

