<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p25" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_25{left:86px;bottom:1140px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t2_25{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_25{left:200px;bottom:81px;letter-spacing:-0.13px;}
#t4_25{left:165px;bottom:1083px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5_25{left:165px;bottom:1065px;letter-spacing:0.08px;word-spacing:0.03px;}
#t6_25{left:165px;bottom:1046px;letter-spacing:0.09px;word-spacing:0.01px;}
#t7_25{left:165px;bottom:1028px;letter-spacing:0.1px;}
#t8_25{left:138px;bottom:991px;}
#t9_25{left:165px;bottom:991px;letter-spacing:0.1px;word-spacing:-0.06px;}
#ta_25{left:580px;bottom:991px;letter-spacing:0.21px;}
#tb_25{left:625px;bottom:991px;letter-spacing:0.04px;}
#tc_25{left:642px;bottom:991px;letter-spacing:0.17px;}
#td_25{left:684px;bottom:991px;letter-spacing:0.09px;word-spacing:-0.05px;}
#te_25{left:165px;bottom:973px;letter-spacing:0.11px;}
#tf_25{left:165px;bottom:955px;letter-spacing:0.1px;word-spacing:0.01px;}
#tg_25{left:165px;bottom:936px;letter-spacing:0.09px;word-spacing:0.01px;}
#th_25{left:165px;bottom:918px;letter-spacing:0.09px;word-spacing:0.01px;}
#ti_25{left:404px;bottom:918px;letter-spacing:0.19px;}
#tj_25{left:448px;bottom:918px;}
#tk_25{left:456px;bottom:918px;letter-spacing:0.19px;}
#tl_25{left:511px;bottom:918px;}
#tm_25{left:519px;bottom:918px;letter-spacing:0.21px;}
#tn_25{left:560px;bottom:918px;}
#to_25{left:567px;bottom:918px;letter-spacing:0.13px;}
#tp_25{left:619px;bottom:918px;letter-spacing:0.09px;word-spacing:0.03px;}
#tq_25{left:652px;bottom:918px;letter-spacing:0.16px;}
#tr_25{left:688px;bottom:918px;letter-spacing:0.11px;word-spacing:-0.07px;}
#ts_25{left:165px;bottom:900px;letter-spacing:0.07px;word-spacing:-0.04px;}
#tt_25{left:138px;bottom:863px;}
#tu_25{left:165px;bottom:863px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tv_25{left:732px;bottom:863px;letter-spacing:0.19px;}
#tw_25{left:776px;bottom:863px;}
#tx_25{left:783px;bottom:863px;letter-spacing:0.2px;}
#ty_25{left:839px;bottom:863px;}
#tz_25{left:165px;bottom:845px;letter-spacing:0.17px;}
#t10_25{left:206px;bottom:845px;}
#t11_25{left:213px;bottom:845px;letter-spacing:0.17px;}
#t12_25{left:265px;bottom:845px;letter-spacing:0.12px;word-spacing:-0.1px;}
#t13_25{left:298px;bottom:845px;letter-spacing:0.17px;}
#t14_25{left:335px;bottom:845px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t15_25{left:165px;bottom:826px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t16_25{left:110px;bottom:786px;letter-spacing:0.14px;}
#t17_25{left:160px;bottom:786px;letter-spacing:0.14px;word-spacing:0.04px;}
#t18_25{left:138px;bottom:747px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t19_25{left:138px;bottom:710px;}
#t1a_25{left:165px;bottom:710px;letter-spacing:0.08px;word-spacing:-0.08px;}
#t1b_25{left:165px;bottom:692px;letter-spacing:0.09px;}
#t1c_25{left:165px;bottom:673px;letter-spacing:0.03px;word-spacing:0.1px;}
#t1d_25{left:206px;bottom:673px;letter-spacing:0.13px;}
#t1e_25{left:259px;bottom:671px;letter-spacing:0.08px;}
#t1f_25{left:284px;bottom:674px;letter-spacing:0.1px;}
#t1g_25{left:138px;bottom:634px;}
#t1h_25{left:165px;bottom:634px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1i_25{left:165px;bottom:616px;letter-spacing:0.09px;word-spacing:-0.05px;}
#t1j_25{left:165px;bottom:597px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1k_25{left:416px;bottom:597px;letter-spacing:0.14px;}
#t1l_25{left:468px;bottom:595px;letter-spacing:0.12px;}
#t1m_25{left:492px;bottom:597px;letter-spacing:0.1px;}
#t1n_25{left:138px;bottom:558px;}
#t1o_25{left:165px;bottom:558px;letter-spacing:0.1px;}
#t1p_25{left:165px;bottom:540px;letter-spacing:0.09px;word-spacing:-0.23px;}
#t1q_25{left:400px;bottom:540px;letter-spacing:0.13px;}
#t1r_25{left:444px;bottom:537px;letter-spacing:0.14px;}
#t1s_25{left:470px;bottom:540px;letter-spacing:0.09px;word-spacing:-0.24px;}
#t1t_25{left:165px;bottom:519px;letter-spacing:0.08px;word-spacing:0.04px;}
#t1u_25{left:165px;bottom:500px;letter-spacing:0.1px;}
#t1v_25{left:138px;bottom:463px;}
#t1w_25{left:165px;bottom:463px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1x_25{left:165px;bottom:445px;letter-spacing:0.08px;word-spacing:0.02px;}
#t1y_25{left:385px;bottom:445px;letter-spacing:0.13px;}
#t1z_25{left:432px;bottom:445px;letter-spacing:0.09px;}
#t20_25{left:165px;bottom:427px;letter-spacing:0.09px;}
#t21_25{left:138px;bottom:390px;}
#t22_25{left:165px;bottom:390px;letter-spacing:0.1px;word-spacing:-0.46px;}
#t23_25{left:318px;bottom:390px;letter-spacing:0.15px;}
#t24_25{left:363px;bottom:390px;letter-spacing:0.08px;word-spacing:-0.41px;}
#t25_25{left:165px;bottom:372px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t26_25{left:138px;bottom:335px;}
#t27_25{left:165px;bottom:335px;letter-spacing:0.09px;word-spacing:-0.06px;}
#t28_25{left:165px;bottom:317px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t29_25{left:165px;bottom:298px;letter-spacing:0.09px;word-spacing:-0.34px;}
#t2a_25{left:533px;bottom:298px;letter-spacing:0.16px;}
#t2b_25{left:583px;bottom:296px;letter-spacing:0.13px;}
#t2c_25{left:604px;bottom:298px;letter-spacing:0.09px;word-spacing:-0.32px;}
#t2d_25{left:165px;bottom:277px;letter-spacing:0.1px;}
#t2e_25{left:165px;bottom:259px;letter-spacing:0.11px;}
#t2f_25{left:138px;bottom:222px;}
#t2g_25{left:165px;bottom:222px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2h_25{left:165px;bottom:204px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t2i_25{left:138px;bottom:167px;}
#t2j_25{left:165px;bottom:167px;letter-spacing:0.1px;}
#t2k_25{left:165px;bottom:149px;letter-spacing:0.11px;}
#t2l_25{left:165px;bottom:131px;letter-spacing:0.12px;}

.s1_25{font-size:14px;font-family:Helvetica-Bold_7hj;color:#000;}
.s2_25{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_25{font-size:15px;font-family:Times-Roman_az;color:#000;}
.s4_25{font-size:15px;font-family:Times-Italic_b3;color:#000;}
.s5_25{font-size:18px;font-family:Helvetica-Bold_7hj;color:#000;}
.s6_25{font-size:15px;font-family:Helvetica-Oblique_b2;color:#030;}
.s7_25{font-size:12px;font-family:Times-Italic_b3;color:#030;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts25" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_b2;
	src: url("fonts/Helvetica-Oblique_b2.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_b3;
	src: url("fonts/Times-Italic_b3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg25Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg25" style="-webkit-user-select: none;"><object width="935" height="1210" data="25/25.svg" type="image/svg+xml" id="pdf25" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_25" class="t s1_25">Overview of the MIPS® Architecture </span>
<span id="t2_25" class="t s2_25">25 </span><span id="t3_25" class="t s2_25">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span>
<span id="t4_25" class="t s3_25">offset be aligned, but the implication is that the base register is also aligned, and this is more consistent with the </span>
<span id="t5_25" class="t s3_25">indexed load/store instructions which have no offset field. The restriction that the base register be naturally- </span>
<span id="t6_25" class="t s3_25">aligned is eliminated in the MIPS32 Architecture, leaving the restriction that the effective address be naturally- </span>
<span id="t7_25" class="t s3_25">aligned. </span>
<span id="t8_25" class="t s3_25">• </span><span id="t9_25" class="t s3_25">Early MIPS implementations required two instructions separating a </span><span id="ta_25" class="t s4_25">MFLO </span><span id="tb_25" class="t s3_25">or </span><span id="tc_25" class="t s4_25">MFHI </span><span id="td_25" class="t s3_25">from the next integer multi- </span>
<span id="te_25" class="t s3_25">ply or divide operation. This hazard was eliminated in the MIPS IV ISA, although the MIPS RISC Architecture </span>
<span id="tf_25" class="t s3_25">Specification does not clearly explain this fact. The MIPS32 Architecture explicitly eliminates this hazard and </span>
<span id="tg_25" class="t s3_25">requires that the hi and lo registers be fully interlocked in hardware for all integer multiply and divide instruc- </span>
<span id="th_25" class="t s3_25">tions (including, but not limited to, the </span><span id="ti_25" class="t s4_25">MADD</span><span id="tj_25" class="t s3_25">, </span><span id="tk_25" class="t s4_25">MADDU</span><span id="tl_25" class="t s3_25">, </span><span id="tm_25" class="t s4_25">MSUB</span><span id="tn_25" class="t s3_25">, </span><span id="to_25" class="t s4_25">MSUBU</span><span id="tp_25" class="t s3_25">, and </span><span id="tq_25" class="t s4_25">MUL </span><span id="tr_25" class="t s3_25">instructions introduced in </span>
<span id="ts_25" class="t s3_25">this specification). </span>
<span id="tt_25" class="t s3_25">• </span><span id="tu_25" class="t s3_25">The Implementation and Programming Notes included in the instruction descriptions for the </span><span id="tv_25" class="t s4_25">MADD</span><span id="tw_25" class="t s3_25">, </span><span id="tx_25" class="t s4_25">MADDU</span><span id="ty_25" class="t s3_25">, </span>
<span id="tz_25" class="t s4_25">MSUB</span><span id="t10_25" class="t s3_25">, </span><span id="t11_25" class="t s4_25">MSUBU</span><span id="t12_25" class="t s3_25">, and </span><span id="t13_25" class="t s4_25">MUL </span><span id="t14_25" class="t s3_25">instructions should be applied to all integer multiply and divide instructions in the </span>
<span id="t15_25" class="t s3_25">MIPS RISC Architecture Specification. </span>
<span id="t16_25" class="t s5_25">2.3.2 </span><span id="t17_25" class="t s5_25">MIPS32 Architecture Release 2 </span>
<span id="t18_25" class="t s3_25">Enhancements in Release 2 of the MIPS32 Architecture are: </span>
<span id="t19_25" class="t s3_25">• </span><span id="t1a_25" class="t s3_25">Vectored interrupts: This enhancement provides the ability to vector interrupts directly to a handler for that inter- </span>
<span id="t1b_25" class="t s3_25">rupt. Vectored interrupts are an option in Release 2 implementations and the presence of that option is denoted </span>
<span id="t1c_25" class="t s3_25">by the </span><span id="t1d_25" class="t s6_25">Config3 </span>
<span id="t1e_25" class="t s7_25">VInt </span>
<span id="t1f_25" class="t s3_25">bit. </span>
<span id="t1g_25" class="t s3_25">• </span><span id="t1h_25" class="t s3_25">Support for an external interrupt controller: This enhancement reconfigures the on-core interrupt logic to take </span>
<span id="t1i_25" class="t s3_25">full advantage of an external interrupt controller. This support is an option in Release 2 implementations and the </span>
<span id="t1j_25" class="t s3_25">presence of that option is denoted by the </span><span id="t1k_25" class="t s6_25">Config3 </span>
<span id="t1l_25" class="t s7_25">EIC </span>
<span id="t1m_25" class="t s3_25">bit. </span>
<span id="t1n_25" class="t s3_25">• </span><span id="t1o_25" class="t s3_25">Programmable exception vector base: This enhancement allows the base address of the exception vectors to be </span>
<span id="t1p_25" class="t s3_25">moved for exceptions that occur when </span><span id="t1q_25" class="t s6_25">Status </span>
<span id="t1r_25" class="t s7_25">BEV </span>
<span id="t1s_25" class="t s3_25">is 0. Doing so allows multi-processor systems to have separate </span>
<span id="t1t_25" class="t s3_25">exception vectors for each processor, and allows any system to place the exception vectors in memory that is </span>
<span id="t1u_25" class="t s3_25">appropriate to the system environment. This enhancement is required in a Release 2 implementation. </span>
<span id="t1v_25" class="t s3_25">• </span><span id="t1w_25" class="t s3_25">Atomic interrupt enable/disable: Two instructions have been added to atomically enable or disable interrupts, </span>
<span id="t1x_25" class="t s3_25">and return the previous value of the </span><span id="t1y_25" class="t s6_25">Status </span><span id="t1z_25" class="t s3_25">register. These instructions are required in a Release 2 implementa- </span>
<span id="t20_25" class="t s3_25">tion. </span>
<span id="t21_25" class="t s3_25">• </span><span id="t22_25" class="t s3_25">The ability to disable the </span><span id="t23_25" class="t s6_25">Count </span><span id="t24_25" class="t s3_25">register for highly power-sensitive applications. This enhancement is required in </span>
<span id="t25_25" class="t s3_25">a Release 2 implementation. </span>
<span id="t26_25" class="t s3_25">• </span><span id="t27_25" class="t s3_25">GPR shadow registers: This addition provides the addition of GPR shadow registers and the ability to bind these </span>
<span id="t28_25" class="t s3_25">registers to a vectored interrupt or exception. Shadow registers are an option in Release 2 implementations and </span>
<span id="t29_25" class="t s3_25">the presence of that option is denoted by a non-zero value in </span><span id="t2a_25" class="t s6_25">SRSCtl </span>
<span id="t2b_25" class="t s7_25">HSS </span>
<span id="t2c_25" class="t s3_25">. While shadow registers are most useful </span>
<span id="t2d_25" class="t s3_25">when either vectored interrupts or support for an external interrupt controller is also implemented, neither is </span>
<span id="t2e_25" class="t s3_25">required. </span>
<span id="t2f_25" class="t s3_25">• </span><span id="t2g_25" class="t s3_25">Field, Rotate and Shuffle instructions: These instructions add additional capability in processing bit fields in reg- </span>
<span id="t2h_25" class="t s3_25">isters. These instructions are required in a Release 2 implementation. </span>
<span id="t2i_25" class="t s3_25">• </span><span id="t2j_25" class="t s3_25">Explicit hazard management: This enhancement provides a set of instructions to explicitly manage hazards, in </span>
<span id="t2k_25" class="t s3_25">place of the cycle-based SSNOP method of dealing with hazards. These instructions are required in a Release 2 </span>
<span id="t2l_25" class="t s3_25">implementation. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
