// Seed: 1688868548
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    output uwire id_4,
    input uwire id_5,
    input tri id_6,
    input tri id_7,
    output supply0 id_8,
    input wor id_9
);
  logic [7:0]
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      \id_58 ;
  logic id_59;
  assign \id_58 [1] = -1;
  module_0 modCall_1 (
      id_59,
      id_59,
      id_59
  );
endmodule
