
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,0,0,27}                       Premise(F2)
	S3= ICache[addr]={0,rS,rT,0,0,27}                           Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)
	S5= GPR[rT]=b                                               Premise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= CP0.ASID=>IMMU.PID                                      Premise(F6)
	S9= IMMU.PID=pid                                            Path(S6,S8)
	S10= PC.Out=>IMMU.IEA                                       Premise(F7)
	S11= IMMU.IEA=addr                                          Path(S7,S10)
	S12= IMMU.Addr={pid,addr}                                   IMMU-Search(S9,S11)
	S13= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S9,S11)
	S14= IMMU.Addr=>IAddrReg.In                                 Premise(F8)
	S15= IAddrReg.In={pid,addr}                                 Path(S12,S14)
	S16= IMMU.Hit=>CU.IMMUHit                                   Premise(F9)
	S17= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S13,S16)
	S18= PC.Out=>ICache.IEA                                     Premise(F10)
	S19= ICache.IEA=addr                                        Path(S7,S18)
	S20= ICache.Hit=ICacheHit(addr)                             ICache-Search(S19)
	S21= ICache.Out={0,rS,rT,0,0,27}                            ICache-Search(S19,S3)
	S22= ICache.Out=>ICacheReg.In                               Premise(F11)
	S23= ICacheReg.In={0,rS,rT,0,0,27}                          Path(S21,S22)
	S24= ICache.Out=>IR.In                                      Premise(F12)
	S25= IR.In={0,rS,rT,0,0,27}                                 Path(S21,S24)
	S26= ICache.Hit=>CU.ICacheHit                               Premise(F13)
	S27= CU.ICacheHit=ICacheHit(addr)                           Path(S20,S26)
	S28= CtrlASIDIn=0                                           Premise(F14)
	S29= CtrlCP0=0                                              Premise(F15)
	S30= CP0[ASID]=pid                                          CP0-Hold(S0,S29)
	S31= CtrlEPCIn=0                                            Premise(F16)
	S32= CtrlExCodeIn=0                                         Premise(F17)
	S33= CtrlIMMU=0                                             Premise(F18)
	S34= CtrlPC=0                                               Premise(F19)
	S35= CtrlPCInc=1                                            Premise(F20)
	S36= PC[Out]=addr+4                                         PC-Inc(S1,S34,S35)
	S37= PC[CIA]=addr                                           PC-Inc(S1,S34,S35)
	S38= CtrlIAddrReg=0                                         Premise(F21)
	S39= CtrlICache=0                                           Premise(F22)
	S40= ICache[addr]={0,rS,rT,0,0,27}                          ICache-Hold(S3,S39)
	S41= CtrlICacheReg=0                                        Premise(F23)
	S42= CtrlIR=1                                               Premise(F24)
	S43= [IR]={0,rS,rT,0,0,27}                                  IR-Write(S25,S42)
	S44= CtrlIMem=0                                             Premise(F25)
	S45= IMem[{pid,addr}]={0,rS,rT,0,0,27}                      IMem-Hold(S2,S44)
	S46= CtrlIRMux=0                                            Premise(F26)
	S47= CtrlGPR=0                                              Premise(F27)
	S48= GPR[rS]=a                                              GPR-Hold(S4,S47)
	S49= GPR[rT]=b                                              GPR-Hold(S5,S47)
	S50= CtrlA=0                                                Premise(F28)
	S51= CtrlB=0                                                Premise(F29)
	S52= CtrlHi=0                                               Premise(F30)
	S53= CtrlLo=0                                               Premise(F31)

ID	S54= CP0.ASID=pid                                           CP0-Read-ASID(S30)
	S55= PC.Out=addr+4                                          PC-Out(S36)
	S56= PC.CIA=addr                                            PC-Out(S37)
	S57= PC.CIA31_28=addr[31:28]                                PC-Out(S37)
	S58= IR.Out={0,rS,rT,0,0,27}                                IR-Out(S43)
	S59= IR.Out31_26=0                                          IR-Out(S43)
	S60= IR.Out25_21=rS                                         IR-Out(S43)
	S61= IR.Out20_16=rT                                         IR-Out(S43)
	S62= IR.Out15_11=0                                          IR-Out(S43)
	S63= IR.Out10_6=0                                           IR-Out(S43)
	S64= IR.Out5_0=27                                           IR-Out(S43)
	S65= IR.Out31_26=>CU.Op                                     Premise(F50)
	S66= CU.Op=0                                                Path(S59,S65)
	S67= IR.Out25_21=>GPR.RReg1                                 Premise(F51)
	S68= GPR.RReg1=rS                                           Path(S60,S67)
	S69= GPR.Rdata1=a                                           GPR-Read(S68,S48)
	S70= IR.Out20_16=>GPR.RReg2                                 Premise(F52)
	S71= GPR.RReg2=rT                                           Path(S61,S70)
	S72= GPR.Rdata2=b                                           GPR-Read(S71,S49)
	S73= IR.Out5_0=>CU.IRFunc                                   Premise(F53)
	S74= CU.IRFunc=27                                           Path(S64,S73)
	S75= GPR.Rdata1=>A.In                                       Premise(F54)
	S76= A.In=a                                                 Path(S69,S75)
	S77= GPR.Rdata2=>B.In                                       Premise(F55)
	S78= B.In=b                                                 Path(S72,S77)
	S79= CtrlASIDIn=0                                           Premise(F56)
	S80= CtrlCP0=0                                              Premise(F57)
	S81= CP0[ASID]=pid                                          CP0-Hold(S30,S80)
	S82= CtrlEPCIn=0                                            Premise(F58)
	S83= CtrlExCodeIn=0                                         Premise(F59)
	S84= CtrlIMMU=0                                             Premise(F60)
	S85= CtrlPC=0                                               Premise(F61)
	S86= CtrlPCInc=0                                            Premise(F62)
	S87= PC[CIA]=addr                                           PC-Hold(S37,S86)
	S88= PC[Out]=addr+4                                         PC-Hold(S36,S85,S86)
	S89= CtrlIAddrReg=0                                         Premise(F63)
	S90= CtrlICache=0                                           Premise(F64)
	S91= ICache[addr]={0,rS,rT,0,0,27}                          ICache-Hold(S40,S90)
	S92= CtrlICacheReg=0                                        Premise(F65)
	S93= CtrlIR=0                                               Premise(F66)
	S94= [IR]={0,rS,rT,0,0,27}                                  IR-Hold(S43,S93)
	S95= CtrlIMem=0                                             Premise(F67)
	S96= IMem[{pid,addr}]={0,rS,rT,0,0,27}                      IMem-Hold(S45,S95)
	S97= CtrlIRMux=0                                            Premise(F68)
	S98= CtrlGPR=0                                              Premise(F69)
	S99= GPR[rS]=a                                              GPR-Hold(S48,S98)
	S100= GPR[rT]=b                                             GPR-Hold(S49,S98)
	S101= CtrlA=1                                               Premise(F70)
	S102= [A]=a                                                 A-Write(S76,S101)
	S103= CtrlB=1                                               Premise(F71)
	S104= [B]=b                                                 B-Write(S78,S103)
	S105= CtrlHi=0                                              Premise(F72)
	S106= CtrlLo=0                                              Premise(F73)

EX	S107= CP0.ASID=pid                                          CP0-Read-ASID(S81)
	S108= PC.CIA=addr                                           PC-Out(S87)
	S109= PC.CIA31_28=addr[31:28]                               PC-Out(S87)
	S110= PC.Out=addr+4                                         PC-Out(S88)
	S111= IR.Out={0,rS,rT,0,0,27}                               IR-Out(S94)
	S112= IR.Out31_26=0                                         IR-Out(S94)
	S113= IR.Out25_21=rS                                        IR-Out(S94)
	S114= IR.Out20_16=rT                                        IR-Out(S94)
	S115= IR.Out15_11=0                                         IR-Out(S94)
	S116= IR.Out10_6=0                                          IR-Out(S94)
	S117= IR.Out5_0=27                                          IR-Out(S94)
	S118= A.Out=a                                               A-Out(S102)
	S119= A.Out1_0={a}[1:0]                                     A-Out(S102)
	S120= A.Out4_0={a}[4:0]                                     A-Out(S102)
	S121= B.Out=b                                               B-Out(S104)
	S122= B.Out1_0={b}[1:0]                                     B-Out(S104)
	S123= B.Out4_0={b}[4:0]                                     B-Out(S104)
	S124= A.Out=>MDU.A                                          Premise(F74)
	S125= MDU.A=a                                               Path(S118,S124)
	S126= B.Out=>MDU.B                                          Premise(F75)
	S127= MDU.B=b                                               Path(S121,S126)
	S128= MDU.Func=6'b000100                                    Premise(F76)
	S129= MDU.lo=a/b                                            MDU(S125,S127)
	S130= MDU.hi=a%b                                            MDU(S125,S127)
	S131= MDU.CMP=Compare0(a/b)                                 MDU(S125,S127)
	S132= MDU.OV=OverFlow(a/b)                                  MDU(S125,S127)
	S133= MDU.hi=>Hi.In                                         Premise(F77)
	S134= Hi.In=a%b                                             Path(S130,S133)
	S135= MDU.lo=>Lo.In                                         Premise(F78)
	S136= Lo.In=a/b                                             Path(S129,S135)
	S137= CtrlASIDIn=0                                          Premise(F79)
	S138= CtrlCP0=0                                             Premise(F80)
	S139= CP0[ASID]=pid                                         CP0-Hold(S81,S138)
	S140= CtrlEPCIn=0                                           Premise(F81)
	S141= CtrlExCodeIn=0                                        Premise(F82)
	S142= CtrlIMMU=0                                            Premise(F83)
	S143= CtrlPC=0                                              Premise(F84)
	S144= CtrlPCInc=0                                           Premise(F85)
	S145= PC[CIA]=addr                                          PC-Hold(S87,S144)
	S146= PC[Out]=addr+4                                        PC-Hold(S88,S143,S144)
	S147= CtrlIAddrReg=0                                        Premise(F86)
	S148= CtrlICache=0                                          Premise(F87)
	S149= ICache[addr]={0,rS,rT,0,0,27}                         ICache-Hold(S91,S148)
	S150= CtrlICacheReg=0                                       Premise(F88)
	S151= CtrlIR=0                                              Premise(F89)
	S152= [IR]={0,rS,rT,0,0,27}                                 IR-Hold(S94,S151)
	S153= CtrlIMem=0                                            Premise(F90)
	S154= IMem[{pid,addr}]={0,rS,rT,0,0,27}                     IMem-Hold(S96,S153)
	S155= CtrlIRMux=0                                           Premise(F91)
	S156= CtrlGPR=0                                             Premise(F92)
	S157= GPR[rS]=a                                             GPR-Hold(S99,S156)
	S158= GPR[rT]=b                                             GPR-Hold(S100,S156)
	S159= CtrlA=0                                               Premise(F93)
	S160= [A]=a                                                 A-Hold(S102,S159)
	S161= CtrlB=0                                               Premise(F94)
	S162= [B]=b                                                 B-Hold(S104,S161)
	S163= CtrlHi=1                                              Premise(F95)
	S164= [Hi]=a%b                                              Hi-Write(S134,S163)
	S165= CtrlLo=1                                              Premise(F96)
	S166= [Lo]=a/b                                              Lo-Write(S136,S165)

MEM	S167= CP0.ASID=pid                                          CP0-Read-ASID(S139)
	S168= PC.CIA=addr                                           PC-Out(S145)
	S169= PC.CIA31_28=addr[31:28]                               PC-Out(S145)
	S170= PC.Out=addr+4                                         PC-Out(S146)
	S171= IR.Out={0,rS,rT,0,0,27}                               IR-Out(S152)
	S172= IR.Out31_26=0                                         IR-Out(S152)
	S173= IR.Out25_21=rS                                        IR-Out(S152)
	S174= IR.Out20_16=rT                                        IR-Out(S152)
	S175= IR.Out15_11=0                                         IR-Out(S152)
	S176= IR.Out10_6=0                                          IR-Out(S152)
	S177= IR.Out5_0=27                                          IR-Out(S152)
	S178= A.Out=a                                               A-Out(S160)
	S179= A.Out1_0={a}[1:0]                                     A-Out(S160)
	S180= A.Out4_0={a}[4:0]                                     A-Out(S160)
	S181= B.Out=b                                               B-Out(S162)
	S182= B.Out1_0={b}[1:0]                                     B-Out(S162)
	S183= B.Out4_0={b}[4:0]                                     B-Out(S162)
	S184= Hi.Out=a%b                                            Hi-Out(S164)
	S185= Hi.Out1_0={a%b}[1:0]                                  Hi-Out(S164)
	S186= Hi.Out4_0={a%b}[4:0]                                  Hi-Out(S164)
	S187= Lo.Out=a/b                                            Lo-Out(S166)
	S188= Lo.Out1_0={a/b}[1:0]                                  Lo-Out(S166)
	S189= Lo.Out4_0={a/b}[4:0]                                  Lo-Out(S166)
	S190= CtrlASIDIn=0                                          Premise(F97)
	S191= CtrlCP0=0                                             Premise(F98)
	S192= CP0[ASID]=pid                                         CP0-Hold(S139,S191)
	S193= CtrlEPCIn=0                                           Premise(F99)
	S194= CtrlExCodeIn=0                                        Premise(F100)
	S195= CtrlIMMU=0                                            Premise(F101)
	S196= CtrlPC=0                                              Premise(F102)
	S197= CtrlPCInc=0                                           Premise(F103)
	S198= PC[CIA]=addr                                          PC-Hold(S145,S197)
	S199= PC[Out]=addr+4                                        PC-Hold(S146,S196,S197)
	S200= CtrlIAddrReg=0                                        Premise(F104)
	S201= CtrlICache=0                                          Premise(F105)
	S202= ICache[addr]={0,rS,rT,0,0,27}                         ICache-Hold(S149,S201)
	S203= CtrlICacheReg=0                                       Premise(F106)
	S204= CtrlIR=0                                              Premise(F107)
	S205= [IR]={0,rS,rT,0,0,27}                                 IR-Hold(S152,S204)
	S206= CtrlIMem=0                                            Premise(F108)
	S207= IMem[{pid,addr}]={0,rS,rT,0,0,27}                     IMem-Hold(S154,S206)
	S208= CtrlIRMux=0                                           Premise(F109)
	S209= CtrlGPR=0                                             Premise(F110)
	S210= GPR[rS]=a                                             GPR-Hold(S157,S209)
	S211= GPR[rT]=b                                             GPR-Hold(S158,S209)
	S212= CtrlA=0                                               Premise(F111)
	S213= [A]=a                                                 A-Hold(S160,S212)
	S214= CtrlB=0                                               Premise(F112)
	S215= [B]=b                                                 B-Hold(S162,S214)
	S216= CtrlHi=0                                              Premise(F113)
	S217= [Hi]=a%b                                              Hi-Hold(S164,S216)
	S218= CtrlLo=0                                              Premise(F114)
	S219= [Lo]=a/b                                              Lo-Hold(S166,S218)

WB	S220= CP0.ASID=pid                                          CP0-Read-ASID(S192)
	S221= PC.CIA=addr                                           PC-Out(S198)
	S222= PC.CIA31_28=addr[31:28]                               PC-Out(S198)
	S223= PC.Out=addr+4                                         PC-Out(S199)
	S224= IR.Out={0,rS,rT,0,0,27}                               IR-Out(S205)
	S225= IR.Out31_26=0                                         IR-Out(S205)
	S226= IR.Out25_21=rS                                        IR-Out(S205)
	S227= IR.Out20_16=rT                                        IR-Out(S205)
	S228= IR.Out15_11=0                                         IR-Out(S205)
	S229= IR.Out10_6=0                                          IR-Out(S205)
	S230= IR.Out5_0=27                                          IR-Out(S205)
	S231= A.Out=a                                               A-Out(S213)
	S232= A.Out1_0={a}[1:0]                                     A-Out(S213)
	S233= A.Out4_0={a}[4:0]                                     A-Out(S213)
	S234= B.Out=b                                               B-Out(S215)
	S235= B.Out1_0={b}[1:0]                                     B-Out(S215)
	S236= B.Out4_0={b}[4:0]                                     B-Out(S215)
	S237= Hi.Out=a%b                                            Hi-Out(S217)
	S238= Hi.Out1_0={a%b}[1:0]                                  Hi-Out(S217)
	S239= Hi.Out4_0={a%b}[4:0]                                  Hi-Out(S217)
	S240= Lo.Out=a/b                                            Lo-Out(S219)
	S241= Lo.Out1_0={a/b}[1:0]                                  Lo-Out(S219)
	S242= Lo.Out4_0={a/b}[4:0]                                  Lo-Out(S219)
	S243= CtrlASIDIn=0                                          Premise(F151)
	S244= CtrlCP0=0                                             Premise(F152)
	S245= CP0[ASID]=pid                                         CP0-Hold(S192,S244)
	S246= CtrlEPCIn=0                                           Premise(F153)
	S247= CtrlExCodeIn=0                                        Premise(F154)
	S248= CtrlIMMU=0                                            Premise(F155)
	S249= CtrlPC=0                                              Premise(F156)
	S250= CtrlPCInc=0                                           Premise(F157)
	S251= PC[CIA]=addr                                          PC-Hold(S198,S250)
	S252= PC[Out]=addr+4                                        PC-Hold(S199,S249,S250)
	S253= CtrlIAddrReg=0                                        Premise(F158)
	S254= CtrlICache=0                                          Premise(F159)
	S255= ICache[addr]={0,rS,rT,0,0,27}                         ICache-Hold(S202,S254)
	S256= CtrlICacheReg=0                                       Premise(F160)
	S257= CtrlIR=0                                              Premise(F161)
	S258= [IR]={0,rS,rT,0,0,27}                                 IR-Hold(S205,S257)
	S259= CtrlIMem=0                                            Premise(F162)
	S260= IMem[{pid,addr}]={0,rS,rT,0,0,27}                     IMem-Hold(S207,S259)
	S261= CtrlIRMux=0                                           Premise(F163)
	S262= CtrlGPR=0                                             Premise(F164)
	S263= GPR[rS]=a                                             GPR-Hold(S210,S262)
	S264= GPR[rT]=b                                             GPR-Hold(S211,S262)
	S265= CtrlA=0                                               Premise(F165)
	S266= [A]=a                                                 A-Hold(S213,S265)
	S267= CtrlB=0                                               Premise(F166)
	S268= [B]=b                                                 B-Hold(S215,S267)
	S269= CtrlHi=0                                              Premise(F167)
	S270= [Hi]=a%b                                              Hi-Hold(S217,S269)
	S271= CtrlLo=0                                              Premise(F168)
	S272= [Lo]=a/b                                              Lo-Hold(S219,S271)

POST	S245= CP0[ASID]=pid                                         CP0-Hold(S192,S244)
	S251= PC[CIA]=addr                                          PC-Hold(S198,S250)
	S252= PC[Out]=addr+4                                        PC-Hold(S199,S249,S250)
	S255= ICache[addr]={0,rS,rT,0,0,27}                         ICache-Hold(S202,S254)
	S258= [IR]={0,rS,rT,0,0,27}                                 IR-Hold(S205,S257)
	S260= IMem[{pid,addr}]={0,rS,rT,0,0,27}                     IMem-Hold(S207,S259)
	S263= GPR[rS]=a                                             GPR-Hold(S210,S262)
	S264= GPR[rT]=b                                             GPR-Hold(S211,S262)
	S266= [A]=a                                                 A-Hold(S213,S265)
	S268= [B]=b                                                 B-Hold(S215,S267)
	S270= [Hi]=a%b                                              Hi-Hold(S217,S269)
	S272= [Lo]=a/b                                              Lo-Hold(S219,S271)

