[View]
Entity=
Architecture=
TopLevelType=
[file:.\src\common\JPEG_PKG.vhd]
Enabled=1
[file:.\src\mdct\ROMO.VHD]
Enabled=1
[file:.\src\mdct\DCT1D.vhd]
Enabled=1
[file:.\src\mdct\FDCT.vhd]
Enabled=1
[file:.\src\mdct\DCT2D.VHD]
Enabled=1
[file:.\src\mdct\DBUFCTL.VHD]
Enabled=1
[file:.\src\mdct\RAM.VHD]
Enabled=0
[file:.\src\mdct\MDCT_PKG.vhd]
Enabled=1
[file:.\src\mdct\ROME.VHD]
Enabled=1
[file:.\src\mdct\MDCT.VHD]
Enabled=1
[file:.\src\common\RAMZ.VHD]
Enabled=0
[file:.\src\common\FIFO.vhd]
Enabled=0
[file:.\src\top\JpegEnc.vhd]
Enabled=1
[file:.\src\common\SingleSM.vhd]
Enabled=1
[file:.\src\hostif\HostIF.vhd]
Enabled=1
[file:.\src\BufFifo\SUB_RAMZ.VHD]
Enabled=0
[file:.\src\BufFifo\BUF_FIFO.vhd]
Enabled=1
[file:.\src\BufFifo\SUB_FIFO.vhd]
Enabled=0
[file:.\src\control\CtrlSM.vhd]
Enabled=1
[file:.\src\zigzag\ZIGZAG.VHD]
Enabled=1
[file:.\src\zigzag\ZZ_TOP.VHD]
Enabled=1
[file:.\src\quantizer\QUANT_TOP.VHD]
Enabled=1
[file:.\src\quantizer\QUANTIZER.vhd]
Enabled=1
[file:.\src\quantizer\r_divider.vhd]
Enabled=1
[file:.\src\quantizer\ROMQ.vhd]
Enabled=0
[file:.\src\quantizer\ROMR.vhd]
Enabled=1
[file:.\src\quantizer\s_divider.vhd]
Enabled=0
[file:.\src\rle\RLE.VHD]
Enabled=1
[file:.\src\rle\RLE_TOP.VHD]
Enabled=1
[file:.\src\rle\RleDoubleFifo.vhd]
Enabled=1
[file:.\src\huffman\Huffman.vhd]
Enabled=1
[file:.\src\huffman\AC_CR_ROM.vhd]
Enabled=1
[file:.\src\huffman\AC_ROM.vhd]
Enabled=1
[file:.\src\huffman\DC_CR_ROM.vhd]
Enabled=1
[file:.\src\huffman\DC_ROM.vhd]
Enabled=1
[file:.\src\huffman\DoubleFifo.vhd]
Enabled=1
[file:.\src\bytestuffer\ByteStuffer.vhd]
Enabled=1
[file:.\src\JFIFGen\HeaderRAM.v]
Enabled=0
[file:.\src\JFIFGen\JFIFGen.vhd]
Enabled=1
[file:.\src\JFIFGen\header.hex]
Enabled=1
[file:.\src\outmux\OutMux.vhd]
Enabled=1
[file:.\src\JPEG.bde]
Enabled=0
[file:.\compile\JPEG.vhd]
Generated=TRUE
Enabled=1
[file:.\src\tb\ClkGen.vhd]
Enabled=1
[file:.\src\tb\DCT_TROM.vhd]
Enabled=1
[file:.\src\tb\GPL_V2_Image_pkg.vhd]
Enabled=1
[file:.\src\tb\HostBFM.vhd]
Enabled=1
[file:.\src\tb\JPEG_TB.VHD]
Enabled=1
[file:.\src\tb\MDCTTB_PKG.vhd]
Enabled=1
[file:.\src\tb\RAMSIM.VHD]
Enabled=1
[file:.\ip\ram_picture\synth\ram_picture.v]
Enabled=1
[file:.\src\lib_CameraLink.vhd]
Enabled=1
[file:.\quartus\rxlink.v]
Enabled=1
[file:.\src\sony_dpa.vhd]
Enabled=1
[file:.\src\sony_cam.vhd]
Enabled=1
[file:.\src\freq_control.vhd]
Enabled=1
[file:.\src\freq_test.vhd]
Enabled=1
[file:.\src\sync.vhd]
Enabled=1
[file:.\src\CameraLink.bde]
Enabled=1
[file:.\compile\CameraLink.vhd]
Generated=TRUE
Enabled=1
[file:.\src\hdmi_gen.vhd]
Enabled=1
[file:.\src\pll25m.v]
Enabled=1
[file:.\src\glob_clk\synthesis\glob_clk.v]
Enabled=1
[file:.\src\hdmi_conv.vhd]
Enabled=1
[file:.\src\sim_pic_out_1920p.v]
Enabled=1
[file:.\src\clk_gen_freq.v]
Enabled=1
[file:.\src\lib_hdmi.vhd]
Enabled=1
[file:.\src\sync_time.vhd]
Enabled=1
[file:.\ip\pcie_x2\synth\pcie_x2.v]
Enabled=1
[file:.\ip\fifo_hdmi\synth\fifo_hdmi.v]
Enabled=1
[file:.\src\pcie_phy.vhd]
Enabled=1
[file:.\ip\pll_core\synth\pll_core.v]
Enabled=1
[file:.\ip\mem_bar2\sim\mem_bar2.v]
Enabled=1
[file:.\src\c10_hdmi.v]
Enabled=1
[file:.\src\hdmi_to_fifo.vhd]
Enabled=0
[file:.\src\hdmi_in.vhd]
Enabled=1
[file:.\ip\lpm_divvideo\synth\lpm_divvideo.v]
Enabled=1
[file:.\src\div_video.vhd]
Enabled=1
[file:.\ip\lpm_multvideo\synth\lpm_multvideo.v]
Enabled=1
[file:.\ip\lpm_divadr\synth\lpm_divadr.v]
Enabled=1
[file:.\ip\lpm_multadr\synth\lpm_multadr.v]
Enabled=1
[file:.\src\mult_video.vhd]
Enabled=1
[file:.\ip\fifo_hextvideo\synth\fifo_hextvideo.v]
Enabled=1
[file:.\src\RGB444_to_YCC444.vhd]
Enabled=1
[file:.\src\info_controller.vhd]
Enabled=1
[file:.\src\hdmi_mux.vhd]
Enabled=1
[file:.\src\hdmi_scaling.vhd]
Enabled=1
[file:.\src\hdmi_bifurcation.vhd]
Enabled=1
[file:.\src\YCC444_to_YCC420.vhd]
Enabled=1
[file:.\src\hdmi_to_YCC.bde]
Enabled=1
[file:.\compile\hdmi_to_YCC.vhd]
Generated=TRUE
Enabled=1
[file:.\ip\jitter_Yfifo\synth\jitter_Yfifo.v]
Enabled=1
[file:.\ip\jitter_Cfifo\synth\jitter_Cfifo.v]
Enabled=1
[file:.\src\rxpcie_controller.vhd]
Enabled=1
[file:.\src\txPCIe_controller.vhd]
Enabled=1
[file:.\src\adrPCIe_controller.vhd]
Enabled=1
[file:.\src\cfgPCIe_controller.vhd]
Enabled=1
[file:.\src\errPCIe_controller.vhd]
Enabled=1
[file:.\src\PCIe_module.bde]
Enabled=1
[file:.\compile\PCIe_module.vhd]
Generated=TRUE
Enabled=1
[file:.\src\time_controller.vhd]
Enabled=1
[file:.\ip\debug\synth\debug.v]
Enabled=1
[file:.\ip\CameraLink\synth\CameraLink.v]
Enabled=1
[file:.\src\HDMI_core.bde]
Enabled=1
[file:.\compile\HDMI_core.vhd]
Generated=TRUE
Enabled=1
[file:.\src\HDMI.bde]
Enabled=1
[file:.\compile\HDMI.vhd]
Generated=TRUE
Enabled=1
[file:.\src\tb_genHDMI.vhd]
Enabled=1
[file:.\src\tb_genAvalonST.vhd]
Enabled=1
[file:.\src\tb_genSTD.vhd]
Enabled=1
[file:.\src\tb_gen.vhd]
Enabled=1
[file:.\src\tb_HDMI.bde]
Enabled=1
[file:.\compile\tb_HDMI.vhd]
Generated=TRUE
Enabled=1
[file:.\src\tb_YCC.bde]
Enabled=1
[file:.\compile\tb_YCC.vhd]
Generated=TRUE
Enabled=1
[file:.\src\hdmi_crop.vhd]
Enabled=1
[file:.\src\hdmi_freq.vhd]
Enabled=1
[file:.\src\sync_mode.vhd]
Enabled=1
[file:.\ip\lpm_divfreq\synth\lpm_divfreq.v]
Enabled=1
[file:.\src\Vic_conv.vhd]
Enabled=1
[file:.\src\HDMIvic.bde]
Enabled=1
[file:.\compile\HDMIvic.vhd]
Generated=TRUE
Enabled=1
[file:.\src\cl_test.vhd]
Enabled=1
[file:.\ip\ram_FRAM1\synth\ram_FRAM1.v]
Enabled=1
[file:.\ip\ram_MDCT\synth\ram_MDCT.v]
Enabled=1
[file:.\ip\ram_DBUF\synth\ram_DBUF.v]
Enabled=1
[file:.\ip\fifo_FDCT\synth\fifo_FDCT.v]
Enabled=1
[file:.\ip\fifo_huffman\synth\fifo_huffman.v]
Enabled=1
[file:.\ip\ram_header\synth\ram_header.v]
Enabled=1
[file:.\ip\ram_RAMQ\synth\ram_RAMQ.v]
Enabled=1
[file:.\ip\fifo_rle\synth\fifo_rle.v]
Enabled=1
[file:.\ip\fifo_ZIGZAG\synth\fifo_ZIGZAG.v]
Enabled=1
[file:.\src\lib_switch.vhd]
Enabled=1
[file:.\src\lib_config.vhd]
Enabled=1
[file:.\src\lib_leds.vhd]
Enabled=1
[file:.\src\lib_packet.vhd]
Enabled=1
[file:.\src\lib_mrp.vhd]
Enabled=1
[file:.\src\lib_cmd.vhd]
Enabled=1
[file:.\src\lib_queue.vhd]
Enabled=1
[file:.\src\lib_structures.vhd]
Enabled=1
[file:.\src\VLAN_controller.vhd]
Enabled=1
[file:.\src\multiplexer.vhd]
Enabled=1
[file:.\src\lib_mac.vhd]
Enabled=1
[file:.\src\err_controller.vhd]
Enabled=1
[file:.\src\ctrMDI.vhd]
Enabled=1
[file:.\src\key_control.vhd]
Enabled=1
[file:.\arria10_066_lib\dcfifo_intended_device_family.vhd]
Enabled=1
[file:.\src\cmd_reader.vhd]
Enabled=1
[file:.\src\fifo_cmd.vhd]
Enabled=1
[file:.\src\fifo_ddr4data.vhd]
Enabled=1
[file:.\src\fifo_macdata.vhd]
Enabled=1
[file:.\src\fifo_queuedata.vhd]
Enabled=1
[file:.\src\ctrOUT.vhd]
Enabled=1
[file:.\src\ctrIN.vhd]
Enabled=1
[file:.\src\err_converter.vhd]
Enabled=1
[file:.\src\input_converter.vhd]
Enabled=1
[file:.\src\output_converter.vhd]
Enabled=1
[file:.\src\in_controller.vhd]
Enabled=1
[file:.\src\maxv_controller.vhd]
Enabled=1
[file:.\src\out_controller.vhd]
Enabled=1
[file:.\src\MRP_controller.vhd]
Enabled=1
[file:.\src\MAC_controller.vhd]
Enabled=1
[file:.\src\queue_controller.vhd]
Enabled=1
[file:.\src\data_controller.vhd]
Enabled=1
[file:.\src_trx\config.sv]
Enabled=1
VerilogLanguage=7
[file:.\src_trx\envelope_transmitter_arria_1g10g.v]
Enabled=1
VerilogLanguage=7
[file:.\arria10_066_lib\phy_reset0\synth\phy_reset0.v]
Enabled=1
[file:.\arria10_066_lib\G10xG1\synth\G10xG1.v]
Enabled=1
[file:.\src\conv_avl2avl.vhd]
Enabled=1
[file:.\src\avl_to_rldram.vhd]
Enabled=1
[file:.\src\avl_to_2rldram576MB.vhd]
Enabled=1
[file:.\src\conv_to_xgmii.vhd]
Enabled=1
[file:.\src\conv_to_gmii.vhd]
Enabled=1
[file:.\src\conv_to_LED.vhd]
Enabled=1
[file:.\src\gmii_to_xgmii.vhd]
Enabled=1
[file:.\src\leds_converter.vhd]
Enabled=1
[file:.\src\eth10gbe.bde]
Enabled=1
[file:.\compile\eth10gbe.vhd]
Generated=TRUE
Enabled=1
[file:.\src\max_wdog.vhd]
Enabled=1
[file:.\src\Fub1.vhd]
Enabled=1
[file:.\src\in_controller_array.bde]
Enabled=1
[file:.\compile\in_controller_array.vhd]
Generated=TRUE
Enabled=1
[file:.\src\out_controller_array.bde]
Enabled=1
[file:.\compile\out_controller_array.vhd]
Generated=TRUE
Enabled=1
[file:.\src\eth10x1gbe.bde]
Enabled=1
[file:.\compile\eth10x1gbe.vhd]
Generated=TRUE
Enabled=1
[file:.\src\PHY_10GBASER.bde]
Enabled=1
[file:.\compile\PHY_10GBASER.vhd]
Generated=TRUE
Enabled=1
[file:.\src\PHY_1GBE.bde]
Enabled=1
[file:.\compile\PHY_1GBE.vhd]
Generated=TRUE
Enabled=1
[file:.\src\PHY_5GQSGMII.bde]
Enabled=1
[file:.\compile\PHY_5GQSGMII.vhd]
Generated=TRUE
Enabled=1
[file:.\src\PHY_ALL.bde]
Enabled=1
[file:.\compile\PHY_ALL.vhd]
Generated=TRUE
Enabled=1
[file:.\arria10_066_lib\Native_PHY_5GBASER\synth\Native_PHY_5GBASER.v]
Enabled=1
[file:.\arria10_066_lib\PHY8_Reset\synth\PHY8_Reset.v]
Enabled=1
[file:.\arria10_066_lib\max_probes\synthesis\max_probes.v]
Enabled=1
[file:.\arria10_066_lib\mem_VLAN_PT\synth\mem_VLAN_PT.v]
Enabled=1
[file:.\arria10_066_lib\mem_VLAN_BMT\synth\mem_VLAN_BMT.v]
Enabled=1
[file:.\src\phytest_a66.bde]
Enabled=1
[file:.\compile\phytest_a66.vhd]
Generated=TRUE
Enabled=1
[file:.\src\leds_controller.vhd]
Enabled=1
[file:.\arria10_066_lib\PHY6_Reset\synth\PHY6_Reset.v]
Enabled=1
[file:.\arria10_066_lib\Native_PHY_10GBASER\synth\Native_PHY_10GBASER.v]
Enabled=1
[file:.\arria10_066_lib\main_pll\synth\main_pll.v]
Enabled=1
[file:.\arria10_066_lib\Native_PHY_GbE\synth\Native_PHY_GbE.v]
Enabled=1
[file:.\src\qsgmii_to_xgmii.v]
Enabled=1
[file:.\src_trx\envelope_transmitter_arria_xgmii.v]
LIB=Active library
Strict2001=
Enabled=1
SystemVerilog3=
VerilogLanguage=0
DisabledAssertionsProcessing=None
DisableEmbeddedOvaPslProcessing=0
DisableOvaProcessing=0
DisablePslProcessing=0
DisableSvaProcessing=0
[file:.\src\switch_core.bde]
Enabled=1
[file:.\compile\switch_core.vhd]
Generated=TRUE
Enabled=1
[file:.\src\switch_max.bde]
Enabled=1
[file:.\compile\switch_max.vhd]
Generated=TRUE
Enabled=1
[file:.\src\cfg_maxv.bde]
Enabled=1
[file:.\compile\cfg_maxv.vhd]
Generated=TRUE
Enabled=1
[file:.\src\switch_a66.bde]
Enabled=1
[file:.\compile\switch_a66.vhd]
Generated=TRUE
Enabled=1
[file:.\src\memtest_a66.bde]
Enabled=1
[file:.\compile\memtest_a66.vhd]
Generated=TRUE
Enabled=1
[file:.\src\qsgmii_test.vhd]
Enabled=1
[file:.\arria10_066_lib\qsgmii_testmem\synth\qsgmii_testmem.v]
Enabled=1
[file:.\src\4xsgmii_to_xgmii.bde]
Enabled=1
[file:.\compile\4xsgmii_to_xgmii.vhd]
Generated=TRUE
Enabled=1
[file:.\src\swapper_K28b1.vhd]
Enabled=1
[file:.\arria10_066_lib\IDboard\synth\IDboard.v]
Enabled=1
[file:.\arria10_066_lib\voltage_sensor\synth\voltage_sensor.v]
Enabled=1
[file:.\src\conv_to_gmii_test.vhd]
Enabled=1
[file:.\src\chready_ctr.vhd]
Enabled=1
[file:.\arria10_066_lib\conv_clock\synth\conv_clock.v]
Enabled=1
[file:.\arria10_066_lib\RLDRAM3\synth\RLDRAM3.v]
Enabled=1
[file:.\arria10_066_lib\mem_rnd0\synth\mem_rnd0.v]
Enabled=1
[file:.\src\max_pflash.vhd]
Enabled=1
[file:.\src\max_svisor.vhd]
Enabled=1
[file:.\src\set_led.vhd]
Enabled=1
