INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.srcs/sources_1/ip/full_buffer/sim/full_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.srcs/sources_1/ip/partial_buffer_1/sim/partial_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partial_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.srcs/sources_1/new/mem_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.srcs/sim_1/new/test_mem_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mem_controller
