Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/LAPTOP_data/FPGA/Project/Vending_machine/mytest_isim_beh.exe -prj D:/LAPTOP_data/FPGA/Project/Vending_machine/mytest_beh.prj work.mytest 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/LAPTOP_data/FPGA/Project/Vending_machine/main.vhd" into library work
Parsing VHDL file "D:/LAPTOP_data/FPGA/Project/Vending_machine/mytest.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity main [main_default]
Compiling architecture behavior of entity mytest
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable D:/LAPTOP_data/FPGA/Project/Vending_machine/mytest_isim_beh.exe
Fuse Memory Usage: 35048 KB
Fuse CPU Usage: 561 ms
