Technology Constraints
Technology Constraints
Technology Constraints
technology push
architecture
Technology push
Instruction Set Architecture
Processor Organization
Computer
Architecture
Power Wall
Thermal Design Power
TDP
Memory Wall
bandwidth
memory
Variability
Power Wall
Powerdynamic
Powerleakage
Powerdynamic
Powerleakage
Leakage power
static power
power
TDP
Mooreâ€™s Law
Capacitance
power
Dynamic Power
Powerdynamic
Activity
Clock gating
Frequency
Supply Voltage
Dynamic Voltage Frequency Scaling
DVFS
DVFS
Transistor Speed
power
power
frequency
Leakage Power
Powerdynamic
Powerleakage
Transistor Number
Power gating
power
dynamic power
leakage power
clock gating
supply voltage
Supply Voltage
DVFS
OS Manages Power
clock gate
power gate
DVFS
ACPI
Advanced Configuration and Power Interface
power management
OS Power Management
ACPI
Simpler Processor Design
power
Power
Multi-cores
threads
GPUs
 Caches
Memory caches
power
dynamic power
Memory Wall
latency
bandwidth
frequency
Memory
DRAM
latency
bandwidth
DRAM
DRAM
DDR1
DDR4
Memory Wall
FLOPS
floating point operations per second
Memory Wall
Memory Wall
Caches
cache
memory
Caching
latency
bandwidth
3D-Stacked Memory
memory
memory
Through silicon vias
TSVs
latency
bandwidth
Variability
Variability
chip yield
Wafer Yield
Variability
Variability
Product binning
frequency
Multi-cores
Limited pipelining
pipelining
variability
Product Binning
TDP
supply voltage
Dennard Scaling
frequency
technology constraints
Power wall
Memory wall
Variability
Execution Time
Execution time
Pipelining
frequencies
Caching
Superscalars
Multi-cores
GPUs
SIMD
Single Instruction Multiple Data
execution speed
Energy efficiency
Reliability
Security
