{"vcs1":{"timestamp_begin":1700155187.682289709, "rt":9.05, "ut":8.09, "st":0.55}}
{"vcselab":{"timestamp_begin":1700155196.807258097, "rt":1.16, "ut":0.37, "st":0.17}}
{"link":{"timestamp_begin":1700155198.043513048, "rt":0.44, "ut":0.17, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700155187.019349580}
{"VCS_COMP_START_TIME": 1700155187.019349580}
{"VCS_COMP_END_TIME": 1700155199.838039522}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370316}}
{"stitch_vcselab": {"peak_mem": 240016}}
