// Seed: 521588271
module module_0 (
    output tri1 id_0,
    input  wor  id_1,
    input  wand id_2
);
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output wor   id_2,
    output uwire id_3,
    input  tri   id_4,
    input  wand  id_5
);
  wire id_7 = id_0;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  assign module_0.id_0 = 0;
  output wire id_2;
  output wire id_1;
  wire  id_6;
  logic id_7;
endmodule
