[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/LibraryIntercon/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/LibraryIntercon/lib.map".

LIB: work
     ${SURELOG_DIR}/tests/LibraryIntercon/nets.pkg
     ${SURELOG_DIR}/tests/LibraryIntercon/lib.map

LIB: realLib
     ${SURELOG_DIR}/tests/LibraryIntercon/driver.svr
     ${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr

LIB: logicLib
     ${SURELOG_DIR}/tests/LibraryIntercon/top.sv
     ${SURELOG_DIR}/tests/LibraryIntercon/driver.sv
     ${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv


[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/LibraryIntercon/nets.pkg".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/LibraryIntercon/lib.map".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/LibraryIntercon/driver.svr".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/LibraryIntercon/top.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/LibraryIntercon/driver.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/LibraryIntercon/nets.pkg".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/LibraryIntercon/driver.svr".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/LibraryIntercon/top.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/LibraryIntercon/driver.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv".

[WRN:PA0205] ${SURELOG_DIR}/tests/LibraryIntercon/nets.pkg:1:1: No timescale set for "NetsPkg".

[WRN:PA0205] ${SURELOG_DIR}/tests/LibraryIntercon/top.sv:1:1: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv:2:1: No timescale set for "cmp".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/LibraryIntercon/nets.pkg:1:1: Compile package "NetsPkg".

[INF:CP0303] ${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv:2:1: Compile module "logicLib@cmp".

[INF:CP0303] ${SURELOG_DIR}/tests/LibraryIntercon/driver.sv:2:1: Compile module "logicLib@driver".

[INF:CP0303] ${SURELOG_DIR}/tests/LibraryIntercon/top.sv:1:1: Compile module "logicLib@top".

[INF:CP0303] ${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr:2:1: Compile module "realLib@cmp".

[INF:CP0303] ${SURELOG_DIR}/tests/LibraryIntercon/driver.svr:1:1: Compile module "realLib@driver".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

Instance tree:
[TOP] logicLib@top logicLib@top
[MOD] realLib@driver logicLib@top.driverArray[0]
[MOD] realLib@driver logicLib@top.driverArray[1]
[MOD] realLib@driver logicLib@top.driverArray[2]
[MOD] realLib@driver logicLib@top.driverArray[3]
[MOD] realLib@cmp logicLib@top.cmpArray[0]
[MOD] realLib@cmp logicLib@top.cmpArray[1]
[MOD] realLib@cmp logicLib@top.cmpArray[2]
[MOD] realLib@cmp logicLib@top.cmpArray[3]
[SCO] realLib@driver.genblk1 logicLib@top.driverArray[0].genblk1
[SCO] realLib@driver.genblk1 logicLib@top.driverArray[1].genblk1
[SCO] realLib@driver.genblk1 logicLib@top.driverArray[2].genblk1
[SCO] realLib@driver.genblk1 logicLib@top.driverArray[3].genblk1
[SCO] realLib@cmp.genblk1 logicLib@top.cmpArray[0].genblk1
[SCO] realLib@cmp.genblk1 logicLib@top.cmpArray[1].genblk1
[SCO] realLib@cmp.genblk1 logicLib@top.cmpArray[2].genblk1
[SCO] realLib@cmp.genblk1 logicLib@top.cmpArray[3].genblk1
[SCO] realLib@driver.genblk1.genblk1 logicLib@top.driverArray[0].genblk1.genblk1
[SCO] realLib@driver.genblk1.genblk1 logicLib@top.driverArray[1].genblk1.genblk1
[SCO] realLib@driver.genblk1.genblk1 logicLib@top.driverArray[2].genblk1.genblk1
[SCO] realLib@driver.genblk1.genblk1 logicLib@top.driverArray[3].genblk1.genblk1

[NTE:EL0519] ${SURELOG_DIR}/tests/LibraryIntercon/lib.map:5:1: Using configuration "work@cfgReal".

[NTE:EL0520] ${SURELOG_DIR}/tests/LibraryIntercon/lib.map:10:1: Ignoring configuration "work@cfgLogic".

[NTE:EL0503] ${SURELOG_DIR}/tests/LibraryIntercon/top.sv:1:1: Top level module "logicLib@top".

[ERR:UH0703] Internal Error: adding wrong object type (real_var) in a enum_struct_union_packed_var_group group!.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 9.

[NTE:EL0511] Nb leaf instances: 0.

[NTE:EL0523] ${SURELOG_DIR}/tests/LibraryIntercon/top.sv:1:1: Instance "logicLib@top".

[NTE:EL0523] ${SURELOG_DIR}/tests/LibraryIntercon/top.sv:5:1: Instance "logicLib@top.driverArray[0]".

[NTE:EL0523] ${SURELOG_DIR}/tests/LibraryIntercon/top.sv:5:1: Instance "logicLib@top.driverArray[1]".

[NTE:EL0523] ${SURELOG_DIR}/tests/LibraryIntercon/top.sv:5:1: Instance "logicLib@top.driverArray[2]".

[NTE:EL0523] ${SURELOG_DIR}/tests/LibraryIntercon/top.sv:5:1: Instance "logicLib@top.driverArray[3]".

[NTE:EL0523] ${SURELOG_DIR}/tests/LibraryIntercon/top.sv:7:1: Instance "logicLib@top.cmpArray[0]".

[NTE:EL0523] ${SURELOG_DIR}/tests/LibraryIntercon/top.sv:7:1: Instance "logicLib@top.cmpArray[1]".

[NTE:EL0523] ${SURELOG_DIR}/tests/LibraryIntercon/top.sv:7:1: Instance "logicLib@top.cmpArray[2]".

[NTE:EL0523] ${SURELOG_DIR}/tests/LibraryIntercon/top.sv:7:1: Instance "logicLib@top.cmpArray[3]".

[NTE:EL0522] ${SURELOG_DIR}/tests/LibraryIntercon/driver.svr:11:1: Scope "logicLib@top.driverArray[0].genblk1".

[NTE:EL0522] ${SURELOG_DIR}/tests/LibraryIntercon/driver.svr:11:1: Scope "logicLib@top.driverArray[1].genblk1".

[NTE:EL0522] ${SURELOG_DIR}/tests/LibraryIntercon/driver.svr:11:1: Scope "logicLib@top.driverArray[2].genblk1".

[NTE:EL0522] ${SURELOG_DIR}/tests/LibraryIntercon/driver.svr:11:1: Scope "logicLib@top.driverArray[3].genblk1".

[NTE:EL0522] ${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr:25:1: Scope "logicLib@top.cmpArray[0].genblk1".

[NTE:EL0522] ${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr:25:1: Scope "logicLib@top.cmpArray[1].genblk1".

[NTE:EL0522] ${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr:25:1: Scope "logicLib@top.cmpArray[2].genblk1".

[NTE:EL0522] ${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr:25:1: Scope "logicLib@top.cmpArray[3].genblk1".

[NTE:EL0522] ${SURELOG_DIR}/tests/LibraryIntercon/driver.svr:15:5: Scope "logicLib@top.driverArray[0].genblk1.genblk1".

[NTE:EL0522] ${SURELOG_DIR}/tests/LibraryIntercon/driver.svr:15:5: Scope "logicLib@top.driverArray[1].genblk1.genblk1".

[NTE:EL0522] ${SURELOG_DIR}/tests/LibraryIntercon/driver.svr:15:5: Scope "logicLib@top.driverArray[2].genblk1.genblk1".

[NTE:EL0522] ${SURELOG_DIR}/tests/LibraryIntercon/driver.svr:15:5: Scope "logicLib@top.driverArray[3].genblk1.genblk1".

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 2
array_typespec                                         4
array_var                                              4
assign_stmt                                            2
assignment                                            13
begin                                                  5
bit_select                                            14
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                             176
cont_assign                                            2
delay_control                                          3
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                          1
for_stmt                                               2
function                                               9
if_else                                                4
if_stmt                                                1
import_typespec                                        2
initial                                                4
int_typespec                                          23
int_var                                                6
io_decl                                               11
logic_net                                             23
logic_typespec                                        27
logic_var                                              2
module_array                                           3
module_inst                                           25
module_typespec                                        3
operation                                             11
package                                                4
packed_array_var                                       8
param_assign                                          18
parameter                                             18
port                                                  25
range                                                 51
real_typespec                                         36
real_var                                              16
ref_obj                                              248
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LibraryIntercon/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 3
[   NOTE] : 28
