
---------- Begin Simulation Statistics ----------
final_tick                               15684571178883                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 156743                       # Simulator instruction rate (inst/s)
host_mem_usage                               17362304                       # Number of bytes of host memory used
host_op_rate                                   270591                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4662.20                       # Real time elapsed on the host
host_tick_rate                                7145559                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   730769004                       # Number of instructions simulated
sim_ops                                    1261552494                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033314                       # Number of seconds simulated
sim_ticks                                 33314060592                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests        16157                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1723666                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3448339                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   1                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu0.num_fp_insts                           17                       # number of float instructions
system.cpu0.num_fp_register_reads                  26                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 13                       # number of times the floating registers were written
system.cpu0.num_func_calls                          1                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   18                       # Number of integer alu accesses
system.cpu0.num_int_insts                          18                       # number of integer instructions
system.cpu0.num_int_register_reads                 45                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                           12                       # number of memory refs
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        8     30.77%     30.77% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     11.54%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 3     11.54%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::MemRead                       1      3.85%     57.69% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2      7.69%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  5     19.23%     84.62% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     15.38%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    2                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1490391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         1999                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      2911972                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         1999                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu1.num_fp_insts                           13                       # number of float instructions
system.cpu1.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu1.num_int_insts                          14                       # number of integer instructions
system.cpu1.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         20                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1823446                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          436                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3637847                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          436                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu2.num_fp_insts                           15                       # number of float instructions
system.cpu2.num_fp_register_reads                  39                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu2.num_int_insts                          11                       # number of integer instructions
system.cpu2.num_int_register_reads                 18                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu2.num_load_insts                          1                       # Number of load instructions
system.cpu2.num_mem_refs                            1                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     12.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 8     32.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  1      4.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        35219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          529                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        71225                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          529                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 19                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu3.num_int_insts                          29                       # number of integer instructions
system.cpu3.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                26                       # number of times the integer registers were written
system.cpu3.num_load_insts                          3                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       24     82.76%     82.76% # Class of executed instruction
system.cpu3.op_class::IntMult                       1      3.45%     86.21% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::MemRead                       3     10.34%     96.55% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      3.45%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        29                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1200981                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2417405                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       633457                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1344832                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        204894366                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       100635288                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            450592832                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.400169                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.400169                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        146841897                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        84293714                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 103526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1080935                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        46343082                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.804027                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           140956714                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          42843920                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        6371130                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    102919340                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          409                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     45577459                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    503180477                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     98112794                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2944713                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    480605379                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         10962                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       176688                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        985511                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       191574                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        18393                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       700050                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       380885                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        628400455                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            478851304                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567288                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        356483783                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.786494                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             480088039                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       665325000                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      299898347                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.498946                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.498946                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2593568      0.54%      0.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    289871209     59.95%     60.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       996935      0.21%     60.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1282797      0.27%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      3080996      0.64%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       203097      0.04%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     17405483      3.60%     65.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        59472      0.01%     65.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      7601793      1.57%     66.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       597650      0.12%     66.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17298095      3.58%     70.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        42880      0.01%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     61564012     12.73%     83.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36568892      7.56%     90.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     37760151      7.81%     98.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6623070      1.37%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     483550100                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      103483313                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    201955761                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     97037055                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    108794155                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13857076                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028657                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4051830     29.24%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        10047      0.07%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        207304      1.50%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            8      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       499532      3.60%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        51327      0.37%     34.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     34.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     34.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       339246      2.45%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3359943     24.25%     61.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1159107      8.36%     69.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3615832     26.09%     95.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       562900      4.06%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     391330295                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    879751405                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    381814249                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    446992038                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         503180464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        483550100                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           13                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     52587565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       811232                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     75304692                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99938666                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.838469                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.689506                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     13955180     13.96%     13.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2650889      2.65%     16.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5171438      5.17%     21.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6931130      6.94%     28.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9594870      9.60%     38.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12317994     12.33%     50.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15108414     15.12%     65.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     14526997     14.54%     80.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19681754     19.69%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99938666                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.833462                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5429465                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2514322                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    102919340                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     45577459                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      236718844                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             9                       # number of misc regfile writes
system.switch_cpus0.numCycles               100042192                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         50164270                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        40356828                       # number of cc regfile writes
system.switch_cpus1.committedInsts           98675333                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            157699552                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.013852                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.013852                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        120806400                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        60716040                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  41765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         9236                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        11187483                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.577618                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            36441768                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          10402637                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       20916759                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     26058702                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          572                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     10421061                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    157956480                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     26039131                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        22354                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    157828336                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         88563                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     11150254                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          9750                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     11307562                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          636                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         1782                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         7454                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        195620807                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            157804203                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.606986                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        118739056                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.577377                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             157815202                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       154227533                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       72996796                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.986337                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.986337                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         7634      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     85414422     54.11%     54.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         2907      0.00%     54.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     54.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      2949517      1.87%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3421843      2.17%     58.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      1771838      1.12%     59.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     11186737      7.09%     66.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       376832      0.24%     66.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      2506754      1.59%     68.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      2407420      1.53%     69.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     10941641      6.93%     76.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt       409602      0.26%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      9721512      6.16%     83.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4194760      2.66%     85.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     16328026     10.34%     96.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6209245      3.93%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     157850690                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       71711710                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    142928485                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     71197061                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     71387019                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1547666                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009805                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         812035     52.47%     52.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     52.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     52.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     52.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     52.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     52.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     52.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     52.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     52.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     52.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     52.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     52.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     52.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu         40980      2.65%     55.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     55.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     55.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     55.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     55.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     55.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     55.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     55.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     55.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     55.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        64629      4.18%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        18398      1.19%     60.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        98771      6.38%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     66.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        240755     15.56%     82.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6230      0.40%     82.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       264787     17.11%     99.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         1081      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      87679012                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    274324253                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     86607142                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     86827016                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         157956471                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        157850690                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       256928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3265                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined       437928                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    100000427                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.578500                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.651632                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     68434531     68.43%     68.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2959175      2.96%     71.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      2891963      2.89%     74.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2947644      2.95%     77.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3999712      4.00%     81.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4313129      4.31%     85.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      4171574      4.17%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4590872      4.59%     94.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      5691827      5.69%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    100000427                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.577841                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads       731133                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       702994                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     26058702                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     10421061                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       64474554                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               100042192                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        102926232                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        49968626                       # number of cc regfile writes
system.switch_cpus2.committedInsts          174896425                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            266544443                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.572008                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.572008                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        287406296                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       137252652                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  19432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       189768                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        18038699                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.800245                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            56534131                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          11939647                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       31575485                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     45312965                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     12339637                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    287602983                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     44594484                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       306575                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    280142633                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        326147                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        15058                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        189380                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       463072                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       106641                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        83127                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        393824477                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            280036092                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.556090                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        219001684                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.799180                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             280097999                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       231369388                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      106187548                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.748227                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.748227                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass          970      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    137200881     48.92%     48.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1446716      0.52%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      2782933      0.99%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      3960016      1.41%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      1534885      0.55%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     29874407     10.65%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      8701289      3.10%     66.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      1683365      0.60%     66.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     35270629     12.58%     79.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1377890      0.49%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      7944107      2.83%     82.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3737889      1.33%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     36721511     13.09%     97.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      8211725      2.93%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     280449213                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      156221744                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    310926479                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    154455826                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    169948946                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            2173979                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007752                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          34851      1.60%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         47804      2.20%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       246162     11.32%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       128265      5.90%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     21.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        338985     15.59%     36.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       259772     11.95%     48.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       568274     26.14%     74.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       549866     25.29%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     126400478                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    352231163                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    125580266                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    138712873                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         287602983                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        280449213                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21058411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        62482                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     21922282                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    100022760                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.803854                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.652426                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     35658253     35.65%     35.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5444226      5.44%     41.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8413529      8.41%     49.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9217902      9.22%     58.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     12108541     12.11%     70.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     10163825     10.16%     80.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      8001325      8.00%     88.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      4858288      4.86%     93.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      6156871      6.16%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    100022760                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.803309                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3482452                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       326187                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     45312965                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     12339637                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      109049185                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               100042192                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     80                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        157120626                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       238289627                       # number of cc regfile writes
system.switch_cpus3.committedInsts          207197180                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            386715565                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.482836                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.482836                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         12836879                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6852413                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  48087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1743754                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        32513823                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.067031                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            66739599                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           9508599                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        4527305                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     58809880                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        10324                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     10553105                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    428387654                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     57231000                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      4945346                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    406874661                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents           420                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      3235084                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1654916                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      3235576                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        17732                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       562222                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1181532                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        503859528                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            405638929                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.664161                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        334643938                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.054679                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             406764018                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       576560196                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      373436981                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.071098                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.071098                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1790018      0.43%      0.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    320847652     77.91%     78.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult     18127285      4.40%     82.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv        31811      0.01%     82.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd       451736      0.11%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt           14      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       425721      0.10%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc       611175      0.15%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd       703769      0.17%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt       392127      0.10%     83.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       176615      0.04%     83.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult       764777      0.19%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt          448      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     55112738     13.38%     96.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6077125      1.48%     98.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      2780521      0.68%     99.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      3526481      0.86%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     411820013                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       11494214                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     22320656                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     10660949                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     12106531                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            6100787                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014814                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        5237636     85.85%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd          143      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          2921      0.05%     85.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc          578      0.01%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd         2133      0.03%     85.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     85.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     85.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     85.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        34885      0.57%     86.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     86.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        35728      0.59%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        143037      2.34%     89.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        22352      0.37%     89.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       254132      4.17%     93.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       367242      6.02%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     404636568                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    908506402                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    394977980                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    457970830                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         428387654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        411820013                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     41671997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1092146                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     59251471                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     99994105                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.118443                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.692163                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16994840     17.00%     17.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5826826      5.83%     22.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7405929      7.41%     30.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10945883     10.95%     41.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8330389      8.33%     49.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     11961758     11.96%     61.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     16945054     16.95%     78.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9124398      9.12%     87.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12459028     12.46%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     99994105                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.116463                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1027078                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2034673                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     58809880                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     10553105                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      133195463                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               100042192                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    208                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            7                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    116568588                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       116568595                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            7                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    116579968                       # number of overall hits
system.cpu0.dcache.overall_hits::total      116579975                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3452019                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3452024                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3476898                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3476903                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16697179440                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16697179440                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16697179440                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16697179440                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           12                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    120020607                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    120020619                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           12                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    120056866                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    120056878                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.416667                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028762                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028762                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.416667                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.028960                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028960                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4836.931500                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4836.924494                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4802.320758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4802.313852                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          277                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          277                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1723302                       # number of writebacks
system.cpu0.dcache.writebacks::total          1723302                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1737234                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1737234                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1737234                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1737234                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1714785                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1714785                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1723822                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1723822                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   7911197550                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7911197550                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   7950886488                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7950886488                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014287                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014287                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014358                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014358                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4613.521549                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4613.521549                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4612.359332                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4612.359332                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1723302                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     76367648                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       76367651                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3114341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3114344                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  15031828458                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15031828458                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     79481989                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79481995                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.039183                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039183                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4826.648224                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4826.643575                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1730643                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1730643                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1383698                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1383698                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   6375286998                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6375286998                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017409                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017409                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4607.426619                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4607.426619                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            4                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     40200940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      40200944                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       337678                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       337680                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1665350982                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1665350982                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     40538618                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     40538624                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4931.772227                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4931.743017                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         6591                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6591                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       331087                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       331087                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1535910552                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1535910552                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4638.993835                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4638.993835                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        11380                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        11380                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        24879                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        24879                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        36259                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        36259                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.686147                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.686147                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         9037                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         9037                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     39688938                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     39688938                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.249235                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.249235                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4391.826712                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4391.826712                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          508.076217                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          118303805                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1723814                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.629101                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257119290                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.742583                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   507.333635                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001450                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.990886                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992336                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        962178838                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       962178838                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45557528                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45557546                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45557528                       # number of overall hits
system.cpu0.icache.overall_hits::total       45557546                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          946                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           948                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          946                       # number of overall misses
system.cpu0.icache.overall_misses::total          948                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     69669594                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     69669594                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     69669594                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     69669594                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           20                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45558474                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45558494                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           20                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45558474                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45558494                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.100000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.100000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 73646.505285                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73491.132911                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 73646.505285                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73491.132911                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          356                       # number of writebacks
system.cpu0.icache.writebacks::total              356                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           94                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           94                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          852                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          852                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          852                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          852                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     60893046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     60893046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     60893046                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     60893046                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 71470.711268                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71470.711268                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 71470.711268                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71470.711268                       # average overall mshr miss latency
system.cpu0.icache.replacements                   356                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45557528                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45557546                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          946                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          948                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     69669594                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     69669594                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45558474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45558494                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 73646.505285                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73491.132911                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           94                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          852                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          852                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     60893046                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     60893046                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 71470.711268                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71470.711268                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          474.462091                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45558400                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              854                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         53347.072600                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   472.462091                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.922778                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.926684                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        364468806                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       364468806                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1393592                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       468974                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1254684                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           13                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           13                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        331076                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       331076                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1393592                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         2050                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5170955                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5173005                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        76544                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    220615360                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           220691904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                           15                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                    960                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1724681                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.009373                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.096358                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1708516     99.06%     99.06% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               16165      0.94%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1724681                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2296250784                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         854136                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1722089520                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          290                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1722043                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1722333                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          290                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1722043                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1722333                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          548                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data         1765                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         2320                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          548                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data         1765                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         2320                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     59193414                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    184738077                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    243931491                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     59193414                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    184738077                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    243931491                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          838                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1723808                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1724653                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          838                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1723808                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1724653                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.653938                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.001024                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.001345                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.653938                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.001024                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.001345                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 108017.178832                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 104667.465722                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 105142.884052                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 108017.178832                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 104667.465722                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 105142.884052                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          543                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data         1765                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         2308                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          543                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data         1765                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         2308                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     58599675                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    184150332                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    242750007                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     58599675                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    184150332                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    242750007                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.647971                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.001024                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.001338                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.647971                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.001024                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.001338                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 107918.370166                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 104334.465722                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 105177.646014                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 107918.370166                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 104334.465722                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 105177.646014                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       468974                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       468974                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       468974                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       468974                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1244836                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1244836                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1244836                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1244836                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           13                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           13                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           13                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           13                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       330649                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       330649                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          424                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          426                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     46648305                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     46648305                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       331073                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       331075                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001281                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001287                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 110019.587264                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 109503.063380                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          424                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          424                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     46507113                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     46507113                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001281                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001281                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 109686.587264                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 109686.587264                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          290                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1391394                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1391684                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          548                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data         1341                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1894                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     59193414                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data    138089772                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    197283186                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          838                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1392735                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1393578                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.653938                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000963                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.001359                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 108017.178832                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 102975.221477                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 104162.189018                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst            5                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          543                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1341                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1884                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     58599675                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    137643219                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    196242894                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.647971                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000963                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001352                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 107918.370166                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 102642.221477                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 104162.894904                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2118.937403                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3438471                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            2315                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         1485.300648                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     5.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   524.997304                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1586.940099                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.001221                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.128173                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.387437                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.517319                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2315                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         2315                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.565186                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        55017931                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       55017931                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257128947                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33314049936                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29551.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29551.numOps                      0                       # Number of Ops committed
system.cpu0.thread29551.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     30238582                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        30238583                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     30965455                       # number of overall hits
system.cpu1.dcache.overall_hits::total       30965456                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2595667                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2595673                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3855461                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3855467                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 110782019753                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 110782019753                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 110782019753                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 110782019753                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     32834249                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32834256                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     34820916                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34820923                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.079054                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.079054                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.110723                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.110723                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 42679.596325                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42679.497669                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 28733.793379                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28733.748662                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          673                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.125000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1420721                       # number of writebacks
system.cpu1.dcache.writebacks::total          1420721                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1465902                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1465902                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1465902                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1465902                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1129765                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1129765                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1485430                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1485430                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  44067560993                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  44067560993                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  78230015675                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  78230015675                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.034408                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.034408                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.042659                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042659                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 39005.953444                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39005.953444                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 52664.895468                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 52664.895468                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1420721                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     20226506                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20226507                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2210952                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2210957                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  96647982606                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  96647982606                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     22437458                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22437464                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.098538                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.098539                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 43713.288487                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43713.189631                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1392957                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1392957                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       817995                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       817995                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  32844968820                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  32844968820                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.036457                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036457                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 40153.019053                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40153.019053                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     10012076                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10012076                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       384715                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       384716                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  14134037147                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  14134037147                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     10396791                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10396792                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.037003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 36738.981186                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36738.885690                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data        72945                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        72945                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       311770                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       311770                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  11222592173                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11222592173                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.029987                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.029987                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 35996.382503                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35996.382503                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       726873                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       726873                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1259794                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1259794                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      1986667                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      1986667                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.634124                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.634124                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       355665                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       355665                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  34162454682                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  34162454682                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.179026                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.179026                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 96052.337683                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 96052.337683                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.892723                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           32483232                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1421233                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            22.855670                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257119290                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.009710                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.883013                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000019                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999772                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999790                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          358                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        279988617                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       279988617                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           21                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     12080870                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12080891                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           21                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     12080870                       # number of overall hits
system.cpu1.icache.overall_hits::total       12080891                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          406                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           409                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          406                       # number of overall misses
system.cpu1.icache.overall_misses::total          409                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     38796498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     38796498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     38796498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     38796498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     12081276                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12081300                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     12081276                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12081300                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.125000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.125000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 95557.876847                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 94856.963325                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 95557.876847                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 94856.963325                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu1.icache.writebacks::total                1                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           62                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           62                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          344                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          344                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     34623009                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     34623009                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     34623009                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     34623009                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 100648.281977                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 100648.281977                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 100648.281977                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 100648.281977                       # average overall mshr miss latency
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           21                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     12080870                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12080891                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          406                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          409                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     38796498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     38796498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     12081276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12081300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 95557.876847                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 94856.963325                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           62                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          344                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     34623009                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     34623009                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 100648.281977                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 100648.281977                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          181.009200                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12081238                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              347                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34816.247839                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   178.009200                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.347674                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.353534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          345                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         96650747                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        96650747                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1174012                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1315177                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1152373                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        69669                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        69669                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        247569                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       247568                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1174012                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          695                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      4402526                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            4403221                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        22272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    181885056                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           181907328                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1046828                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               66996992                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2538078                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000788                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.028067                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2536077     99.92%     99.92% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                2001      0.08%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2538078                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1915884531                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         343656                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1443005550                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       372307                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         372308                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       372307                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        372308                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          343                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1048921                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1049273                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          343                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1048921                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1049273                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     34384914                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  75255701967                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  75290086881                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     34384914                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  75255701967                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  75290086881                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          344                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1421228                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1421581                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          344                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1421228                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1421581                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.997093                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.738039                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.738103                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.997093                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.738039                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.738103                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 100247.562682                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 71745.824487                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 71754.526116                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 100247.562682                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 71745.824487                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 71754.526116                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1046828                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1046828                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          343                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1048921                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1049264                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          343                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1048921                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1049264                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     34270695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  74906411607                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  74940682302                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     34270695                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  74906411607                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  74940682302                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.997093                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.738039                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.738097                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.997093                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.738039                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.738097                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 99914.562682                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 71412.824805                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 71422.141903                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 99914.562682                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 71412.824805                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 71422.141903                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1046828                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       724957                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       724957                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       724957                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       724957                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       695763                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       695763                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       695763                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       695763                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        69668                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        69668                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        69669                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        69669                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000014                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000014                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000014                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        19168                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        19168                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       228400                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       228401                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  10530061398                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  10530061398                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       247568                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       247569                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.922575                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.922575                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 46103.596313                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 46103.394460                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       228400                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       228400                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  10454004531                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  10454004531                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.922575                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.922571                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 45770.597771                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 45770.597771                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       353139                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       353140                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       820521                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       820872                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     34384914                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  64725640569                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  64760025483                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          344                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1173660                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1174012                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.997093                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.699113                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.699202                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 100247.562682                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 78883.588073                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 78891.746196                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       820521                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       820864                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     34270695                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  64452407076                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  64486677771                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.997093                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.699113                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.699196                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 99914.562682                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 78550.588073                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 78559.515061                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4084.606788                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2911968                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1050924                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.770864                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     6.044171                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.010161                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.048761                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     1.828685                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4076.675010                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.001476                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000002                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000012                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000446                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995282                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.997218                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          358                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         2083                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1655                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        47642444                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       47642444                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257128947                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33314049936                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29551.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29551.numOps                      0                       # Number of Ops committed
system.cpu1.thread29551.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     51521793                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        51521793                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     51521793                       # number of overall hits
system.cpu2.dcache.overall_hits::total       51521793                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      2552383                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2552384                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      2552383                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2552384                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  25710170094                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25710170094                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  25710170094                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25710170094                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     54074176                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     54074177                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     54074176                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     54074177                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.047202                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.047202                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.047202                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.047202                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 10073.006322                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 10073.002375                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 10073.006322                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 10073.002375                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1813784                       # number of writebacks
system.cpu2.dcache.writebacks::total          1813784                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       728426                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       728426                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       728426                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       728426                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1823957                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1823957                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1823957                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1823957                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  19945304730                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  19945304730                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  19945304730                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  19945304730                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.033731                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.033731                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.033731                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.033731                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 10935.183631                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10935.183631                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 10935.183631                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10935.183631                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1813784                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     41711470                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       41711470                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2542630                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2542631                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  25663458852                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25663458852                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     44254100                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     44254101                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.057455                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.057455                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 10093.273049                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 10093.269079                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       728426                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       728426                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1814204                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1814204                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  19901841237                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  19901841237                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.040995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.040995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 10970.012875                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10970.012875                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      9810323                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       9810323                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         9753                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         9753                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data     46711242                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     46711242                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      9820076                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      9820076                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000993                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000993                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4789.422947                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4789.422947                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         9753                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         9753                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     43463493                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     43463493                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000993                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000993                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4456.422947                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4456.422947                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.647651                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           53350210                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1814296                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.405461                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257125284                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     1.000000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   510.647651                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001953                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.997359                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999312                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          450                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        434407712                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       434407712                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     21911952                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        21911975                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     21911952                       # number of overall hits
system.cpu2.icache.overall_hits::total       21911975                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          125                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           128                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          125                       # number of overall misses
system.cpu2.icache.overall_misses::total          128                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     12773214                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     12773214                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     12773214                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     12773214                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           26                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     21912077                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     21912103                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           26                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     21912077                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     21912103                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.115385                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.115385                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 102185.712000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 99790.734375                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 102185.712000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 99790.734375                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           23                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          102                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          102                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          102                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          102                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     10986669                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10986669                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     10986669                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10986669                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 107712.441176                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 107712.441176                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 107712.441176                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 107712.441176                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     21911952                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       21911975                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          125                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     12773214                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     12773214                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     21912077                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     21912103                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.115385                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 102185.712000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 99790.734375                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          102                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     10986669                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10986669                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 107712.441176                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 107712.441176                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          104.723915                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           21912080                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         208686.476190                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   101.723916                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.198680                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.204539                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        175296929                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       175296929                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1814310                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       581735                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1358709                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         9662                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         9662                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq            91                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp           91                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1814310                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5461700                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5461910                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    232197120                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           232203840                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       126660                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                8106240                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1950723                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000224                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.014948                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1950287     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 436      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1950723                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2419381863                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           7.3                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         101898                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1815698151                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.5                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1683958                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1683958                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1683958                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1683958                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          102                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       130337                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       130443                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          102                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       130337                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       130443                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     10917405                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  12136582602                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  12147500007                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     10917405                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  12136582602                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  12147500007                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          102                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1814295                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1814401                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          102                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1814295                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1814401                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.071839                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.071893                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.071839                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.071893                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 107033.382353                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 93116.939948                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 93124.966514                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 107033.382353                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 93116.939948                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 93124.966514                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       126660                       # number of writebacks
system.cpu2.l2cache.writebacks::total          126660                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          102                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       130337                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       130439                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          102                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       130337                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       130439                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     10883439                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  12093180381                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  12104063820                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     10883439                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  12093180381                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  12104063820                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.071839                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.071891                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.071839                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.071891                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 106700.382353                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 92783.939948                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 92794.822254                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 106700.382353                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 92783.939948                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 92794.822254                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               126660                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       569080                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       569080                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       569080                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       569080                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1244704                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1244704                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1244704                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1244704                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         9662                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         9662                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         9662                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         9662                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data           87                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           87                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data            4                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total            4                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data       950715                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total       950715                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data           91                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.043956                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.043956                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 237678.750000                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 237678.750000                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       949383                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total       949383                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.043956                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.043956                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 237345.750000                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 237345.750000                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1683871                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1683871                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          102                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       130333                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       130439                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     10917405                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  12135631887                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  12146549292                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1814204                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1814310                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.071840                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.071895                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 107033.382353                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 93112.503257                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 93120.533675                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          102                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       130333                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       130435                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     10883439                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  12092230998                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  12103114437                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.071840                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.071892                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 106700.382353                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 92779.503257                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 92790.389366                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4074.129608                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3637847                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          130756                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           27.821645                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     9.217156                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.058530                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.017791                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     1.433205                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4063.402927                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.002250                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000014                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000350                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.992042                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.994661                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          657                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1550                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          920                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          896                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        58336308                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       58336308                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257128947                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33314049936                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29551.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29551.numOps                      0                       # Number of Ops committed
system.cpu2.thread29551.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     65516625                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        65516625                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     65516631                       # number of overall hits
system.cpu3.dcache.overall_hits::total       65516631                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        49931                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         49935                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        49931                       # number of overall misses
system.cpu3.dcache.overall_misses::total        49935                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data   5584397679                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5584397679                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data   5584397679                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5584397679                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     65566556                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     65566560                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     65566562                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     65566566                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000762                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000762                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000762                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000762                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 111842.295948                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111833.336918                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 111842.295948                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111833.336918                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        35217                       # number of writebacks
system.cpu3.dcache.writebacks::total            35217                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data        14204                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14204                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data        14204                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14204                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        35727                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35727                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        35727                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35727                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   3969891135                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3969891135                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   3969891135                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3969891135                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000545                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000545                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000545                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000545                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 111117.393988                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 111117.393988                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 111117.393988                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 111117.393988                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 35217                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     56425457                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       56425457                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data        21266                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        21269                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   2392603335                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2392603335                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     56446723                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     56446726                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000377                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000377                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 112508.385921                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112492.516573                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data        14203                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        14203                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         7063                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7063                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data    787688190                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    787688190                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 111523.175704                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111523.175704                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      9091168                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       9091168                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        28665                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        28666                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   3191794344                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3191794344                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      9119833                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      9119834                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.003143                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003143                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 111348.136892                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 111344.252564                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        28664                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        28664                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   3182202945                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3182202945                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.003143                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003143                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 111017.406677                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 111017.406677                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data            6                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          508.851613                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           65552362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            35729                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1834.710235                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.812392                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   508.039221                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001587                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.992264                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.993851                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          196                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        524568257                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       524568257                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     39562544                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        39562559                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           15                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     39562544                       # number of overall hits
system.cpu3.icache.overall_hits::total       39562559                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          358                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           361                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          358                       # number of overall misses
system.cpu3.icache.overall_misses::total          361                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     35768529                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     35768529                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     35768529                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     35768529                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     39562902                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     39562920                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     39562902                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     39562920                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.166667                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.166667                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 99912.092179                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 99081.797784                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 99912.092179                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 99081.797784                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           84                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           84                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          274                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          274                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          274                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     27322983                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     27322983                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     27322983                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     27322983                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 99718.916058                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 99718.916058                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 99718.916058                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 99718.916058                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           15                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     39562544                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       39562559                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          358                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          361                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     35768529                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     35768529                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     39562902                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     39562920                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 99912.092179                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 99081.797784                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           84                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          274                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     27322983                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     27322983                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 99718.916058                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 99718.916058                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          275.777214                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           39562836                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         142826.122744                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   272.777215                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.532768                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.538627                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        316503637                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       316503637                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp           7343                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        53151                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        12468                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         28663                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        28663                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq         7343                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          554                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       106679                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             107233                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        17728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      4540544                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             4558272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        30402                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                1945728                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         66410                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.007996                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.089062                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               65879     99.20%     99.20% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 531      0.80%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           66410                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        47170116                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         273726                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy       35689941                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data         1666                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           1666                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data         1666                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          1666                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          274                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        34059                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        34340                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          274                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        34059                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        34340                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     27140499                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   3937127265                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   3964267764                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     27140499                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   3937127265                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   3964267764                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          274                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data        35725                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        36006                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          274                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data        35725                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        36006                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.953366                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.953730                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.953366                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.953730                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 99052.916058                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 115597.265480                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 115441.693768                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 99052.916058                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 115597.265480                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 115441.693768                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        30402                       # number of writebacks
system.cpu3.l2cache.writebacks::total           30402                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          274                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        34059                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        34333                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          274                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        34059                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        34333                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     27049257                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   3925785618                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   3952834875                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     27049257                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   3925785618                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   3952834875                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.953366                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.953536                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.953366                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.953536                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 98719.916058                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 115264.265480                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 115132.230653                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 98719.916058                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 115264.265480                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 115132.230653                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                30402                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        28407                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        28407                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        28407                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        28407                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks         6808                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         6808                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks         6808                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         6808                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            2                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data          566                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total          566                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        28096                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        28097                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   3158230275                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   3158230275                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        28662                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        28663                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.980253                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.980253                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 112408.537692                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 112404.536961                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        28096                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        28096                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   3148874307                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   3148874307                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.980253                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.980218                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 112075.537692                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 112075.537692                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data         1100                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         1100                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          274                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data         5963                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         6243                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     27140499                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data    778896990                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    806037489                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          274                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data         7063                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         7343                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.844259                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.850197                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 99052.916058                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 130621.665269                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 129110.602114                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          274                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         5963                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         6237                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     27049257                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    776911311                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    803960568                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.844259                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.849380                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 98719.916058                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 130288.665269                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 128901.806638                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3881.876322                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             71223                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           34498                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.064554                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    16.661570                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.361547                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.756978                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    31.386091                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3832.710136                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004068                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000088                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000185                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.007663                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.935720                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.947724                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          506                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         3374                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         1174066                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        1174066                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257128947                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33314049936                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              959443                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        884785                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        573341                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            376290                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             256928                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            256927                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         959443                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         4630                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3143410                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       387110                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        98553                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 3633703                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       148160                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    134024640                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     16426688                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      4109632                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                154709120                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            633456                       # Total snoops (count)
system.l3bus.snoopTraffic                    16458624                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1849883                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1849883    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1849883                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1204926474                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                3.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1540780                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           698869251                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            87056634                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            22913918                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.data       472565                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        32272                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data          157                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              504994                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.data       472565                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        32272                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data          157                       # number of overall hits
system.l3cache.overall_hits::total             504994                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          543                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data         1765                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          343                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       576356                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          102                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        98065                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          274                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        33902                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            711377                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          543                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data         1765                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          343                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       576356                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          102                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        98065                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          274                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        33902                       # number of overall misses
system.l3cache.overall_misses::total           711377                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     56426184                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data    177064758                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     32897736                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  64077016481                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     10475847                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  11117694507                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     25954020                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3786984215                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  79284513748                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     56426184                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data    177064758                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     32897736                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  64077016481                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     10475847                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  11117694507                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     25954020                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3786984215                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  79284513748                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          543                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data         1765                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          343                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1048921                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          102                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       130337                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          274                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        34059                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1216371                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          543                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data         1765                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          343                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1048921                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          102                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       130337                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          274                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        34059                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1216371                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.549475                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.752396                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.995390                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.584836                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.549475                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.752396                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.995390                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.584836                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 103915.624309                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 100319.976204                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 95911.766764                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 111176.107269                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 102704.382353                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 113370.667486                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 94722.700730                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 111703.858622                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 111452.174793                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 103915.624309                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 100319.976204                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 95911.766764                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 111176.107269                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 102704.382353                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 113370.667486                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 94722.700730                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 111703.858622                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 111452.174793                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         257166                       # number of writebacks
system.l3cache.writebacks::total               257166                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          543                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data         1765                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          343                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       576356                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          102                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        98065                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          274                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        33902                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       711350                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          543                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data         1765                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          343                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       576356                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          102                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        98065                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          274                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        33902                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       711350                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     52809804                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    165309858                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     30613356                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  60238492181                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      9796527                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10464581607                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     24129180                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3561196895                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  74546929408                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     52809804                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    165309858                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     30613356                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  60238492181                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      9796527                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10464581607                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     24129180                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3561196895                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  74546929408                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.549475                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.752396                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.995390                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.584813                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.549475                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.752396                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.995390                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.584813                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 97255.624309                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 93659.976204                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 89251.766764                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 104516.118824                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 96044.382353                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 106710.667486                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88062.700730                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 105043.858622                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 104796.414435                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 97255.624309                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 93659.976204                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 89251.766764                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 104516.118824                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 96044.382353                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 106710.667486                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88062.700730                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 105043.858622                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 104796.414435                       # average overall mshr miss latency
system.l3cache.replacements                    633456                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       627619                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       627619                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       627619                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       627619                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       573341                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       573341                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       573341                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       573341                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data       142313                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           87                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           142400                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          424                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        86087                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data            4                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        28009                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         114528                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     44805816                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   7549322120                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data       933399                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   3034998620                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  10630059955                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          424                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       228400                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data            4                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        28096                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       256928                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.376913                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.996903                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.445759                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 105674.094340                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 87694.101548                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 233349.750000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 108357.978507                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 92816.254147                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          424                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        86087                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        28009                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       114524                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     41981976                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   6975989360                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       906759                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   2848458680                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   9867336775                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.376913                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.996903                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.445744                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 99014.094340                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 81034.178912                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 226689.750000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 101697.978507                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 86159.554111                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       330252                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        32272                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data           70                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       362594                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          543                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         1341                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       490269                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          102                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        98061                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          274                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data         5893                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       596849                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     56426184                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    132258942                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     32897736                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  56527694361                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     10475847                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11116761108                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     25954020                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    751985595                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  68654453793                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          543                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data         1341                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          343                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       820521                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       130333                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          274                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data         5963                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       959443                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.597509                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.752388                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.988261                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.622079                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 103915.624309                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98627.100671                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 95911.766764                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 115299.344566                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 102704.382353                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 113365.773427                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 94722.700730                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 127606.583234                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 115028.179310                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          543                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1341                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       490269                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          102                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        98061                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          274                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         5893                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       596826                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     52809804                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    123327882                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     30613356                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  53262502821                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      9796527                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10463674848                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     24129180                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    712738215                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  64679592633                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.597509                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.752388                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.988261                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.622055                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 97255.624309                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 91967.100671                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 89251.766764                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 108639.344566                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 96044.382353                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 106705.773427                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 88062.700730                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 120946.583234                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 108372.612173                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61127.205651                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1705955                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1200927                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.420532                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651366920712                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61127.205651                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.932727                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.932727                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62476                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          408                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2514                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        23005                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        36549                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.953308                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             39878239                       # Number of tag accesses
system.l3cache.tags.data_accesses            39878239                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    257165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      1765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    576354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     98060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     33902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000508538636                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15969                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15970                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1468710                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             243265                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      711350                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257165                       # Number of write requests accepted
system.mem_ctrls.readBursts                    711350                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257165                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      54.81                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                711350                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257165                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  280871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  163523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  114336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   74292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   51404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   18569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  14239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  15562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  16265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  18037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  18570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  18953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  19079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  19140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  18878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  17794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        15970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.542392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.487556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    481.075698                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15968     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60416-61439            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15970                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.099881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.091460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.561236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15327     95.98%     95.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              116      0.73%     96.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              301      1.88%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              126      0.79%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               48      0.30%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               26      0.16%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15969                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                45526400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16458560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1366.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    494.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33314005647                       # Total gap between requests
system.mem_ctrls.avgGap                      34397.00                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        34752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       112960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        21952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     36886592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         6528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6275840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2169728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     16455232                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1043163.138400045689                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 3390760.477488177828                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 658940.987976456061                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1107237945.315435647964                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 195953.296716030687                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 188384120.352685958147                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 526384.346080317744                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 65129496.718302667141                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 493942548.809301912785                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          543                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data         1765                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          343                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       576356                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        98065                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          274                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        33902                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       257165                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     32458547                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     99166378                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     17755789                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  38627980119                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      5974364                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   6789468500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     13860680                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   2290129848                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1784772562279                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     59776.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     56184.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     51766.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     67021.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     58572.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     69234.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     50586.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     67551.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6940184.56                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           382500                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7730                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     6213                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  23566                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           23                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            4                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        34752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       112960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        21952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     36886720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         6528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6276160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2169728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      45528064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        34752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        21952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        81472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     16458560                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     16458560                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          543                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data         1765                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          343                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       576355                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        98065                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          274                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        33902                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         711376                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       257165                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        257165                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         9606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        11527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         5763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         5763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1043163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      3390760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       658941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   1107241788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       195953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    188393726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       526384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     65129497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1366632082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         5763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         5763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1043163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       658941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       195953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       526384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2445574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    494042447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       494042447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    494042447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         9606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        11527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         5763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         5763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1043163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      3390760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       658941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   1107241788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       195953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    188393726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       526384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     65129497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1860674529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               711342                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              257113                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        22329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        21645                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        21325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        22169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        21991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        22014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        23567                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        22070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        21813                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        23076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        21715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        23129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        23414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        23693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        22199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        23429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        22334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        21531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        21420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        21391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        22529                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        22569                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        22547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        22083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        21914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        20393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        22270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        21955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        21213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        21531                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8870                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8965                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         8138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         8488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         7921                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         7529                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         7542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         7799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         7932                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         7737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         7465                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         7381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         6752                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         7370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         7879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         7340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         7716                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             35433999961                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2370191544                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        47876794225                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                49812.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           67304.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              506993                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              78945                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           30.70                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       382509                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   162.036323                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   102.304760                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   221.443077                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       258400     67.55%     67.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        63746     16.67%     84.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        17017      4.45%     88.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         9089      2.38%     91.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         7352      1.92%     92.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6780      1.77%     94.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5188      1.36%     96.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4350      1.14%     97.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        10587      2.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       382509                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              45525888                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           16455232                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1366.566765                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              493.942549                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.69                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1192972540.032003                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1586012673.067211                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2992129805.145582                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  966346906.559955                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11876842397.984146                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 28079965531.197868                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 171833063.270402                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  46866102917.255898                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1406.796472                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     10626561                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3000550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30302873375                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             596849                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       257165                       # Transaction distribution
system.membus.trans_dist::CleanEvict           376290                       # Transaction distribution
system.membus.trans_dist::ReadExReq            114528                       # Transaction distribution
system.membus.trans_dist::ReadExResp           114527                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         596849                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2056208                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2056208                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2056208                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     61986624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     61986624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                61986624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            711377                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  711377    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              711377                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           790363871                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1293009601                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       52490799                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     32714575                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1035309                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22516170                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       22101332                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.157600                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8245224                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           33                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2882633                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2731821                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       150812                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       123299                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     52587535                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       969607                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     92904671                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.850056                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.282922                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     16166173     17.40%     17.40% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      7289332      7.85%     25.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5135579      5.53%     30.77% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10280509     11.07%     41.84% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3231269      3.48%     45.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2300234      2.48%     47.79% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3372418      3.63%     51.42% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3503195      3.77%     55.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41625962     44.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     92904671                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     450592832                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          132110902                       # Number of memory references committed
system.switch_cpus0.commit.loads             91572284                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44254696                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          94189054                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          395872156                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6916413                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2395403      0.53%      0.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    268689922     59.63%     60.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       988116      0.22%     60.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1223702      0.27%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      3026378      0.67%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       203001      0.05%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     17023419      3.78%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        59472      0.01%     65.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      7430019      1.65%     66.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       594262      0.13%     66.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16807047      3.73%     70.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        41189      0.01%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     56439061     12.53%     83.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     34002562      7.55%     90.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     35133223      7.80%     98.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      6536056      1.45%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    450592832                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41625962                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5929188                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     15467640                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         71411000                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      6145323                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        985511                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     21478998                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        66281                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     521247491                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       385940                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           98301737                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           42843920                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               617552                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               105102                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       973316                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             294973669                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           52490799                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     33078377                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             97913496                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        2102566                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           78                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          493                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         45558474                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          412                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99938666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.341652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.951104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        11839979     11.85%     11.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4181196      4.18%     16.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6748238      6.75%     22.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4460656      4.46%     27.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11988436     12.00%     39.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3286446      3.29%     42.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8527321      8.53%     51.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4023139      4.03%     55.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        44883255     44.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99938666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.524687                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.948493                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45558554                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  153                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           18520396                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       11347039                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         9346                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        18393                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       5038825                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        68273                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33314060592                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        985511                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8936398                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        6806990                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles          330                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         74449705                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      8759728                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     515172591                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        43387                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2470580                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1784864                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2902475                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    521172490                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1356792618                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       720672539                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        157070210                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    455272532                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        65899872                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              5                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            5                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         23601845                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               554459050                       # The number of ROB reads
system.switch_cpus0.rob.writes             1013405717                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          450592832                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       11213267                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      8056086                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         9314                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      4544677                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        4544305                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.991815                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         786986                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       987196                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       986563                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          633                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           48                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       257221                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         9209                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     99963207                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.577576                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.967214                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     72092269     72.12%     72.12% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      4971859      4.97%     77.09% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      1695542      1.70%     78.79% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2097617      2.10%     80.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1443219      1.44%     82.33% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       762891      0.76%     83.09% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       320779      0.32%     83.41% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1100495      1.10%     84.52% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     15478536     15.48%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     99963207                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     98675333                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     157699552                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           36389091                       # Number of memory references committed
system.switch_cpus1.commit.loads             25992268                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          11182144                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          71172299                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          110795787                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       786891                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         7285      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     85337891     54.11%     54.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult         2903      0.00%     54.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     54.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      2949419      1.87%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      3417602      2.17%     58.16% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      1771551      1.12%     59.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     59.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     11184849      7.09%     66.37% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       376832      0.24%     66.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      2506752      1.59%     68.20% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      2407420      1.53%     69.73% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     10938355      6.94%     76.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       409602      0.26%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead      9692528      6.15%     83.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      4189725      2.66%     85.73% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     16299740     10.34%     96.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      6207098      3.94%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    157699552                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     15478536                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         1750757                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     74958917                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         20896928                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      2384065                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          9750                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      4536007                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          107                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     158094828                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          527                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           26039117                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           10402637                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                32188                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5464                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        35403                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts              99130506                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           11213267                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      6317854                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             99955169                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          19710                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         12081276                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          176                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    100000427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.583172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.979675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        73668414     73.67%     73.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3151197      3.15%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          878052      0.88%     77.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2962460      2.96%     80.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4          942809      0.94%     81.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1228907      1.23%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6          845638      0.85%     83.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1050040      1.05%     84.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        15272910     15.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    100000427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.112085                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.990887                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           12081276                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            1614936                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          66434                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          636                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         24238                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33314060592                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          9750                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         2794848                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       34420113                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         22186542                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     40589164                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     158026070                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       698063                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2809158                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      18179218                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      19910756                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    174296630                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          390237398                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       154449239                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        121013431                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    173933746                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          362884                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         12787914                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               242441444                       # The number of ROB reads
system.switch_cpus1.rob.writes              315950834                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         98675333                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          157699552                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       18830431                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     16952263                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       188993                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      8086396                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        8086094                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.996265                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         199389                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       548907                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       548781                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          126                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           14                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     21058441                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       188955                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     97309137                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.739151                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.281506                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     41808019     42.96%     42.96% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     14077364     14.47%     57.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      4316330      4.44%     61.87% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      4348496      4.47%     66.34% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5471271      5.62%     71.96% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1800624      1.85%     73.81% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1842940      1.89%     75.70% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       309657      0.32%     76.02% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     23334436     23.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     97309137                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    174896425                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     266544443                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           52582418                       # Number of memory references committed
system.switch_cpus2.commit.loads             42762342                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17160764                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         149272811                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          160992014                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       196450                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass          798      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    129721874     48.67%     48.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      1378688      0.52%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      2358036      0.88%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      3553138      1.33%     51.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     51.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     51.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      1375150      0.52%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     29569745     11.09%     63.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      8517966      3.20%     66.21% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      1595358      0.60%     66.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     34513382     12.95%     79.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1377890      0.52%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      7483694      2.81%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      2752694      1.03%     84.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     35278648     13.24%     97.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      7067382      2.65%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    266544443                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     23334436                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7557134                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     54399154                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         23423946                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     14453144                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        189380                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      8069189                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           38                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     291009454                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          176                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           44594484                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           11939647                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                54283                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       188690                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             193207326                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           18830431                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      8834264                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             99644652                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         378836                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         21912077                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    100022760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.951102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.426031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        48861961     48.85%     48.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4286450      4.29%     53.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4531237      4.53%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         3934508      3.93%     61.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         5176601      5.18%     66.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3705575      3.70%     70.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1734029      1.73%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1952723      1.95%     74.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        25839676     25.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    100022760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.188225                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.931258                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           21912077                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             340382                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2550601                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          425                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       2519558                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33314060592                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        189380                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        12393594                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       34447453                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         32872008                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     20120323                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     289742756                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        39466                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      14426401                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1968335                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents            73                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    304356174                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          757995627                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       240017304                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        300321656                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    280583108                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        23772910                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         59391021                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               361577585                       # The number of ROB reads
system.switch_cpus2.rob.writes              577919557                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        174896425                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          266544443                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       39494200                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     34617881                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1723028                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     27407112                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       27378695                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.896315                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         461013                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           38                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       170251                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       134430                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        35821                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          143                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     41672176                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1637686                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     93839702                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.121023                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.197056                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     17715249     18.88%     18.88% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      8933132      9.52%     28.40% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     12686085     13.52%     41.92% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5797915      6.18%     48.10% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      9780821     10.42%     58.52% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3705745      3.95%     62.47% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1857062      1.98%     64.45% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       687407      0.73%     65.18% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     32676286     34.82%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     93839702                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    207197180                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     386715565                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           62507418                       # Number of memory references committed
system.switch_cpus3.commit.loads             53387585                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          31442373                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          10108805                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          380325890                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       316027                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      1669180      0.43%      0.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    301013901     77.84%     78.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult     18118370      4.69%     82.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv        31808      0.01%     82.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd       404373      0.10%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       386240      0.10%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc       583457      0.15%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd       697414      0.18%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt       370594      0.10%     83.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       176519      0.05%     83.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult       755843      0.20%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt          448      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     50857493     13.15%     96.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      5852846      1.51%     98.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      2530092      0.65%     99.16% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      3266987      0.84%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    386715565                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     32676286                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5968634                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     18172909                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         68349644                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5847995                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1654916                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     26243808                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        88127                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     458547834                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       556153                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           57231001                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            9508599                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                  137                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  441                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1209658                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             257576681                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           39494200                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     27974138                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             97044163                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3480522                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         39562902                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          149                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     99994105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.776992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.088495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        16136744     16.14%     16.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         1636198      1.64%     17.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        15764059     15.76%     33.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1769364      1.77%     35.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        12369367     12.37%     47.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6330097      6.33%     54.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1579348      1.58%     55.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         6676820      6.68%     62.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        37732108     37.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     99994105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.394775                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.574681                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           39562905                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   17                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571178883                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             784263                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        5422283                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          991                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        17732                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       1433272                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33314060592                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1654916                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8796972                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        7930186                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         70810561                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     10801461                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     447015818                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       184288                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2009721                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        580019                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       6477489                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    678568362                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          979977399                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       641648954                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         13649965                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    590137718                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        88430483                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         16030155                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               489551157                       # The number of ROB reads
system.switch_cpus3.rob.writes              862946037                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        207197180                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          386715565                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
