09:01
"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "Switches_And_LEDs_syn.prj" -log "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/linux_a_64/mbin/synbatch
Install:     /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase
Hostname:    JamesYogaSlim
Date:        Tue Nov  7 09:02:06 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch Switches_And_LEDs_syn.prj
ProductType: synplify_pro





log file: "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs.srr"
Running: Switches_And_LEDs_Implmnt in foreground

Running Switches_And_LEDs_syn|Switches_And_LEDs_Implmnt

Running: compile (Compile) on Switches_And_LEDs_syn|Switches_And_LEDs_Implmnt
# Tue Nov  7 09:02:06 2023

Running: compile_flow (Compile Process) on Switches_And_LEDs_syn|Switches_And_LEDs_Implmnt
# Tue Nov  7 09:02:06 2023

Running: compiler (Compile Input) on Switches_And_LEDs_syn|Switches_And_LEDs_Implmnt
# Tue Nov  7 09:02:06 2023
Copied /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/synwork/Switches_And_LEDs_comp.srs to /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs.srs

compiler completed
# Tue Nov  7 09:02:07 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on Switches_And_LEDs_syn|Switches_And_LEDs_Implmnt
# Tue Nov  7 09:02:07 2023

multi_srs_gen completed
# Tue Nov  7 09:02:08 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/synwork/Switches_And_LEDs_mult.srs to /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs.srs
Complete: Compile Process on Switches_And_LEDs_syn|Switches_And_LEDs_Implmnt

Running: premap (Pre-mapping) on Switches_And_LEDs_syn|Switches_And_LEDs_Implmnt
# Tue Nov  7 09:02:08 2023

premap completed
# Tue Nov  7 09:02:08 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on Switches_And_LEDs_syn|Switches_And_LEDs_Implmnt

Running: map (Map) on Switches_And_LEDs_syn|Switches_And_LEDs_Implmnt
# Tue Nov  7 09:02:08 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Switches_And_LEDs_syn|Switches_And_LEDs_Implmnt
# Tue Nov  7 09:02:08 2023
Copied /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/synwork/Switches_And_LEDs_m.srm to /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs.srm

fpga_mapper completed
# Tue Nov  7 09:02:08 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Map on Switches_And_LEDs_syn|Switches_And_LEDs_Implmnt
Complete: Logic Synthesis on Switches_And_LEDs_syn|Switches_And_LEDs_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase
#OS: Linux 
#Hostname: JamesYogaSlim

# Tue Nov  7 09:02:06 2023

#Implementation: Switches_And_LEDs_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :JamesYogaSlim
@I::"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_To_LEDs.v" (library work)
Verilog syntax check successful!
Selecting top level module Switches_To_LEDs
@N: CG364 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_To_LEDs.v":1:7:1:22|Synthesizing module Switches_To_LEDs in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov  7 09:02:06 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_To_LEDs.v":1:7:1:22|Selected library: work cell: Switches_To_LEDs view verilog as top level
@N: NF107 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_To_LEDs.v":1:7:1:22|Selected library: work cell: Switches_To_LEDs view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov  7 09:02:06 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov  7 09:02:06 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_To_LEDs.v":1:7:1:22|Selected library: work cell: Switches_To_LEDs view verilog as top level
@N: NF107 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_To_LEDs.v":1:7:1:22|Selected library: work cell: Switches_To_LEDs view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov  7 09:02:08 2023

###########################################################]
Pre-mapping Report

# Tue Nov  7 09:02:08 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs_scck.rpt 
Printing clock  summary report in "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Switches_To_LEDs

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov  7 09:02:08 2023

###########################################################]
Map & Optimize Report

# Tue Nov  7 09:02:08 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/synwork/Switches_And_LEDs_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov  7 09:02:08 2023
#


Top view:               Switches_To_LEDs
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for Switches_To_LEDs 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 8
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov  7 09:02:08 2023

###########################################################]


Synthesis exit by 0.
Current Implementation Switches_And_LEDs_Implmnt its sbt path: /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs.edf " "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs.edf...
start to read sdc/scf file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs.scf
sdc_reader OK /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs.scf
Stored edif netlist at /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs...

write Timing Constraint to /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/Temp/sbt_temp.sdc
running edif parser
EDIF Parser succeeded
Top module is: Switches_To_LEDs

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs" --outdir "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/placer" --device-file "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/placer/Switches_To_LEDs_pl.sdc"
starting placerExecuting : /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs --outdir /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/placer --device-file /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/placer/Switches_To_LEDs_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerI2004: Option and Settings Summary
=============================================================
Device file          - /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev
Package              - VQ100
Design database      - /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs
SDC file             - /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/placer
Timing library       - /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs/BFPGA_DESIGN_ep
I2065: Reading device file : /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs" --package VQ100 --outdir "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/placer/Switches_To_LEDs_pl.sdc" --dst_sdc_file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/packer/Switches_To_LEDs_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 24
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs" --package VQ100 --outdir "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/packer" --translator "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/placer/Switches_To_LEDs_pl.sdc" --dst_sdc_file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/packer/Switches_To_LEDs_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 24
used logic cells: 0
Translating sdc file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/placer/Switches_To_LEDs_pl.sdc...
Translated sdc file is /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/packer/Switches_To_LEDs_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
running packerpacker succeed.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib" "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/packer/Switches_To_LEDs_pk.sdc" --outdir "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/router" --sdf_file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/simulation_netlist/Switches_To_LEDs_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/packer/Switches_To_LEDs_pk.sdc --outdir /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/router --sdf_file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/simulation_netlist/Switches_To_LEDs_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design Switches_To_LEDs
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Switches_To_LEDs
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           155052K
router succeed.

"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/simulation_netlist/Switches_To_LEDs_sbt.v" --vhdl "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/simulation_netlist/Switches_To_LEDs_sbt.vhd" --lib "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs" --view rt --device "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/packer/Switches_To_LEDs_pk.sdc" --out-sdc-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/netlister/Switches_To_LEDs_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

Generating Verilog & VHDL netlist files ...
Writing /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/simulation_netlist/Switches_To_LEDs_sbt.v
Writing /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/simulation_netlist/Switches_To_LEDs_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
running netlistnetlist succeed.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs" --lib-file "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/netlister/Switches_To_LEDs_sbt.sdc" --sdf-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/simulation_netlist/Switches_To_LEDs_sbt.sdf" --report-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/timer/Switches_To_LEDs_timing.rpt" --device-file "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerExecuting : /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs --lib-file /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib --sdc-file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/netlister/Switches_To_LEDs_sbt.sdc --sdf-file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/simulation_netlist/Switches_To_LEDs_sbt.sdf --report-file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/timer/Switches_To_LEDs_timing.rpt --device-file /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" --design "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs" --device_name iCE40HX1K --package VQ100 --outdir "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects//Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
09:03
