$date
	Mon Jul 03 21:10:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_TB $end
$scope module alu_dut $end
$var wire 6 ! opcode [5:0] $end
$var reg 1 " ALUSrc $end
$var reg 1 # Branch $end
$var reg 1 $ MemWrite $end
$var reg 1 % MemtoReg $end
$var reg 1 & RegDst $end
$var reg 1 ' RegWrite $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
bx !
$end
#5
1'
1&
0"
0#
0$
0%
b0 !
#10
0&
1"
1%
b100011 !
#15
0'
x&
1$
x%
b101011 !
#20
0"
1#
0$
b100 !
#25
1'
0&
1"
0#
0%
b1000 !
#100
