Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb  5 10:17:13 2024
| Host         : ERICPREBYS41E4 running 64-bit major release  (build 9200)
| Command      : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
| Design       : au_top_0
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 35
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 35         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on START relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on BUSY relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on HDATA[0] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on HDATA[10] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on HDATA[11] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on HDATA[12] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on HDATA[13] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on HDATA[14] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on HDATA[15] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on HDATA[16] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on HDATA[17] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on HDATA[18] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on HDATA[19] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on HDATA[1] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on HDATA[20] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on HDATA[21] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on HDATA[22] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on HDATA[23] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on HDATA[2] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on HDATA[3] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on HDATA[4] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on HDATA[5] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on HDATA[6] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on HDATA[7] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on HDATA[8] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on HDATA[9] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on HNHIT[0] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on HNHIT[1] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on HNHIT[2] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on HNHIT[3] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on HNHIT[4] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on HNHIT[5] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on HNHIT[6] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on HNHIT[7] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on HNHIT[8] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>


