# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
# File: D:\School\Summer 2023\EEL4744\Atmel Studio\Lab4\output_files\Lab4.csv
# Generated on: Tue Jun 20 07:21:35 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
BufferEN,Output,PIN_F12,6,B6_N0,PIN_D6,,,,,,
CS2,Input,PIN_K8,3,B3_N0,PIN_A3,,,,,,
FFCLK,Output,PIN_D11,6,B6_N0,PIN_E6,,,,,,
PK[7],Input,PIN_L13,5,B5_N0,PIN_A5,,,,,,
PK[6],Input,PIN_J13,5,B5_N0,PIN_M9,,,,,,
RE_L,Input,PIN_M10,3,B3_N0,PIN_A4,,,,,,
WE_L,Input,PIN_M11,3,B3_N0,PIN_M1,,,,,,
