Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 22 17:42:55 2018
| Host         : MACCHI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mse_mandelbrot_timing_summary_routed.rpt -rpx mse_mandelbrot_timing_summary_routed.rpx -warn_on_violation
| Design       : mse_mandelbrot
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.096        0.000                      0                 5802        0.104        0.000                      0                 5802        1.747        0.000                       0                   813  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                 ------------         ----------      --------------
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC  {0.000 5.000}        10.000          100.000         
  ClkHdmixC_clk_vga_hdmi_1024x600                                     {0.000 1.951}        3.902           256.250         
  ClkVgaxC_clk_vga_hdmi_1024x600                                      {0.000 9.756}        19.512          51.250          
  clkfbout_clk_vga_hdmi_1024x600                                      {0.000 5.000}        10.000          100.000         
clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC                 {0.000 5.000}        10.000          100.000         
  ClkMandelxC_clk_mandelbrot                                          {0.000 5.000}        10.000          100.000         
  clkfbout_clk_mandelbrot                                             {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixC_clk_vga_hdmi_1024x600                                                                                                                                                                                       1.747        0.000                       0                    10  
  ClkVgaxC_clk_vga_hdmi_1024x600                                            1.635        0.000                      0                 2418        0.219        0.000                      0                 2418        9.256        0.000                       0                   236  
  clkfbout_clk_vga_hdmi_1024x600                                                                                                                                                                                        7.845        0.000                       0                     3  
clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC                                                                                                                                                                   3.000        0.000                       0                     1  
  ClkMandelxC_clk_mandelbrot                                                1.096        0.000                      0                 3384        0.104        0.000                      0                 3384        4.500        0.000                       0                   558  
  clkfbout_clk_mandelbrot                                                                                                                                                                                               7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                             7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
  To Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixC_clk_vga_hdmi_1024x600
  To Clock:  ClkHdmixC_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 1.951 }
Period(ns):         3.902
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.902       1.747      BUFGCTRL_X0Y1    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y140    HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y139    HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y136    HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y135    HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y134    HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y133    HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y148    HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y147    HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.902       2.653      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.902       209.458    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxC_clk_vga_hdmi_1024x600
  To Clock:  ClkVgaxC_clk_vga_hdmi_1024x600

Setup :            0  Failing Endpoints,  Worst Slack        1.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        17.655ns  (logic 5.998ns (33.973%)  route 11.657ns (66.027%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.214 - 19.512 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.873     1.873    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.745 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.810    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.235 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.272     7.508    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_22[0]
    SLICE_X42Y134        LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.632    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X42Y134        MUXF7 (Prop_muxf7_I0_O)      0.241     7.873 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           2.075     9.947    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X100Y135       LUT6 (Prop_lut6_I5_O)        0.298    10.245 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=9, routed)           2.032    12.277    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X156Y135       LUT3 (Prop_lut3_I0_O)        0.124    12.401 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=5, routed)           0.504    12.905    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X157Y135       LUT5 (Prop_lut5_I3_O)        0.150    13.055 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=12, routed)          1.028    14.083    HdmixI/VgaxI/VgaControlerxI/spo[20]
    SLICE_X159Y133       LUT4 (Prop_lut4_I2_O)        0.354    14.437 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_13__1/O
                         net (fo=1, routed)           0.575    15.012    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_13__1_n_0
    SLICE_X159Y134       LUT6 (Prop_lut6_I4_O)        0.326    15.338 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_4__1/O
                         net (fo=18, routed)          0.626    15.964    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_6
    SLICE_X157Y133       LUT6 (Prop_lut6_I4_O)        0.124    16.088 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_5__1/O
                         net (fo=5, routed)           0.708    16.796    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_5__1_n_0
    SLICE_X157Y133       LUT6 (Prop_lut6_I2_O)        0.124    16.920 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_9__1/O
                         net (fo=6, routed)           0.893    17.812    HdmixI/VgaxI/VgaControlerxI/VgaToHdmixI/TmdsEncoderC2xI/DataWordDisparityxD__35[1]
    SLICE_X158Y132       LUT2 (Prop_lut2_I1_O)        0.148    17.960 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=3, routed)           0.468    18.428    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1_n_0
    SLICE_X158Y132       LUT3 (Prop_lut3_I2_O)        0.357    18.785 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_3__1/O
                         net (fo=1, routed)           0.412    19.197    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_3__1_n_0
    SLICE_X157Y131       LUT6 (Prop_lut6_I2_O)        0.331    19.528 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_1__1/O
                         net (fo=1, routed)           0.000    19.528    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]_0[2]
    SLICE_X157Y131       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.701    21.214    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCO
    SLICE_X157Y131       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/C
                         clock pessimism              0.003    21.217    
                         clock uncertainty           -0.082    21.135    
    SLICE_X157Y131       FDRE (Setup_fdre_C_D)        0.029    21.164    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         21.164    
                         arrival time                         -19.528    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        17.169ns  (logic 5.762ns (33.560%)  route 11.407ns (66.440%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 21.216 - 19.512 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.873     1.873    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.745 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.810    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.235 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.272     7.508    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_22[0]
    SLICE_X42Y134        LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.632    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X42Y134        MUXF7 (Prop_muxf7_I0_O)      0.241     7.873 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           2.075     9.947    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X100Y135       LUT6 (Prop_lut6_I5_O)        0.298    10.245 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=9, routed)           2.032    12.277    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X156Y135       LUT3 (Prop_lut3_I0_O)        0.124    12.401 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=5, routed)           0.504    12.905    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X157Y135       LUT5 (Prop_lut5_I3_O)        0.150    13.055 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=12, routed)          1.028    14.083    HdmixI/VgaxI/VgaControlerxI/spo[20]
    SLICE_X159Y133       LUT4 (Prop_lut4_I2_O)        0.354    14.437 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_13__1/O
                         net (fo=1, routed)           0.575    15.012    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_13__1_n_0
    SLICE_X159Y134       LUT6 (Prop_lut6_I4_O)        0.326    15.338 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_4__1/O
                         net (fo=18, routed)          0.626    15.964    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_6
    SLICE_X157Y133       LUT6 (Prop_lut6_I4_O)        0.124    16.088 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_5__1/O
                         net (fo=5, routed)           0.708    16.796    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_5__1_n_0
    SLICE_X157Y133       LUT6 (Prop_lut6_I2_O)        0.124    16.920 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_9__1/O
                         net (fo=6, routed)           0.893    17.812    HdmixI/VgaxI/VgaControlerxI/VgaToHdmixI/TmdsEncoderC2xI/DataWordDisparityxD__35[1]
    SLICE_X158Y132       LUT2 (Prop_lut2_I1_O)        0.148    17.960 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=3, routed)           0.468    18.428    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1_n_0
    SLICE_X158Y132       LUT5 (Prop_lut5_I0_O)        0.328    18.756 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_3__1/O
                         net (fo=1, routed)           0.162    18.918    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_3__1_n_0
    SLICE_X158Y132       LUT5 (Prop_lut5_I1_O)        0.124    19.042 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_1__1/O
                         net (fo=1, routed)           0.000    19.042    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]_0[3]
    SLICE_X158Y132       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.703    21.216    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCO
    SLICE_X158Y132       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/C
                         clock pessimism              0.003    21.219    
                         clock uncertainty           -0.082    21.137    
    SLICE_X158Y132       FDRE (Setup_fdre_C_D)        0.081    21.218    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                         -19.042    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.954ns  (logic 5.181ns (30.560%)  route 11.773ns (69.440%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 21.224 - 19.512 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.669     1.669    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y34         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y34         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.541 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.607    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y35         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.032 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.539     7.571    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_15[0]
    SLICE_X42Y145        LUT6 (Prop_lut6_I3_O)        0.124     7.695 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.695    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3_n_0
    SLICE_X42Y145        MUXF7 (Prop_muxf7_I0_O)      0.209     7.904 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           2.238    10.142    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X104Y135       LUT6 (Prop_lut6_I5_O)        0.297    10.439 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=20, routed)          2.100    12.539    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X159Y136       LUT6 (Prop_lut6_I5_O)        0.124    12.663 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=9, routed)           0.691    13.354    HdmixI/VgaxI/VgaControlerxI/spo[1]
    SLICE_X161Y137       LUT2 (Prop_lut2_I1_O)        0.152    13.506 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_12/O
                         net (fo=1, routed)           0.817    14.323    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_12_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I3_O)        0.332    14.655 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_4/O
                         net (fo=18, routed)          0.370    15.025    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_0
    SLICE_X160Y138       LUT6 (Prop_lut6_I0_O)        0.124    15.149 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_3/O
                         net (fo=6, routed)           0.840    15.989    HdmixI/VgaxI/VgaControlerxI/DataWord7xD
    SLICE_X160Y139       LUT6 (Prop_lut6_I4_O)        0.124    16.113 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_9/O
                         net (fo=1, routed)           0.433    16.546    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg
    SLICE_X160Y139       LUT5 (Prop_lut5_I0_O)        0.124    16.670 r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[3]_i_5/O
                         net (fo=6, routed)           0.669    17.339    HdmixI/VgaxI/VgaControlerxI/DcBiasxD14_out
    SLICE_X160Y139       LUT3 (Prop_lut3_I1_O)        0.124    17.463 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=9, routed)           0.628    18.090    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_2
    SLICE_X162Y139       LUT3 (Prop_lut3_I1_O)        0.150    18.240 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=1, routed)           0.383    18.623    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg_2
    SLICE_X162Y140       FDSE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.711    21.224    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCO
    SLICE_X162Y140       FDSE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/C
                         clock pessimism             -0.005    21.219    
                         clock uncertainty           -0.082    21.137    
    SLICE_X162Y140       FDSE (Setup_fdse_C_D)       -0.269    20.868    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]
  -------------------------------------------------------------------
                         required time                         20.868    
                         arrival time                         -18.623    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.999ns  (logic 5.638ns (33.166%)  route 11.361ns (66.834%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 21.216 - 19.512 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.873     1.873    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.745 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.810    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.235 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.272     7.508    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_22[0]
    SLICE_X42Y134        LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.632    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X42Y134        MUXF7 (Prop_muxf7_I0_O)      0.241     7.873 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           2.075     9.947    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X100Y135       LUT6 (Prop_lut6_I5_O)        0.298    10.245 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=9, routed)           2.032    12.277    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X156Y135       LUT3 (Prop_lut3_I0_O)        0.124    12.401 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=5, routed)           0.504    12.905    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X157Y135       LUT5 (Prop_lut5_I3_O)        0.150    13.055 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=12, routed)          1.028    14.083    HdmixI/VgaxI/VgaControlerxI/spo[20]
    SLICE_X159Y133       LUT4 (Prop_lut4_I2_O)        0.354    14.437 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_13__1/O
                         net (fo=1, routed)           0.575    15.012    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_13__1_n_0
    SLICE_X159Y134       LUT6 (Prop_lut6_I4_O)        0.326    15.338 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_4__1/O
                         net (fo=18, routed)          0.626    15.964    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_6
    SLICE_X157Y133       LUT6 (Prop_lut6_I4_O)        0.124    16.088 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_5__1/O
                         net (fo=5, routed)           0.708    16.796    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_5__1_n_0
    SLICE_X157Y133       LUT6 (Prop_lut6_I2_O)        0.124    16.920 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_9__1/O
                         net (fo=6, routed)           0.893    17.812    HdmixI/VgaxI/VgaControlerxI/VgaToHdmixI/TmdsEncoderC2xI/DataWordDisparityxD__35[1]
    SLICE_X158Y132       LUT2 (Prop_lut2_I1_O)        0.148    17.960 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=3, routed)           0.584    18.544    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1_n_0
    SLICE_X156Y132       LUT6 (Prop_lut6_I0_O)        0.328    18.872 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_1__1/O
                         net (fo=1, routed)           0.000    18.872    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]_0[1]
    SLICE_X156Y132       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.703    21.216    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCO
    SLICE_X156Y132       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/C
                         clock pessimism              0.003    21.219    
                         clock uncertainty           -0.082    21.137    
    SLICE_X156Y132       FDRE (Setup_fdre_C_D)        0.031    21.168    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]
  -------------------------------------------------------------------
                         required time                         21.168    
                         arrival time                         -18.872    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.922ns  (logic 5.148ns (30.421%)  route 11.774ns (69.579%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 21.224 - 19.512 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.669     1.669    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y34         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y34         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.541 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.607    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y35         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.032 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.539     7.571    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_15[0]
    SLICE_X42Y145        LUT6 (Prop_lut6_I3_O)        0.124     7.695 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.695    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3_n_0
    SLICE_X42Y145        MUXF7 (Prop_muxf7_I0_O)      0.209     7.904 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           2.238    10.142    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X104Y135       LUT6 (Prop_lut6_I5_O)        0.297    10.439 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=20, routed)          2.100    12.539    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X159Y136       LUT6 (Prop_lut6_I5_O)        0.124    12.663 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=9, routed)           0.691    13.354    HdmixI/VgaxI/VgaControlerxI/spo[1]
    SLICE_X161Y137       LUT2 (Prop_lut2_I1_O)        0.152    13.506 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_12/O
                         net (fo=1, routed)           0.817    14.323    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_12_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I3_O)        0.332    14.655 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_4/O
                         net (fo=18, routed)          0.370    15.025    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_0
    SLICE_X160Y138       LUT6 (Prop_lut6_I0_O)        0.124    15.149 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_3/O
                         net (fo=6, routed)           0.840    15.989    HdmixI/VgaxI/VgaControlerxI/DataWord7xD
    SLICE_X160Y139       LUT6 (Prop_lut6_I4_O)        0.124    16.113 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_9/O
                         net (fo=1, routed)           0.433    16.546    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg
    SLICE_X160Y139       LUT5 (Prop_lut5_I0_O)        0.124    16.670 r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[3]_i_5/O
                         net (fo=6, routed)           0.669    17.339    HdmixI/VgaxI/VgaControlerxI/DcBiasxD14_out
    SLICE_X160Y139       LUT3 (Prop_lut3_I1_O)        0.124    17.463 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=9, routed)           0.488    17.951    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_2
    SLICE_X162Y138       LUT5 (Prop_lut5_I0_O)        0.117    18.068 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[4]_i_1/O
                         net (fo=1, routed)           0.524    18.592    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg_1[1]
    SLICE_X162Y139       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.711    21.224    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCO
    SLICE_X162Y139       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
                         clock pessimism             -0.005    21.219    
                         clock uncertainty           -0.082    21.137    
    SLICE_X162Y139       FDRE (Setup_fdre_C_D)       -0.240    20.897    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]
  -------------------------------------------------------------------
                         required time                         20.897    
                         arrival time                         -18.592    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        17.138ns  (logic 5.621ns (32.798%)  route 11.517ns (67.202%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=4 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 21.222 - 19.512 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.669     1.669    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y34         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y34         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.541 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.607    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y35         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.032 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.539     7.571    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_15[0]
    SLICE_X42Y145        LUT6 (Prop_lut6_I3_O)        0.124     7.695 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.695    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3_n_0
    SLICE_X42Y145        MUXF7 (Prop_muxf7_I0_O)      0.209     7.904 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           2.238    10.142    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X104Y135       LUT6 (Prop_lut6_I5_O)        0.297    10.439 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=20, routed)          2.100    12.539    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X159Y136       LUT6 (Prop_lut6_I5_O)        0.124    12.663 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=9, routed)           0.691    13.354    HdmixI/VgaxI/VgaControlerxI/spo[1]
    SLICE_X161Y137       LUT2 (Prop_lut2_I1_O)        0.152    13.506 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_12/O
                         net (fo=1, routed)           0.817    14.323    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_12_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I3_O)        0.332    14.655 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_4/O
                         net (fo=18, routed)          0.694    15.349    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_0
    SLICE_X161Y138       LUT5 (Prop_lut5_I0_O)        0.124    15.473 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_10/O
                         net (fo=5, routed)           0.437    15.910    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_10_n_0
    SLICE_X161Y139       LUT5 (Prop_lut5_I3_O)        0.124    16.034 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_3/O
                         net (fo=5, routed)           0.680    16.714    HdmixI/VgaxI/VgaControlerxI/VgaToHdmixI/TmdsEncoderC0xI/DataWordDisparityxD__35[0]
    SLICE_X160Y139       LUT3 (Prop_lut3_I2_O)        0.152    16.866 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=3, routed)           0.685    17.551    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3_n_0
    SLICE_X158Y139       LUT5 (Prop_lut5_I2_O)        0.355    17.906 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_4/O
                         net (fo=1, routed)           0.571    18.477    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_4_n_0
    SLICE_X157Y139       LUT5 (Prop_lut5_I1_O)        0.331    18.808 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_2/O
                         net (fo=1, routed)           0.000    18.808    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/D[3]
    SLICE_X157Y139       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.709    21.222    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCO
    SLICE_X157Y139       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
                         clock pessimism             -0.005    21.217    
                         clock uncertainty           -0.082    21.135    
    SLICE_X157Y139       FDRE (Setup_fdre_C_D)        0.029    21.164    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         21.164    
                         arrival time                         -18.808    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.821ns  (logic 5.534ns (32.899%)  route 11.287ns (67.101%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 21.220 - 19.512 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.873     1.873    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.745 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.810    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.235 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.272     7.508    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_22[0]
    SLICE_X42Y134        LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.632    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X42Y134        MUXF7 (Prop_muxf7_I0_O)      0.241     7.873 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           2.075     9.947    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X100Y135       LUT6 (Prop_lut6_I5_O)        0.298    10.245 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=9, routed)           2.032    12.277    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X156Y135       LUT3 (Prop_lut3_I0_O)        0.124    12.401 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=5, routed)           0.504    12.905    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X157Y135       LUT5 (Prop_lut5_I3_O)        0.150    13.055 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=12, routed)          1.028    14.083    HdmixI/VgaxI/VgaControlerxI/spo[20]
    SLICE_X159Y133       LUT4 (Prop_lut4_I2_O)        0.354    14.437 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_13__1/O
                         net (fo=1, routed)           0.575    15.012    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_13__1_n_0
    SLICE_X159Y134       LUT6 (Prop_lut6_I4_O)        0.326    15.338 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_4__1/O
                         net (fo=18, routed)          0.573    15.910    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_6
    SLICE_X158Y134       LUT6 (Prop_lut6_I0_O)        0.124    16.034 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_3__1/O
                         net (fo=6, routed)           0.761    16.795    HdmixI/VgaxI/VgaControlerxI/VgaToHdmixI/TmdsEncoderC2xI/DataWordxD__24[7]
    SLICE_X156Y133       LUT6 (Prop_lut6_I4_O)        0.124    16.919 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_8__1/O
                         net (fo=1, routed)           0.158    17.077    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/VidOnxS_reg
    SLICE_X156Y133       LUT5 (Prop_lut5_I0_O)        0.124    17.201 r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[3]_i_4__1/O
                         net (fo=6, routed)           0.461    17.663    HdmixI/VgaxI/VgaControlerxI/DcBiasxD14_out_3
    SLICE_X158Y133       LUT3 (Prop_lut3_I1_O)        0.124    17.787 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2__1/O
                         net (fo=9, routed)           0.783    18.570    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_8
    SLICE_X160Y134       LUT2 (Prop_lut2_I0_O)        0.124    18.694 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[1]_i_1__1/O
                         net (fo=1, routed)           0.000    18.694    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/VidOnxS_reg_4
    SLICE_X160Y134       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.707    21.220    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCO
    SLICE_X160Y134       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[1]/C
                         clock pessimism              0.003    21.223    
                         clock uncertainty           -0.082    21.141    
    SLICE_X160Y134       FDRE (Setup_fdre_C_D)        0.029    21.170    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[1]
  -------------------------------------------------------------------
                         required time                         21.170    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.810ns  (logic 5.534ns (32.921%)  route 11.276ns (67.079%))
  Logic Levels:           13  (LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 21.220 - 19.512 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.873     1.873    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.745 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.810    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.235 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.272     7.508    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_22[0]
    SLICE_X42Y134        LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.632    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X42Y134        MUXF7 (Prop_muxf7_I0_O)      0.241     7.873 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           2.075     9.947    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X100Y135       LUT6 (Prop_lut6_I5_O)        0.298    10.245 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=9, routed)           2.032    12.277    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X156Y135       LUT3 (Prop_lut3_I0_O)        0.124    12.401 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=5, routed)           0.504    12.905    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X157Y135       LUT5 (Prop_lut5_I3_O)        0.150    13.055 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=12, routed)          1.028    14.083    HdmixI/VgaxI/VgaControlerxI/spo[20]
    SLICE_X159Y133       LUT4 (Prop_lut4_I2_O)        0.354    14.437 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_13__1/O
                         net (fo=1, routed)           0.575    15.012    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_13__1_n_0
    SLICE_X159Y134       LUT6 (Prop_lut6_I4_O)        0.326    15.338 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_4__1/O
                         net (fo=18, routed)          0.573    15.910    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_6
    SLICE_X158Y134       LUT6 (Prop_lut6_I0_O)        0.124    16.034 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_3__1/O
                         net (fo=6, routed)           0.761    16.795    HdmixI/VgaxI/VgaControlerxI/VgaToHdmixI/TmdsEncoderC2xI/DataWordxD__24[7]
    SLICE_X156Y133       LUT6 (Prop_lut6_I4_O)        0.124    16.919 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_8__1/O
                         net (fo=1, routed)           0.158    17.077    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/VidOnxS_reg
    SLICE_X156Y133       LUT5 (Prop_lut5_I0_O)        0.124    17.201 r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[3]_i_4__1/O
                         net (fo=6, routed)           0.461    17.663    HdmixI/VgaxI/VgaControlerxI/DcBiasxD14_out_3
    SLICE_X158Y133       LUT3 (Prop_lut3_I1_O)        0.124    17.787 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2__1/O
                         net (fo=9, routed)           0.772    18.559    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_8
    SLICE_X160Y134       LUT3 (Prop_lut3_I0_O)        0.124    18.683 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[4]_i_1__1/O
                         net (fo=1, routed)           0.000    18.683    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/VidOnxS_reg_7
    SLICE_X160Y134       FDSE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.707    21.220    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCO
    SLICE_X160Y134       FDSE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[4]/C
                         clock pessimism              0.003    21.223    
                         clock uncertainty           -0.082    21.141    
    SLICE_X160Y134       FDSE (Setup_fdse_C_D)        0.031    21.172    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[4]
  -------------------------------------------------------------------
                         required time                         21.172    
                         arrival time                         -18.683    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.847ns  (logic 5.560ns (33.003%)  route 11.287ns (66.997%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 21.220 - 19.512 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.873     1.873    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.745 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.810    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.235 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.272     7.508    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_22[0]
    SLICE_X42Y134        LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.632    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X42Y134        MUXF7 (Prop_muxf7_I0_O)      0.241     7.873 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           2.075     9.947    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X100Y135       LUT6 (Prop_lut6_I5_O)        0.298    10.245 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=9, routed)           2.032    12.277    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X156Y135       LUT3 (Prop_lut3_I0_O)        0.124    12.401 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=5, routed)           0.504    12.905    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X157Y135       LUT5 (Prop_lut5_I3_O)        0.150    13.055 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=12, routed)          1.028    14.083    HdmixI/VgaxI/VgaControlerxI/spo[20]
    SLICE_X159Y133       LUT4 (Prop_lut4_I2_O)        0.354    14.437 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_13__1/O
                         net (fo=1, routed)           0.575    15.012    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_13__1_n_0
    SLICE_X159Y134       LUT6 (Prop_lut6_I4_O)        0.326    15.338 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_4__1/O
                         net (fo=18, routed)          0.573    15.910    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_6
    SLICE_X158Y134       LUT6 (Prop_lut6_I0_O)        0.124    16.034 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_3__1/O
                         net (fo=6, routed)           0.761    16.795    HdmixI/VgaxI/VgaControlerxI/VgaToHdmixI/TmdsEncoderC2xI/DataWordxD__24[7]
    SLICE_X156Y133       LUT6 (Prop_lut6_I4_O)        0.124    16.919 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_8__1/O
                         net (fo=1, routed)           0.158    17.077    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/VidOnxS_reg
    SLICE_X156Y133       LUT5 (Prop_lut5_I0_O)        0.124    17.201 r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[3]_i_4__1/O
                         net (fo=6, routed)           0.461    17.663    HdmixI/VgaxI/VgaControlerxI/DcBiasxD14_out_3
    SLICE_X158Y133       LUT3 (Prop_lut3_I1_O)        0.124    17.787 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2__1/O
                         net (fo=9, routed)           0.783    18.570    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_8
    SLICE_X160Y134       LUT2 (Prop_lut2_I0_O)        0.150    18.720 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[2]_i_1__1/O
                         net (fo=1, routed)           0.000    18.720    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/VidOnxS_reg_8
    SLICE_X160Y134       FDSE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.707    21.220    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCO
    SLICE_X160Y134       FDSE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[2]/C
                         clock pessimism              0.003    21.223    
                         clock uncertainty           -0.082    21.141    
    SLICE_X160Y134       FDSE (Setup_fdse_C_D)        0.075    21.216    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[2]
  -------------------------------------------------------------------
                         required time                         21.216    
                         arrival time                         -18.720    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.836ns  (logic 5.560ns (33.025%)  route 11.276ns (66.975%))
  Logic Levels:           13  (LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 21.220 - 19.512 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.873     1.873    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.745 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.810    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.235 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.272     7.508    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_22[0]
    SLICE_X42Y134        LUT6 (Prop_lut6_I1_O)        0.124     7.632 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.632    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X42Y134        MUXF7 (Prop_muxf7_I0_O)      0.241     7.873 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           2.075     9.947    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X100Y135       LUT6 (Prop_lut6_I5_O)        0.298    10.245 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=9, routed)           2.032    12.277    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X156Y135       LUT3 (Prop_lut3_I0_O)        0.124    12.401 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=5, routed)           0.504    12.905    rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X157Y135       LUT5 (Prop_lut5_I3_O)        0.150    13.055 r  rom_portxB.rom_portxI/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=12, routed)          1.028    14.083    HdmixI/VgaxI/VgaControlerxI/spo[20]
    SLICE_X159Y133       LUT4 (Prop_lut4_I2_O)        0.354    14.437 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_13__1/O
                         net (fo=1, routed)           0.575    15.012    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_13__1_n_0
    SLICE_X159Y134       LUT6 (Prop_lut6_I4_O)        0.326    15.338 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_4__1/O
                         net (fo=18, routed)          0.573    15.910    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_6
    SLICE_X158Y134       LUT6 (Prop_lut6_I0_O)        0.124    16.034 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_3__1/O
                         net (fo=6, routed)           0.761    16.795    HdmixI/VgaxI/VgaControlerxI/VgaToHdmixI/TmdsEncoderC2xI/DataWordxD__24[7]
    SLICE_X156Y133       LUT6 (Prop_lut6_I4_O)        0.124    16.919 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_8__1/O
                         net (fo=1, routed)           0.158    17.077    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/VidOnxS_reg
    SLICE_X156Y133       LUT5 (Prop_lut5_I0_O)        0.124    17.201 r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[3]_i_4__1/O
                         net (fo=6, routed)           0.461    17.663    HdmixI/VgaxI/VgaControlerxI/DcBiasxD14_out_3
    SLICE_X158Y133       LUT3 (Prop_lut3_I1_O)        0.124    17.787 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2__1/O
                         net (fo=9, routed)           0.772    18.559    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]_8
    SLICE_X160Y134       LUT5 (Prop_lut5_I0_O)        0.150    18.709 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_1__1/O
                         net (fo=1, routed)           0.000    18.709    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/VidOnxS_reg_6
    SLICE_X160Y134       FDSE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         1.707    21.220    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCO
    SLICE_X160Y134       FDSE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[6]/C
                         clock pessimism              0.003    21.223    
                         clock uncertainty           -0.082    21.141    
    SLICE_X160Y134       FDSE (Setup_fdse_C_D)        0.075    21.216    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[6]
  -------------------------------------------------------------------
                         required time                         21.216    
                         arrival time                         -18.709    
  -------------------------------------------------------------------
                         slack                                  2.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.241%)  route 0.295ns (69.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.585     0.585    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X107Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDCE (Prop_fdce_C_Q)         0.128     0.713 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]/Q
                         net (fo=136, routed)         0.295     1.008    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X6Y27         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.893     0.893    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y27         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.659    
    RAMB36_X6Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.130     0.789    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.289%)  route 0.324ns (71.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.585     0.585    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X107Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDCE (Prop_fdce_C_Q)         0.128     0.713 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/Q
                         net (fo=138, routed)         0.324     1.037    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X6Y27         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.893     0.893    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y27         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.659    
    RAMB36_X6Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.129     0.788    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/D2
                            (rising edge-triggered cell OSERDESE2 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.989%)  route 0.180ns (56.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.644     0.644    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCO
    SLICE_X163Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]/Q
                         net (fo=1, routed)           0.180     0.964    HdmixI/VgaToHdmixI/SerializerChannel1xI/TmdsDataxDI[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/D2
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.912     0.912    HdmixI/VgaToHdmixI/SerializerChannel1xI/ClkVgaxCO
    OLOGIC_X1Y136        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLKDIV
                         clock pessimism             -0.234     0.678    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.697    HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/D4
                            (rising edge-triggered cell OSERDESE2 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.989%)  route 0.180ns (56.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.644     0.644    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCO
    SLICE_X163Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[3]/Q
                         net (fo=1, routed)           0.180     0.964    HdmixI/VgaToHdmixI/SerializerChannel1xI/TmdsDataxDI[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/D4
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.912     0.912    HdmixI/VgaToHdmixI/SerializerChannel1xI/ClkVgaxCO
    OLOGIC_X1Y136        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLKDIV
                         clock pessimism             -0.234     0.678    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.697    HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.475%)  route 0.183ns (49.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.589     0.589    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X111Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.141     0.730 r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/Q
                         net (fo=86, routed)          0.183     0.912    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]
    SLICE_X111Y138       LUT6 (Prop_lut6_I5_O)        0.045     0.957 r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_i_1/O
                         net (fo=1, routed)           0.000     0.957    HdmixI/VgaxI/VgaControlerxI/VidOnxS_i_1_n_0
    SLICE_X111Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.860     0.860    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X111Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                         clock pessimism             -0.271     0.589    
    SLICE_X111Y138       FDCE (Hold_fdce_C_D)         0.092     0.681    HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.270%)  route 0.218ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.585     0.585    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X107Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDCE (Prop_fdce_C_Q)         0.141     0.726 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=197, routed)         0.218     0.944    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X104Y137       FDRE                                         r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.856     0.856    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X104Y137       FDRE                                         r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism             -0.255     0.601    
    SLICE_X104Y137       FDRE (Hold_fdre_C_D)         0.059     0.660    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.293%)  route 0.191ns (50.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.587     0.587    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X109Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y136       FDCE (Prop_fdce_C_Q)         0.141     0.728 f  HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/Q
                         net (fo=7, routed)           0.191     0.919    HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[0]
    SLICE_X109Y136       LUT3 (Prop_lut3_I2_O)        0.045     0.964 r  HdmixI/VgaxI/VgaControlerxI/HCountxD[0]_i_1/O
                         net (fo=1, routed)           0.000     0.964    HdmixI/VgaxI/VgaControlerxI/HCountxD[0]
    SLICE_X109Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.857     0.857    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X109Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
                         clock pessimism             -0.270     0.587    
    SLICE_X109Y136       FDCE (Hold_fdce_C_D)         0.091     0.678    HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.585     0.585    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X107Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDCE (Prop_fdce_C_Q)         0.141     0.726 f  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=139, routed)         0.193     0.918    HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[12]_0[0]
    SLICE_X107Y136       LUT2 (Prop_lut2_I1_O)        0.045     0.963 r  HdmixI/VgaxI/VgaControlerxI/VCountxD[0]_i_1/O
                         net (fo=1, routed)           0.000     0.963    HdmixI/VgaxI/VgaControlerxI/VCountxD[0]_i_1_n_0
    SLICE_X107Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.855     0.855    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X107Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                         clock pessimism             -0.270     0.585    
    SLICE_X107Y136       FDCE (Hold_fdce_C_D)         0.091     0.676    HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.290%)  route 0.417ns (74.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.585     0.585    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X107Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDCE (Prop_fdce_C_Q)         0.141     0.726 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=139, routed)         0.417     1.142    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X6Y27         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.893     0.893    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y27         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.659    
    RAMB36_X6Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.842    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/D8
                            (rising edge-triggered cell OSERDESE2 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.117%)  route 0.183ns (58.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.644     0.644    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCO
    SLICE_X163Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[7]/Q
                         net (fo=1, routed)           0.183     0.955    HdmixI/VgaToHdmixI/SerializerChannel1xI/TmdsDataxDI[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/D8
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=234, routed)         0.912     0.912    HdmixI/VgaToHdmixI/SerializerChannel1xI/ClkVgaxCO
    OLOGIC_X1Y136        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLKDIV
                         clock pessimism             -0.234     0.678    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     0.644    HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 9.756 }
Period(ns):         19.512
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X5Y28     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X1Y21     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X3Y17     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X5Y27     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X0Y26     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X4Y35     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X1Y30     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X2Y16     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X3Y23     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X5Y29     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.512      193.848    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X72Y130    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_328_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X103Y147   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X104Y137   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X157Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X158Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X158Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X157Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         9.756       9.256      SLICE_X162Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         9.756       9.256      SLICE_X162Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X103Y147   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X104Y147   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X104Y137   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X87Y130    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X81Y134    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         9.756       9.256      SLICE_X162Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         9.756       9.256      SLICE_X162Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         9.756       9.256      SLICE_X160Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_1024x600
  To Clock:  clkfbout_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
  To Clock:  clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkMandelxC_clk_mandelbrot
  To Clock:  ClkMandelxC_clk_mandelbrot

Setup :            0  Failing Endpoints,  Worst Slack        1.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxC_clk_mandelbrot rise@10.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 0.518ns (6.157%)  route 7.896ns (93.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.661    -2.633    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X98Y131        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y131        FDRE (Prop_fdre_C_Q)         0.518    -2.115 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[5]/Q
                         net (fo=253, routed)         7.896     5.781    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y12         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     3.488 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     5.211    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.302 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.752     7.055    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.411     7.466    
                         clock uncertainty           -0.074     7.392    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.877    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxC_clk_mandelbrot rise@10.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 0.518ns (6.257%)  route 7.761ns (93.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.007ns = ( 6.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.630ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.664    -2.630    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X98Y133        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y133        FDRE (Prop_fdre_C_Q)         0.518    -2.112 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[2]/Q
                         net (fo=133, routed)         7.761     5.649    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y28         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     3.488 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     5.211    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.302 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.691     6.993    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.411     7.405    
                         clock uncertainty           -0.074     7.330    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.764    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.764    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxC_clk_mandelbrot rise@10.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 0.518ns (6.202%)  route 7.834ns (93.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 7.050 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.661    -2.633    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X98Y131        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y131        FDRE (Prop_fdre_C_Q)         0.518    -2.115 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[5]/Q
                         net (fo=253, routed)         7.834     5.719    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y13         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     3.488 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     5.211    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.302 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.747     7.050    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.411     7.461    
                         clock uncertainty           -0.074     7.387    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.872    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.872    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxC_clk_mandelbrot rise@10.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 0.518ns (6.328%)  route 7.668ns (93.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 6.888 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.661    -2.633    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X98Y131        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y131        FDRE (Prop_fdre_C_Q)         0.518    -2.115 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[5]/Q
                         net (fo=253, routed)         7.668     5.553    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y26         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     3.488 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     5.211    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.302 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.586     6.888    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.411     7.300    
                         clock uncertainty           -0.074     7.225    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.710    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxC_clk_mandelbrot rise@10.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 0.518ns (6.294%)  route 7.713ns (93.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.012ns = ( 6.988 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.630ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.664    -2.630    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X98Y133        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y133        FDRE (Prop_fdre_C_Q)         0.518    -2.112 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/Q
                         net (fo=129, routed)         7.713     5.601    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y22         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     3.488 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     5.211    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.302 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.686     6.988    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.411     7.400    
                         clock uncertainty           -0.074     7.325    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.759    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.759    
                         arrival time                          -5.601    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxC_clk_mandelbrot rise@10.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 0.518ns (6.294%)  route 7.713ns (93.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.007ns = ( 6.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.630ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.664    -2.630    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X98Y133        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y133        FDRE (Prop_fdre_C_Q)         0.518    -2.112 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/Q
                         net (fo=129, routed)         7.713     5.601    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y20         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     3.488 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     5.211    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.302 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.691     6.993    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.411     7.405    
                         clock uncertainty           -0.074     7.330    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.764    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.764    
                         arrival time                          -5.601    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxC_clk_mandelbrot rise@10.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.408ns  (logic 0.518ns (6.161%)  route 7.890ns (93.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 7.148 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.661    -2.633    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X98Y131        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y131        FDRE (Prop_fdre_C_Q)         0.518    -2.115 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[5]/Q
                         net (fo=253, routed)         7.890     5.775    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y15         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     3.488 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     5.211    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.302 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.845     7.148    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.411     7.559    
                         clock uncertainty           -0.074     7.485    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.970    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.970    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxC_clk_mandelbrot rise@10.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.006ns  (logic 0.456ns (5.696%)  route 7.550ns (94.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.002ns = ( 6.998 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.632ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.662    -2.632    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X93Y134        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y134        FDCE (Prop_fdce_C_Q)         0.456    -2.176 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/Q
                         net (fo=21, routed)          7.550     5.374    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y29         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     3.488 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     5.211    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.302 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.696     6.998    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.411     7.410    
                         clock uncertainty           -0.074     7.335    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     6.598    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxC_clk_mandelbrot rise@10.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 0.518ns (6.490%)  route 7.464ns (93.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.018ns = ( 6.982 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.632ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.662    -2.632    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X94Y134        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y134        FDCE (Prop_fdce_C_Q)         0.518    -2.114 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]/Q
                         net (fo=23, routed)          7.464     5.350    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y24         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     3.488 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     5.211    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.302 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.680     6.982    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.411     7.394    
                         clock uncertainty           -0.074     7.319    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     6.582    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.582    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxC_clk_mandelbrot rise@10.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 0.518ns (6.310%)  route 7.691ns (93.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 7.048 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.661    -2.633    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X98Y131        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y131        FDRE (Prop_fdre_C_Q)         0.518    -2.115 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[0]/Q
                         net (fo=133, routed)         7.691     5.576    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y15         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     3.488 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     5.211    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.302 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         1.745     7.048    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.411     7.459    
                         clock uncertainty           -0.074     7.385    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.819    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.819    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  1.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_tab_screen_s_reg[1][8]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxC_clk_mandelbrot rise@0.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.400ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.576    -0.967    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X99Y133        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_tab_screen_s_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y133        FDCE (Prop_fdce_C_Q)         0.141    -0.826 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_tab_screen_s_reg[1][8]/Q
                         net (fo=1, routed)           0.052    -0.774    mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_tab_screen_s_reg[1]_11[8]
    SLICE_X98Y133        LUT5 (Prop_lut5_I1_O)        0.045    -0.729 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.729    mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_s[8]
    SLICE_X98Y133        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.845    -1.400    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X98Y133        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[8]/C
                         clock pessimism              0.446    -0.954    
    SLICE_X98Y133        FDRE (Hold_fdre_C_D)         0.121    -0.833    mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[8]
  -------------------------------------------------------------------
                         required time                          0.833    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_tab_screen_s_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxC_clk_mandelbrot rise@0.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    -0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.574    -0.969    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X93Y132        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_tab_screen_s_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.828 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_tab_screen_s_reg[0][3]/Q
                         net (fo=1, routed)           0.054    -0.774    mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_tab_screen_s_reg[0]_6[3]
    SLICE_X92Y132        LUT5 (Prop_lut5_I0_O)        0.045    -0.729 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.729    mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_s[3]
    SLICE_X92Y132        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.842    -1.403    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X92Y132        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[3]/C
                         clock pessimism              0.447    -0.956    
    SLICE_X92Y132        FDRE (Hold_fdre_C_D)         0.121    -0.835    mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxC_clk_mandelbrot rise@0.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.576    -0.967    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X95Y134        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.826 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.770    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s[4]
    SLICE_X95Y134        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.844    -1.401    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X95Y134        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[4]/C
                         clock pessimism              0.434    -0.967    
    SLICE_X95Y134        FDCE (Hold_fdce_C_D)         0.078    -0.889    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[4]
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxC_clk_mandelbrot rise@0.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.576    -0.967    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X95Y134        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.826 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.770    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s[2]
    SLICE_X95Y134        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.844    -1.401    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X95Y134        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[2]/C
                         clock pessimism              0.434    -0.967    
    SLICE_X95Y134        FDCE (Hold_fdce_C_D)         0.076    -0.891    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.891    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxC_clk_mandelbrot rise@0.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.576    -0.967    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X95Y134        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.826 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.770    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s[0]
    SLICE_X95Y134        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.844    -1.401    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X95Y134        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[0]/C
                         clock pessimism              0.434    -0.967    
    SLICE_X95Y134        FDCE (Hold_fdce_C_D)         0.075    -0.892    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.892    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxC_clk_mandelbrot rise@0.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.576    -0.967    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X95Y134        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.826 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.770    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s[1]
    SLICE_X95Y134        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.844    -1.401    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X95Y134        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[1]/C
                         clock pessimism              0.434    -0.967    
    SLICE_X95Y134        FDCE (Hold_fdce_C_D)         0.071    -0.896    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_tab_screen_s_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxC_clk_mandelbrot rise@0.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    -0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.574    -0.969    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X95Y132        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_tab_screen_s_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.828 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_tab_screen_s_reg[0][9]/Q
                         net (fo=1, routed)           0.080    -0.748    mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_tab_screen_s_reg[0]_6[9]
    SLICE_X94Y132        LUT5 (Prop_lut5_I0_O)        0.045    -0.703 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.703    mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_s[9]
    SLICE_X94Y132        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.842    -1.403    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X94Y132        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[9]/C
                         clock pessimism              0.447    -0.956    
    SLICE_X94Y132        FDRE (Hold_fdre_C_D)         0.121    -0.835    mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_tab_screen_s_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxC_clk_mandelbrot rise@0.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    -0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.574    -0.969    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X93Y132        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_tab_screen_s_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.828 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_tab_screen_s_reg[0][7]/Q
                         net (fo=1, routed)           0.089    -0.739    mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_tab_screen_s_reg[0]_6[7]
    SLICE_X92Y132        LUT5 (Prop_lut5_I0_O)        0.045    -0.694 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.694    mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_s[7]
    SLICE_X92Y132        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.842    -1.403    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X92Y132        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[7]/C
                         clock pessimism              0.447    -0.956    
    SLICE_X92Y132        FDRE (Hold_fdre_C_D)         0.121    -0.835    mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_tab_screen_s_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxC_clk_mandelbrot rise@0.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.573    -0.970    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X93Y131        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_tab_screen_s_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.829 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_tab_screen_s_reg[0][0]/Q
                         net (fo=1, routed)           0.091    -0.738    mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_tab_screen_s_reg[0]_6[0]
    SLICE_X92Y131        LUT5 (Prop_lut5_I0_O)        0.045    -0.693 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.693    mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_s[0]
    SLICE_X92Y131        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.841    -1.404    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X92Y131        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[0]/C
                         clock pessimism              0.447    -0.957    
    SLICE_X92Y131        FDRE (Hold_fdre_C_D)         0.121    -0.836    mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_tab_screen_s_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkMandelxC_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxC_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxC_clk_mandelbrot rise@0.000ns - ClkMandelxC_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.400ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.576    -0.967    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X99Y133        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_tab_screen_s_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y133        FDCE (Prop_fdce_C_Q)         0.141    -0.826 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_tab_screen_s_reg[1][4]/Q
                         net (fo=1, routed)           0.091    -0.735    mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_tab_screen_s_reg[1]_11[4]
    SLICE_X98Y133        LUT5 (Prop_lut5_I1_O)        0.045    -0.690 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.690    mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_s[4]
    SLICE_X98Y133        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxC_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    clk_mandelbrotxB.clk_mandelbrotxI/inst/ClkMandelxC_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  clk_mandelbrotxB.clk_mandelbrotxI/inst/clkout1_buf/O
                         net (fo=557, routed)         0.845    -1.400    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkMandelxC
    SLICE_X98Y133        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/C
                         clock pessimism              0.446    -0.954    
    SLICE_X98Y133        FDRE (Hold_fdre_C_D)         0.121    -0.833    mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.833    
                         arrival time                          -0.690    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkMandelxC_clk_mandelbrot
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y28     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y21     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y17     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y27     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y26     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y35     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y30     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y23     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y29     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y137    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y139    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y140    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y140    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y140    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y140    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y141    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y137    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y137    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y138    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y141    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X97Y139    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X93Y141    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y141    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y141    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y141    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y141    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y142    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y142    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y142    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mandelbrot
  To Clock:  clkfbout_clk_mandelbrot

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mandelbrot
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_mandelbrotxB.clk_mandelbrotxI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_mandelbrotxB.clk_mandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxC }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/I



