Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Dec 10 20:29:32 2023
| Host         : afonso-Modern-14-B10MW running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     149         
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (174)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (443)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (174)
--------------------------
 There are 149 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (443)
--------------------------------------------------
 There are 443 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  447          inf        0.000                      0                  447           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           447 Endpoints
Min Delay           447 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/data_path/arith_logic_unit/Z_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.641ns  (logic 1.448ns (11.455%)  route 11.193ns (88.545%))
  Logic Levels:           9  (FDRE=1 LUT2=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE                         0.000     0.000 r  cpu/ctrl_unit/state_reg[1]/C
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/ctrl_unit/state_reg[1]/Q
                         net (fo=53, routed)          1.077     1.533    cpu/ctrl_unit/state[1]
    SLICE_X40Y54         LUT5 (Prop_lut5_I4_O)        0.124     1.657 f  cpu/ctrl_unit/RegFile_i_i_82/O
                         net (fo=14, routed)          0.832     2.489    cpu/data_path/Instruction_Register/gr_result_reg[0]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.613 f  cpu/data_path/Instruction_Register/RegFile_i_i_39/O
                         net (fo=95, routed)          3.171     5.784    memoryAf_wrapper/gr_result_reg[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.124     5.908 f  memoryAf_wrapper/RegFile_i_i_61/O
                         net (fo=4, routed)           1.286     7.194    cpu/ctrl_unit/Z_reg_i_15_0[4]
    SLICE_X39Y55         LUT6 (Prop_lut6_I1_O)        0.124     7.318 r  cpu/ctrl_unit/Z_reg_i_24/O
                         net (fo=1, routed)           0.811     8.129    cpu/ctrl_unit/Z_reg_i_24_n_1
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.253 f  cpu/ctrl_unit/Z_reg_i_15/O
                         net (fo=1, routed)           0.875     9.128    cpu/ctrl_unit/Z_reg_i_15_n_1
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     9.252 f  cpu/ctrl_unit/Z_reg_i_10/O
                         net (fo=1, routed)           1.246    10.498    cpu/ctrl_unit/Z_reg_i_10_n_1
    SLICE_X34Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.622 f  cpu/ctrl_unit/Z_reg_i_6/O
                         net (fo=1, routed)           1.122    11.744    cpu/ctrl_unit/Z_reg_i_6_n_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.124    11.868 r  cpu/ctrl_unit/Z_reg_i_1/O
                         net (fo=1, routed)           0.773    12.641    cpu/data_path/arith_logic_unit/i__carry_i_11_0
    SLICE_X41Y54         LDCE                                         r  cpu/data_path/arith_logic_unit/Z_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.901ns  (logic 4.565ns (41.875%)  route 6.336ns (58.125%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT6=3 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.454 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=15, routed)          1.866     4.320    cpu/data_path/Instruction_Register/doutb_0[5]
    SLICE_X35Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.444 r  cpu/data_path/Instruction_Register/RegFile_i_i_366/O
                         net (fo=1, routed)           0.000     4.444    cpu/data_path/register_bank/regfile/RegFile_i_i_205_0[1]
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.994 r  cpu/data_path/register_bank/regfile/RegFile_i_i_271/CO[3]
                         net (fo=1, routed)           0.000     4.994    cpu/data_path/register_bank/regfile/RegFile_i_i_271_n_1
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.108 r  cpu/data_path/register_bank/regfile/RegFile_i_i_258/CO[3]
                         net (fo=1, routed)           0.000     5.108    cpu/data_path/register_bank/regfile/RegFile_i_i_258_n_1
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.222 r  cpu/data_path/register_bank/regfile/RegFile_i_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.222    cpu/data_path/register_bank/regfile/RegFile_i_i_248_n_1
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  cpu/data_path/register_bank/regfile/RegFile_i_i_242/CO[3]
                         net (fo=1, routed)           0.000     5.336    cpu/data_path/register_bank/regfile/RegFile_i_i_242_n_1
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.450 r  cpu/data_path/register_bank/regfile/RegFile_i_i_238/CO[3]
                         net (fo=1, routed)           0.000     5.450    cpu/data_path/register_bank/regfile/RegFile_i_i_238_n_1
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.564 r  cpu/data_path/register_bank/regfile/C_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.564    cpu/data_path/register_bank/regfile/C_reg_i_12_n_1
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.877 r  cpu/data_path/register_bank/regfile/C_reg_i_6/O[3]
                         net (fo=2, routed)           1.233     7.110    cpu/data_path/register_bank/regfile/C_reg_i_6_n_5
    SLICE_X38Y60         LUT6 (Prop_lut6_I4_O)        0.306     7.416 r  cpu/data_path/register_bank/regfile/V_reg_i_5/O
                         net (fo=1, routed)           0.937     8.353    cpu/data_path/register_bank/regfile/V_reg_i_5_n_1
    SLICE_X38Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.477 r  cpu/data_path/register_bank/regfile/V_reg_i_2/O
                         net (fo=4, routed)           1.615    10.092    cpu/data_path/Instruction_Register/axi_bram_ctrl_0_bram_1[5]
    SLICE_X28Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.216 r  cpu/data_path/Instruction_Register/memoryAf_i_i_14/O
                         net (fo=1, routed)           0.686    10.901    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB18_X1Y20         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.750ns  (logic 1.553ns (14.446%)  route 9.197ns (85.554%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE                         0.000     0.000 r  cpu/ctrl_unit/state_reg[1]/C
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/ctrl_unit/state_reg[1]/Q
                         net (fo=53, routed)          1.077     1.533    cpu/ctrl_unit/state[1]
    SLICE_X40Y54         LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  cpu/ctrl_unit/RegFile_i_i_82/O
                         net (fo=14, routed)          0.832     2.489    cpu/data_path/Instruction_Register/gr_result_reg[0]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  cpu/data_path/Instruction_Register/RegFile_i_i_39/O
                         net (fo=95, routed)          2.805     5.417    memoryAf_wrapper/gr_result_reg[0]
    SLICE_X29Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.569 r  memoryAf_wrapper/RegFile_i_i_80/O
                         net (fo=3, routed)           0.984     6.554    cpu/ctrl_unit/Z_reg_i_15_0[0]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.332     6.886 f  cpu/ctrl_unit/RegFile_i_i_285/O
                         net (fo=1, routed)           0.809     7.694    cpu/ctrl_unit/RegFile_i_i_285_n_1
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.818 f  cpu/ctrl_unit/RegFile_i_i_229/O
                         net (fo=1, routed)           0.907     8.725    cpu/data_path/register_bank/regfile/auxresult_reg[0]_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.849 r  cpu/data_path/register_bank/regfile/RegFile_i_i_79/O
                         net (fo=3, routed)           0.743     9.592    cpu/data_path/Instruction_Register/axi_bram_ctrl_0_bram_1[0]
    SLICE_X29Y52         LUT5 (Prop_lut5_I1_O)        0.117     9.709 r  cpu/data_path/Instruction_Register/RegFile_i_i_32/O
                         net (fo=3, routed)           1.041    10.750    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X1Y23         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.737ns  (logic 1.553ns (14.464%)  route 9.184ns (85.536%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE                         0.000     0.000 r  cpu/ctrl_unit/state_reg[1]/C
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/ctrl_unit/state_reg[1]/Q
                         net (fo=53, routed)          1.077     1.533    cpu/ctrl_unit/state[1]
    SLICE_X40Y54         LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  cpu/ctrl_unit/RegFile_i_i_82/O
                         net (fo=14, routed)          0.832     2.489    cpu/data_path/Instruction_Register/gr_result_reg[0]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  cpu/data_path/Instruction_Register/RegFile_i_i_39/O
                         net (fo=95, routed)          2.805     5.417    memoryAf_wrapper/gr_result_reg[0]
    SLICE_X29Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.569 r  memoryAf_wrapper/RegFile_i_i_80/O
                         net (fo=3, routed)           0.984     6.554    cpu/ctrl_unit/Z_reg_i_15_0[0]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.332     6.886 f  cpu/ctrl_unit/RegFile_i_i_285/O
                         net (fo=1, routed)           0.809     7.694    cpu/ctrl_unit/RegFile_i_i_285_n_1
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.818 f  cpu/ctrl_unit/RegFile_i_i_229/O
                         net (fo=1, routed)           0.907     8.725    cpu/data_path/register_bank/regfile/auxresult_reg[0]_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.849 r  cpu/data_path/register_bank/regfile/RegFile_i_i_79/O
                         net (fo=3, routed)           0.743     9.592    cpu/data_path/Instruction_Register/axi_bram_ctrl_0_bram_1[0]
    SLICE_X29Y52         LUT5 (Prop_lut5_I1_O)        0.117     9.709 r  cpu/data_path/Instruction_Register/RegFile_i_i_32/O
                         net (fo=3, routed)           1.028    10.737    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X1Y22         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.617ns  (logic 4.289ns (40.399%)  route 6.328ns (59.601%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=2 LUT6=1 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.454 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=15, routed)          2.206     4.660    cpu/data_path/register_bank/regfile/doutb_0[5]
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     4.784 r  cpu/data_path/register_bank/regfile/RegFile_i_i_358/O
                         net (fo=1, routed)           0.000     4.784    cpu/data_path/register_bank/regfile/RegFile_i_i_358_n_1
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.334 r  cpu/data_path/register_bank/regfile/RegFile_i_i_269/CO[3]
                         net (fo=1, routed)           0.000     5.334    cpu/data_path/register_bank/regfile/RegFile_i_i_269_n_1
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.556 r  cpu/data_path/register_bank/regfile/RegFile_i_i_255/O[0]
                         net (fo=1, routed)           0.867     6.423    cpu/data_path/register_bank/regfile/RegFile_i_i_255_n_8
    SLICE_X36Y54         LUT5 (Prop_lut5_I0_O)        0.299     6.722 r  cpu/data_path/register_bank/regfile/RegFile_i_i_263/O
                         net (fo=1, routed)           0.000     6.722    cpu/data_path/register_bank/regfile/RegFile_i_i_263_n_1
    SLICE_X36Y54         MUXF7 (Prop_muxf7_I1_O)      0.217     6.939 r  cpu/data_path/register_bank/regfile/RegFile_i_i_188/O
                         net (fo=2, routed)           1.093     8.031    cpu/ctrl_unit/auxresult_reg[8]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.299     8.330 r  cpu/ctrl_unit/RegFile_i_i_69/O
                         net (fo=2, routed)           0.860     9.190    cpu/data_path/Instruction_Register/axi_bram_ctrl_0_bram[4]
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.124     9.314 r  cpu/data_path/Instruction_Register/RegFile_i_i_24/O
                         net (fo=2, routed)           1.302    10.617    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB18_X1Y23         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/gr_result_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.616ns  (logic 1.553ns (14.629%)  route 9.063ns (85.371%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE                         0.000     0.000 r  cpu/ctrl_unit/state_reg[1]/C
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/ctrl_unit/state_reg[1]/Q
                         net (fo=53, routed)          1.077     1.533    cpu/ctrl_unit/state[1]
    SLICE_X40Y54         LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  cpu/ctrl_unit/RegFile_i_i_82/O
                         net (fo=14, routed)          0.832     2.489    cpu/data_path/Instruction_Register/gr_result_reg[0]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  cpu/data_path/Instruction_Register/RegFile_i_i_39/O
                         net (fo=95, routed)          2.805     5.417    memoryAf_wrapper/gr_result_reg[0]
    SLICE_X29Y51         LUT2 (Prop_lut2_I1_O)        0.152     5.569 r  memoryAf_wrapper/RegFile_i_i_80/O
                         net (fo=3, routed)           0.984     6.554    cpu/ctrl_unit/Z_reg_i_15_0[0]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.332     6.886 f  cpu/ctrl_unit/RegFile_i_i_285/O
                         net (fo=1, routed)           0.809     7.694    cpu/ctrl_unit/RegFile_i_i_285_n_1
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.818 f  cpu/ctrl_unit/RegFile_i_i_229/O
                         net (fo=1, routed)           0.907     8.725    cpu/data_path/register_bank/regfile/auxresult_reg[0]_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.849 r  cpu/data_path/register_bank/regfile/RegFile_i_i_79/O
                         net (fo=3, routed)           0.743     9.592    cpu/data_path/Instruction_Register/axi_bram_ctrl_0_bram_1[0]
    SLICE_X29Y52         LUT5 (Prop_lut5_I1_O)        0.117     9.709 r  cpu/data_path/Instruction_Register/RegFile_i_i_32/O
                         net (fo=3, routed)           0.906    10.616    cpu/data_path_n_38
    SLICE_X38Y54         FDRE                                         r  cpu/gr_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.587ns  (logic 4.856ns (45.867%)  route 5.731ns (54.133%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=1 MUXF7=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.454 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=15, routed)          1.868     4.322    cpu/data_path/register_bank/regfile/doutb_0[5]
    SLICE_X33Y53         LUT2 (Prop_lut2_I0_O)        0.124     4.446 r  cpu/data_path/register_bank/regfile/RegFile_i_i_354/O
                         net (fo=1, routed)           0.000     4.446    cpu/data_path/register_bank/regfile/RegFile_i_i_354_n_1
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.996 r  cpu/data_path/register_bank/regfile/RegFile_i_i_266/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/data_path/register_bank/regfile/RegFile_i_i_266_n_1
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/data_path/register_bank/regfile/RegFile_i_i_256/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/data_path/register_bank/regfile/RegFile_i_i_256_n_1
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/data_path/register_bank/regfile/RegFile_i_i_247/CO[3]
                         net (fo=1, routed)           0.000     5.224    cpu/data_path/register_bank/regfile/RegFile_i_i_247_n_1
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.338 r  cpu/data_path/register_bank/regfile/RegFile_i_i_240/CO[3]
                         net (fo=1, routed)           0.000     5.338    cpu/data_path/register_bank/regfile/RegFile_i_i_240_n_1
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.452 r  cpu/data_path/register_bank/regfile/RegFile_i_i_236/CO[3]
                         net (fo=1, routed)           0.000     5.452    cpu/data_path/register_bank/regfile/RegFile_i_i_236_n_1
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.786 r  cpu/data_path/register_bank/regfile/N_reg_i_22/O[1]
                         net (fo=3, routed)           1.219     7.005    cpu/data_path/register_bank/regfile/N_reg_i_35_0[1]
    SLICE_X36Y60         LUT5 (Prop_lut5_I2_O)        0.303     7.308 r  cpu/data_path/register_bank/regfile/RegFile_i_i_233/O
                         net (fo=1, routed)           0.000     7.308    cpu/data_path/register_bank/regfile/RegFile_i_i_233_n_1
    SLICE_X36Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     7.520 r  cpu/data_path/register_bank/regfile/RegFile_i_i_108/O
                         net (fo=2, routed)           0.585     8.104    cpu/ctrl_unit/RegFile_i_i_7
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.299     8.403 r  cpu/ctrl_unit/RegFile_i_i_47/O
                         net (fo=2, routed)           1.316     9.719    cpu/data_path/Instruction_Register/axi_bram_ctrl_0_bram[16]
    SLICE_X30Y57         LUT5 (Prop_lut5_I1_O)        0.124     9.843 r  cpu/data_path/Instruction_Register/RegFile_i_i_7/O
                         net (fo=2, routed)           0.744    10.587    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[25]
    RAMB18_X1Y22         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.520ns  (logic 1.200ns (11.407%)  route 9.320ns (88.593%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE                         0.000     0.000 r  cpu/ctrl_unit/state_reg[1]/C
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/ctrl_unit/state_reg[1]/Q
                         net (fo=53, routed)          1.077     1.533    cpu/ctrl_unit/state[1]
    SLICE_X40Y54         LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  cpu/ctrl_unit/RegFile_i_i_82/O
                         net (fo=14, routed)          0.832     2.489    cpu/data_path/Instruction_Register/gr_result_reg[0]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  cpu/data_path/Instruction_Register/RegFile_i_i_39/O
                         net (fo=95, routed)          3.171     5.784    memoryAf_wrapper/gr_result_reg[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.124     5.908 r  memoryAf_wrapper/RegFile_i_i_61/O
                         net (fo=4, routed)           1.457     7.364    cpu/ctrl_unit/Z_reg_i_15_0[4]
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.488 f  cpu/ctrl_unit/RegFile_i_i_158/O
                         net (fo=1, routed)           0.949     8.437    cpu/ctrl_unit/RegFile_i_i_158_n_1
    SLICE_X39Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.561 r  cpu/ctrl_unit/RegFile_i_i_60/O
                         net (fo=2, routed)           1.143     9.704    cpu/data_path/Instruction_Register/axi_bram_ctrl_0_bram[10]
    SLICE_X26Y56         LUT5 (Prop_lut5_I1_O)        0.124     9.828 r  cpu/data_path/Instruction_Register/RegFile_i_i_17/O
                         net (fo=2, routed)           0.692    10.520    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[15]
    RAMB18_X1Y23         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.451ns  (logic 4.241ns (40.578%)  route 6.210ns (59.422%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.454 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=15, routed)          1.868     4.322    cpu/data_path/register_bank/regfile/doutb_0[5]
    SLICE_X33Y53         LUT2 (Prop_lut2_I0_O)        0.124     4.446 r  cpu/data_path/register_bank/regfile/RegFile_i_i_354/O
                         net (fo=1, routed)           0.000     4.446    cpu/data_path/register_bank/regfile/RegFile_i_i_354_n_1
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.996 r  cpu/data_path/register_bank/regfile/RegFile_i_i_266/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/data_path/register_bank/regfile/RegFile_i_i_266_n_1
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/data_path/register_bank/regfile/RegFile_i_i_256/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/data_path/register_bank/regfile/RegFile_i_i_256_n_1
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/data_path/register_bank/regfile/RegFile_i_i_247/CO[3]
                         net (fo=1, routed)           0.000     5.224    cpu/data_path/register_bank/regfile/RegFile_i_i_247_n_1
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.558 r  cpu/data_path/register_bank/regfile/RegFile_i_i_240/O[1]
                         net (fo=3, routed)           0.706     6.263    cpu/data_path/register_bank/regfile/RegFile_i_i_311_0[0]
    SLICE_X34Y57         LUT6 (Prop_lut6_I5_O)        0.303     6.566 r  cpu/data_path/register_bank/regfile/RegFile_i_i_147/O
                         net (fo=2, routed)           1.235     7.801    cpu/data_path/register_bank/regfile/IR_reg[16]_1
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.925 r  cpu/data_path/register_bank/regfile/RegFile_i_i_57/O
                         net (fo=2, routed)           1.183     9.108    cpu/data_path/Instruction_Register/result[2]
    SLICE_X36Y54         LUT5 (Prop_lut5_I1_O)        0.124     9.232 r  cpu/data_path/Instruction_Register/RegFile_i_i_15/O
                         net (fo=2, routed)           1.219    10.451    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[17]
    RAMB18_X1Y22         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.430ns  (logic 4.451ns (42.674%)  route 5.979ns (57.326%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.454 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=15, routed)          2.206     4.660    cpu/data_path/register_bank/regfile/doutb_0[5]
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     4.784 r  cpu/data_path/register_bank/regfile/RegFile_i_i_358/O
                         net (fo=1, routed)           0.000     4.784    cpu/data_path/register_bank/regfile/RegFile_i_i_358_n_1
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.334 r  cpu/data_path/register_bank/regfile/RegFile_i_i_269/CO[3]
                         net (fo=1, routed)           0.000     5.334    cpu/data_path/register_bank/regfile/RegFile_i_i_269_n_1
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.448 r  cpu/data_path/register_bank/regfile/RegFile_i_i_255/CO[3]
                         net (fo=1, routed)           0.000     5.448    cpu/data_path/register_bank/regfile/RegFile_i_i_255_n_1
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.562 r  cpu/data_path/register_bank/regfile/RegFile_i_i_250/CO[3]
                         net (fo=1, routed)           0.000     5.562    cpu/data_path/register_bank/regfile/RegFile_i_i_250_n_1
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  cpu/data_path/register_bank/regfile/RegFile_i_i_239/CO[3]
                         net (fo=1, routed)           0.000     5.676    cpu/data_path/register_bank/regfile/RegFile_i_i_239_n_1
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  cpu/data_path/register_bank/regfile/RegFile_i_i_235/CO[3]
                         net (fo=1, routed)           0.000     5.790    cpu/data_path/register_bank/regfile/RegFile_i_i_235_n_1
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.103 r  cpu/data_path/register_bank/regfile/N_reg_i_17/O[3]
                         net (fo=1, routed)           1.221     7.324    cpu/ctrl_unit/RegFile_i_i_44_1[1]
    SLICE_X34Y61         LUT6 (Prop_lut6_I3_O)        0.306     7.630 r  cpu/ctrl_unit/RegFile_i_i_98/O
                         net (fo=1, routed)           0.282     7.912    cpu/ctrl_unit/RegFile_i_i_98_n_1
    SLICE_X34Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.036 r  cpu/ctrl_unit/RegFile_i_i_44/O
                         net (fo=3, routed)           1.347     9.383    cpu/data_path/Instruction_Register/axi_bram_ctrl_0_bram[18]
    SLICE_X26Y55         LUT5 (Prop_lut5_I3_O)        0.124     9.507 r  cpu/data_path/Instruction_Register/RegFile_i_i_5/O
                         net (fo=2, routed)           0.923    10.430    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[27]
    RAMB18_X1Y23         RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/data_path/Instruction_Register/ir_16_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/data_path/Instruction_Register/IR_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.146ns (55.176%)  route 0.119ns (44.824%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE                         0.000     0.000 r  cpu/data_path/Instruction_Register/ir_16_reg[5]/C
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cpu/data_path/Instruction_Register/ir_16_reg[5]/Q
                         net (fo=1, routed)           0.119     0.265    cpu/data_path/Instruction_Register/ir_16[5]
    SLICE_X36Y50         FDRE                                         r  cpu/data_path/Instruction_Register/IR_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/Instruction_Register/ir_16_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/data_path/Instruction_Register/IR_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.167ns (59.856%)  route 0.112ns (40.144%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE                         0.000     0.000 r  cpu/data_path/Instruction_Register/ir_16_reg[14]/C
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  cpu/data_path/Instruction_Register/ir_16_reg[14]/Q
                         net (fo=1, routed)           0.112     0.279    cpu/data_path/Instruction_Register/ir_16[14]
    SLICE_X39Y53         FDRE                                         r  cpu/data_path/Instruction_Register/IR_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/Program_Counter/PC_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/data_path/Program_Counter/PC_isr_ret_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.146ns (51.323%)  route 0.138ns (48.677%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE                         0.000     0.000 r  cpu/data_path/Program_Counter/PC_reg[5]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cpu/data_path/Program_Counter/PC_reg[5]/Q
                         net (fo=9, routed)           0.138     0.284    cpu/data_path/Program_Counter/PC_reg[7]_0[5]
    SLICE_X41Y50         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/Instruction_Register/ir_16_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/data_path/Instruction_Register/IR_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.146ns (49.970%)  route 0.146ns (50.030%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE                         0.000     0.000 r  cpu/data_path/Instruction_Register/ir_16_reg[3]/C
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cpu/data_path/Instruction_Register/ir_16_reg[3]/Q
                         net (fo=1, routed)           0.146     0.292    cpu/data_path/Instruction_Register/ir_16[3]
    SLICE_X36Y50         FDRE                                         r  cpu/data_path/Instruction_Register/IR_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cpu/ctrl_unit/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDSE                         0.000     0.000 r  cpu/ctrl_unit/state_reg[0]/C
    SLICE_X41Y53         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  cpu/ctrl_unit/state_reg[0]/Q
                         net (fo=53, routed)          0.118     0.259    cpu/ctrl_unit/state[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.045     0.304 r  cpu/ctrl_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.304    cpu/ctrl_unit/next_state[1]
    SLICE_X40Y53         FDRE                                         r  cpu/ctrl_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button_debounce/counter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Button_debounce/button_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.128ns (41.998%)  route 0.177ns (58.002%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE                         0.000     0.000 r  Button_debounce/counter_reg/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Button_debounce/counter_reg/Q
                         net (fo=6, routed)           0.177     0.305    Button_debounce/button_pressed1
    SLICE_X39Y44         FDRE                                         r  Button_debounce/button_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/Instruction_Register/ir_16_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/data_path/Instruction_Register/IR_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.146ns (46.539%)  route 0.168ns (53.461%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE                         0.000     0.000 r  cpu/data_path/Instruction_Register/ir_16_reg[12]/C
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cpu/data_path/Instruction_Register/ir_16_reg[12]/Q
                         net (fo=1, routed)           0.168     0.314    cpu/data_path/Instruction_Register/ir_16[12]
    SLICE_X39Y52         FDRE                                         r  cpu/data_path/Instruction_Register/IR_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/Instruction_Register/ir_16_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/data_path/Instruction_Register/IR_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.146ns (45.453%)  route 0.175ns (54.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE                         0.000     0.000 r  cpu/data_path/Instruction_Register/ir_16_reg[9]/C
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cpu/data_path/Instruction_Register/ir_16_reg[9]/Q
                         net (fo=1, routed)           0.175     0.321    cpu/data_path/Instruction_Register/ir_16[9]
    SLICE_X39Y52         FDRE                                         r  cpu/data_path/Instruction_Register/IR_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/Instruction_Register/ir_16_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/data_path/Instruction_Register/IR_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.146ns (45.184%)  route 0.177ns (54.816%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE                         0.000     0.000 r  cpu/data_path/Instruction_Register/ir_16_reg[7]/C
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cpu/data_path/Instruction_Register/ir_16_reg[7]/Q
                         net (fo=1, routed)           0.177     0.323    cpu/data_path/Instruction_Register/ir_16[7]
    SLICE_X39Y53         FDRE                                         r  cpu/data_path/Instruction_Register/IR_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/Program_Counter/PC_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/data_path/Program_Counter/PC_isr_ret_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.146ns (45.127%)  route 0.178ns (54.873%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE                         0.000     0.000 r  cpu/data_path/Program_Counter/PC_reg[3]/C
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cpu/data_path/Program_Counter/PC_reg[3]/Q
                         net (fo=9, routed)           0.178     0.324    cpu/data_path/Program_Counter/PC_reg[7]_0[3]
    SLICE_X41Y47         FDRE                                         r  cpu/data_path/Program_Counter/PC_isr_ret_reg[3]/D
  -------------------------------------------------------------------    -------------------





