<def f='llvm/llvm/include/llvm/CodeGen/TargetCallingConv.h' l='111' type='bool llvm::ISD::ArgFlagsTy::isSplit() const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1506' u='c' c='_ZL22processShaderInputArgsRN4llvm15SmallVectorImplINS_3ISD8InputArgEEEjNS_8ArrayRefIS2_EERNS_9BitVectorEPNS_12FunctionTypeEPNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='3679' u='c' c='_ZL10CC_MipsO32jN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateENS_8ArrayRefItEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3282' u='c' c='_ZL27CalculateStackSlotAlignmentN4llvm3EVTES0_NS_3ISD10ArgFlagsTyEj'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZCallingConv.h' l='96' u='c' c='_ZN4llvm23CC_SystemZ_I128IndirectERjRNS_3MVTES2_RNS_11CCValAssign7LocInfoERNS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallingConv.cpp' l='251' u='c' c='_ZL18CC_X86_32_MCUInRegRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
