/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [6:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire [21:0] celloutsig_0_28z;
  wire [19:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  reg [7:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire [15:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  reg [15:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire [7:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [8:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_50z;
  wire [3:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [4:0] celloutsig_0_55z;
  wire [2:0] celloutsig_0_57z;
  wire [7:0] celloutsig_0_58z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_64z;
  wire [12:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire [2:0] celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [28:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [2:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  reg [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [8:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_49z = !(celloutsig_0_24z[2] ? celloutsig_0_8z : celloutsig_0_27z[2]);
  assign celloutsig_0_14z = !(celloutsig_0_12z ? celloutsig_0_10z : celloutsig_0_0z[4]);
  assign celloutsig_0_17z = !(celloutsig_0_12z ? celloutsig_0_12z : celloutsig_0_16z);
  assign celloutsig_0_38z = ~((celloutsig_0_33z | celloutsig_0_27z[1]) & (celloutsig_0_28z[13] | celloutsig_0_10z));
  assign celloutsig_0_46z = ~((celloutsig_0_22z | celloutsig_0_9z[0]) & (celloutsig_0_17z | celloutsig_0_23z));
  assign celloutsig_0_6z = ~((celloutsig_0_1z[2] | celloutsig_0_5z[7]) & (celloutsig_0_1z[1] | celloutsig_0_3z));
  assign celloutsig_0_71z = ~((celloutsig_0_32z | celloutsig_0_1z[4]) & (celloutsig_0_68z[10] | celloutsig_0_30z));
  assign celloutsig_0_12z = ~((celloutsig_0_3z | celloutsig_0_5z[7]) & (celloutsig_0_8z | celloutsig_0_5z[6]));
  assign celloutsig_0_60z = celloutsig_0_57z[0] | celloutsig_0_29z[15];
  assign celloutsig_1_0z = in_data[182] | in_data[112];
  assign celloutsig_0_16z = celloutsig_0_12z | celloutsig_0_13z;
  assign celloutsig_0_25z = celloutsig_0_2z[0] | celloutsig_0_11z[4];
  assign celloutsig_0_30z = celloutsig_0_0z[5] | celloutsig_0_1z[6];
  assign celloutsig_1_10z = celloutsig_1_5z[3] ^ celloutsig_1_1z;
  assign celloutsig_0_13z = celloutsig_0_0z[2] ^ celloutsig_0_11z[0];
  assign celloutsig_0_32z = celloutsig_0_31z[5] ^ celloutsig_0_21z[4];
  assign celloutsig_0_18z = ~(celloutsig_0_12z ^ celloutsig_0_2z[4]);
  assign celloutsig_0_37z = { celloutsig_0_36z[3], celloutsig_0_35z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_24z } + { celloutsig_0_29z[12:3], celloutsig_0_11z, celloutsig_0_30z };
  assign celloutsig_0_44z = celloutsig_0_5z[8:1] + celloutsig_0_37z[13:6];
  assign celloutsig_0_68z = { celloutsig_0_28z[17:13], celloutsig_0_58z } + { celloutsig_0_29z[19:8], celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_9z } + { celloutsig_0_9z[2:1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[72:67] / { 1'h1, in_data[7:3] };
  assign celloutsig_0_41z = celloutsig_0_39z[4:0] / { 1'h1, celloutsig_0_40z[12:9] };
  assign celloutsig_0_2z = in_data[74:70] / { 1'h1, celloutsig_0_0z[3:0] };
  assign celloutsig_0_24z = { celloutsig_0_1z[4:2], celloutsig_0_16z, celloutsig_0_6z } / { 1'h1, celloutsig_0_1z[5:3], celloutsig_0_18z };
  assign celloutsig_1_2z = { in_data[144:139], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } == { in_data[155:145], celloutsig_1_0z };
  assign celloutsig_0_80z = { celloutsig_0_50z[4:0], celloutsig_0_60z, celloutsig_0_11z } >= celloutsig_0_40z[14:4];
  assign celloutsig_1_1z = in_data[165:155] || { in_data[183:174], celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_9z[2], celloutsig_0_1z } || { celloutsig_0_2z[3:0], celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_13z, celloutsig_0_19z } || in_data[18:11];
  assign celloutsig_0_39z = celloutsig_0_35z[6:0] % { 1'h1, celloutsig_0_35z[6:3], celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_57z = { celloutsig_0_41z[2], celloutsig_0_54z, celloutsig_0_4z } % { 1'h1, celloutsig_0_19z[4:3] };
  assign celloutsig_0_58z = { celloutsig_0_24z[2:1], celloutsig_0_3z, celloutsig_0_36z } % { 1'h1, celloutsig_0_48z[6:0] };
  assign celloutsig_0_9z = celloutsig_0_1z[6:3] % { 1'h1, celloutsig_0_2z[3:1] };
  assign celloutsig_0_21z = { celloutsig_0_2z[4:3], celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_3z } * { celloutsig_0_11z[3:0], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_36z = - { celloutsig_0_11z[2], celloutsig_0_9z };
  assign celloutsig_0_29z = - { celloutsig_0_28z[20:4], celloutsig_0_28z[15:13] };
  assign celloutsig_0_54z = { celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_46z, celloutsig_0_32z } !== { celloutsig_0_40z[11:2], celloutsig_0_46z, celloutsig_0_53z[3:1], 1'h0 };
  assign celloutsig_0_8z = { celloutsig_0_0z[2:0], celloutsig_0_3z } !== { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_81z = in_data[24:8] !== { celloutsig_0_44z[5:0], celloutsig_0_49z, celloutsig_0_38z, celloutsig_0_80z, celloutsig_0_50z, celloutsig_0_64z, celloutsig_0_71z };
  assign celloutsig_0_23z = { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_0z } !== celloutsig_0_21z[9:1];
  assign celloutsig_0_48z = ~ celloutsig_0_28z[15:7];
  assign celloutsig_1_19z = ~ { celloutsig_1_7z[8:4], celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_15z = ~ { celloutsig_0_1z[5:2], celloutsig_0_6z };
  assign celloutsig_0_5z = { in_data[48:45], celloutsig_0_2z } | { celloutsig_0_2z[4:2], celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[128:127], celloutsig_1_1z, celloutsig_1_0z } | { celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[84:78] | in_data[21:15];
  assign celloutsig_0_4z = & celloutsig_0_2z[2:0];
  assign celloutsig_0_86z = & { celloutsig_0_85z, celloutsig_0_55z[4:3], celloutsig_0_3z };
  assign celloutsig_1_6z = & { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_7z = ~^ { celloutsig_0_1z[5:0], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_18z = ~^ celloutsig_1_11z[27:18];
  assign celloutsig_0_26z = ~^ { celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_15z };
  assign celloutsig_0_3z = ^ celloutsig_0_1z[5:0];
  assign celloutsig_0_33z = ^ celloutsig_0_19z[5:0];
  assign celloutsig_0_64z = ^ celloutsig_0_28z[17:4];
  assign celloutsig_0_50z = { celloutsig_0_21z[1], celloutsig_0_24z } >>> { celloutsig_0_18z, celloutsig_0_33z, celloutsig_0_17z, celloutsig_0_33z, celloutsig_0_26z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_1z[0], celloutsig_0_9z } >>> { celloutsig_0_19z[6:4], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_55z = celloutsig_0_11z - { celloutsig_0_48z[4:1], celloutsig_0_7z };
  assign celloutsig_0_85z = { in_data[27:26], celloutsig_0_81z } - { celloutsig_0_36z[3:2], celloutsig_0_46z };
  assign celloutsig_0_27z = celloutsig_0_15z[3:0] - celloutsig_0_21z[8:5];
  assign celloutsig_0_31z = { celloutsig_0_28z[15:14], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_18z } - celloutsig_0_28z[11:4];
  assign celloutsig_1_11z = { in_data[159:132], celloutsig_1_6z } ^ { in_data[144:129], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_35z = 8'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_35z = { celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_13z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_40z = 16'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_40z = { celloutsig_0_31z[7:1], celloutsig_0_35z, celloutsig_0_4z };
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_3z = in_data[120:118];
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 9'h000;
    else if (!clkin_data[0]) celloutsig_1_7z = { celloutsig_1_3z[1:0], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_19z = 7'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_19z = { in_data[14:10], celloutsig_0_3z, celloutsig_0_7z };
  assign { celloutsig_0_28z[15:12], celloutsig_0_28z[21:17], celloutsig_0_28z[11], celloutsig_0_28z[16], celloutsig_0_28z[10:4] } = ~ { celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_53z[3:1] = { celloutsig_0_31z[5:4], celloutsig_0_4z } ^ celloutsig_0_35z[6:4];
  assign celloutsig_0_28z[3:0] = celloutsig_0_28z[15:12];
  assign celloutsig_0_53z[0] = 1'h0;
  assign { out_data[128], out_data[102:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
