// Seed: 3801804860
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output supply1 id_2
    , id_14,
    output uwire id_3,
    output wand id_4,
    output supply0 id_5,
    input tri0 id_6
    , id_15,
    output tri module_0,
    output supply0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    output supply1 id_11,
    input wire id_12
);
  wire id_16;
  wire id_17;
  assign id_7  = id_15;
  assign id_11 = 1 == id_0;
endmodule
module module_1 #(
    parameter id_11 = 32'd28,
    parameter id_12 = 32'd88
) (
    output tri0 id_0,
    input wire id_1,
    output wor id_2,
    input tri0 id_3,
    output tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wire id_8,
    input wor id_9
);
  defparam id_11.id_12 = 1; module_0(
      id_5, id_3, id_8, id_8, id_0, id_4, id_5, id_8, id_2, id_7, id_9, id_0, id_5
  );
endmodule
