// Seed: 1121291977
`define pp_7 0
`default_nettype wire
`define pp_8 0
`define pp_9 0
`timescale 1ps / 1 ps `default_nettype id_5
`define pp_10 0
`define pp_11 0
`resetall
`define pp_12 0
`define pp_13 0
`timescale 1ps / 1ps
`define pp_14 0
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    output id_3,
    input id_4,
    output id_5,
    output id_6
);
  always @(1) begin : id_7
    SystemTFIdentifier(1, id_7, 1);
  end
  assign id_3 = 1;
  assign id_1 = id_2;
  logic id_8 (
      1,
      1,
      id_2 * id_2
  );
  type_16 id_9 = id_8;
  logic   id_10;
  logic   id_11 = 1;
  assign id_11 = 1'b0 + ~1;
  logic id_12;
endmodule
