
Rubber_attach_start.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006160  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  080062e8  080062e8  000072e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006380  08006380  00008060  2**0
                  CONTENTS
  4 .ARM          00000008  08006380  08006380  00007380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006388  08006388  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006388  08006388  00007388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800638c  0800638c  0000738c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006390  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008060  2**0
                  CONTENTS
 10 .bss          00000720  20000060  20000060  00008060  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000780  20000780  00008060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ffa3  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023f1  00000000  00000000  00018033  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e88  00000000  00000000  0001a428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b63  00000000  00000000  0001b2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021f0a  00000000  00000000  0001be13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010ee8  00000000  00000000  0003dd1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cee76  00000000  00000000  0004ec05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011da7b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003c3c  00000000  00000000  0011dac0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  001216fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000060 	.word	0x20000060
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080062d0 	.word	0x080062d0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000064 	.word	0x20000064
 80001c4:	080062d0 	.word	0x080062d0

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <application_init>:
		 Handle_Set,
		 Handle_Home,
};


void application_init(){
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
		HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData, 256);
 80004bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80004c0:	4934      	ldr	r1, [pc, #208]	@ (8000594 <application_init+0xdc>)
 80004c2:	4835      	ldr	r0, [pc, #212]	@ (8000598 <application_init+0xe0>)
 80004c4:	f004 ff11 	bl	80052ea <HAL_UARTEx_ReceiveToIdle_IT>
		HAL_Delay(5000);
 80004c8:	f241 3088 	movw	r0, #5000	@ 0x1388
 80004cc:	f002 fd04 	bl	8002ed8 <HAL_Delay>
		HAL_TIM_Base_Start_IT(&htim5); //x
 80004d0:	4832      	ldr	r0, [pc, #200]	@ (800059c <application_init+0xe4>)
 80004d2:	f003 fda3 	bl	800401c <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim9); //y
 80004d6:	4832      	ldr	r0, [pc, #200]	@ (80005a0 <application_init+0xe8>)
 80004d8:	f003 fda0 	bl	800401c <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim2); //z
 80004dc:	4831      	ldr	r0, [pc, #196]	@ (80005a4 <application_init+0xec>)
 80004de:	f003 fd9d 	bl	800401c <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim6);
 80004e2:	4831      	ldr	r0, [pc, #196]	@ (80005a8 <application_init+0xf0>)
 80004e4:	f003 fd9a 	bl	800401c <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim7);
 80004e8:	4830      	ldr	r0, [pc, #192]	@ (80005ac <application_init+0xf4>)
 80004ea:	f003 fd97 	bl	800401c <HAL_TIM_Base_Start_IT>
		Set_Speed_Motor_x( speed_default, speed_x_max);
 80004ee:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80004f2:	203c      	movs	r0, #60	@ 0x3c
 80004f4:	f001 fa22 	bl	800193c <Set_Speed_Motor_x>
		Set_Speed_Motor_y( speed_default, speed_y_max);
 80004f8:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80004fc:	203c      	movs	r0, #60	@ 0x3c
 80004fe:	f001 fa4f 	bl	80019a0 <Set_Speed_Motor_y>
		Set_Speed_Motor_z( speed_default, speed_z_max);
 8000502:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000506:	203c      	movs	r0, #60	@ 0x3c
 8000508:	f001 fa7c 	bl	8001a04 <Set_Speed_Motor_z>
		reset_counter_timer_x();
 800050c:	4b28      	ldr	r3, [pc, #160]	@ (80005b0 <application_init+0xf8>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	2200      	movs	r2, #0
 8000512:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_slave_x();
 8000514:	4b21      	ldr	r3, [pc, #132]	@ (800059c <application_init+0xe4>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2200      	movs	r2, #0
 800051a:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_y();
 800051c:	4b25      	ldr	r3, [pc, #148]	@ (80005b4 <application_init+0xfc>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2200      	movs	r2, #0
 8000522:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_slave_y();
 8000524:	4b1f      	ldr	r3, [pc, #124]	@ (80005a4 <application_init+0xec>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	2200      	movs	r2, #0
 800052a:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_z();
 800052c:	4b22      	ldr	r3, [pc, #136]	@ (80005b8 <application_init+0x100>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	2200      	movs	r2, #0
 8000532:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_slave_z();
 8000534:	4b1a      	ldr	r3, [pc, #104]	@ (80005a0 <application_init+0xe8>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	2200      	movs	r2, #0
 800053a:	625a      	str	r2, [r3, #36]	@ 0x24

		  if(get_home_x() == home_x){
 800053c:	2101      	movs	r1, #1
 800053e:	481f      	ldr	r0, [pc, #124]	@ (80005bc <application_init+0x104>)
 8000540:	f003 f82e 	bl	80035a0 <HAL_GPIO_ReadPin>
 8000544:	4603      	mov	r3, r0
 8000546:	2b01      	cmp	r3, #1
 8000548:	d103      	bne.n	8000552 <application_init+0x9a>
			  AxisX.mode = MOVE_HOME2;
 800054a:	4b1d      	ldr	r3, [pc, #116]	@ (80005c0 <application_init+0x108>)
 800054c:	2204      	movs	r2, #4
 800054e:	73da      	strb	r2, [r3, #15]
 8000550:	e002      	b.n	8000558 <application_init+0xa0>
		  }else{
			  AxisX.mode = MOVE_HOME1;
 8000552:	4b1b      	ldr	r3, [pc, #108]	@ (80005c0 <application_init+0x108>)
 8000554:	2203      	movs	r2, #3
 8000556:	73da      	strb	r2, [r3, #15]
		  }

		  if(get_home_y() == home_y){
 8000558:	2102      	movs	r1, #2
 800055a:	4818      	ldr	r0, [pc, #96]	@ (80005bc <application_init+0x104>)
 800055c:	f003 f820 	bl	80035a0 <HAL_GPIO_ReadPin>
 8000560:	4603      	mov	r3, r0
 8000562:	2b01      	cmp	r3, #1
 8000564:	d103      	bne.n	800056e <application_init+0xb6>
			  AxisY.mode = MOVE_HOME2;
 8000566:	4b17      	ldr	r3, [pc, #92]	@ (80005c4 <application_init+0x10c>)
 8000568:	2204      	movs	r2, #4
 800056a:	73da      	strb	r2, [r3, #15]
 800056c:	e002      	b.n	8000574 <application_init+0xbc>
		  }else{
			  AxisY.mode = MOVE_HOME1;
 800056e:	4b15      	ldr	r3, [pc, #84]	@ (80005c4 <application_init+0x10c>)
 8000570:	2203      	movs	r2, #3
 8000572:	73da      	strb	r2, [r3, #15]
		  }
		  if(get_home_z() == home_z){
 8000574:	2104      	movs	r1, #4
 8000576:	4811      	ldr	r0, [pc, #68]	@ (80005bc <application_init+0x104>)
 8000578:	f003 f812 	bl	80035a0 <HAL_GPIO_ReadPin>
 800057c:	4603      	mov	r3, r0
 800057e:	2b01      	cmp	r3, #1
 8000580:	d103      	bne.n	800058a <application_init+0xd2>
			  AxisZ.mode = MOVE_HOME2;
 8000582:	4b11      	ldr	r3, [pc, #68]	@ (80005c8 <application_init+0x110>)
 8000584:	2204      	movs	r2, #4
 8000586:	73da      	strb	r2, [r3, #15]
		  }else {
			  AxisZ.mode = MOVE_HOME1;
		  }

}
 8000588:	e002      	b.n	8000590 <application_init+0xd8>
			  AxisZ.mode = MOVE_HOME1;
 800058a:	4b0f      	ldr	r3, [pc, #60]	@ (80005c8 <application_init+0x110>)
 800058c:	2203      	movs	r2, #3
 800058e:	73da      	strb	r2, [r3, #15]
}
 8000590:	bf00      	nop
 8000592:	bd80      	pop	{r7, pc}
 8000594:	2000007c 	.word	0x2000007c
 8000598:	200004c0 	.word	0x200004c0
 800059c:	20000358 	.word	0x20000358
 80005a0:	20000478 	.word	0x20000478
 80005a4:	200002c8 	.word	0x200002c8
 80005a8:	200003a0 	.word	0x200003a0
 80005ac:	200003e8 	.word	0x200003e8
 80005b0:	20000430 	.word	0x20000430
 80005b4:	20000280 	.word	0x20000280
 80005b8:	20000310 	.word	0x20000310
 80005bc:	40020800 	.word	0x40020800
 80005c0:	20000024 	.word	0x20000024
 80005c4:	20000034 	.word	0x20000034
 80005c8:	20000044 	.word	0x20000044

080005cc <application_run>:


void application_run(){
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
	Control_motor_z();
 80005d0:	f001 ff14 	bl	80023fc <Control_motor_z>
	Control_motor_y();
 80005d4:	f001 fe7c 	bl	80022d0 <Control_motor_y>
	Control_motor_x();
 80005d8:	f001 fd88 	bl	80020ec <Control_motor_x>
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}

080005e0 <task_timer6>:
void task_timer6(){
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
	test_builtin = __builtin_ffs(Coils_Database[1]);
 80005e4:	4b12      	ldr	r3, [pc, #72]	@ (8000630 <task_timer6+0x50>)
 80005e6:	785b      	ldrb	r3, [r3, #1]
 80005e8:	461a      	mov	r2, r3
 80005ea:	fa92 f3a2 	rbit	r3, r2
 80005ee:	fab3 f383 	clz	r3, r3
 80005f2:	2a00      	cmp	r2, #0
 80005f4:	d101      	bne.n	80005fa <task_timer6+0x1a>
 80005f6:	f04f 33ff 	mov.w	r3, #4294967295
 80005fa:	3301      	adds	r3, #1
 80005fc:	b29a      	uxth	r2, r3
 80005fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000634 <task_timer6+0x54>)
 8000600:	801a      	strh	r2, [r3, #0]

	if (test_builtin > 0) {
 8000602:	4b0c      	ldr	r3, [pc, #48]	@ (8000634 <task_timer6+0x54>)
 8000604:	881b      	ldrh	r3, [r3, #0]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d010      	beq.n	800062c <task_timer6+0x4c>
	    test_builtin -= 1;
 800060a:	4b0a      	ldr	r3, [pc, #40]	@ (8000634 <task_timer6+0x54>)
 800060c:	881b      	ldrh	r3, [r3, #0]
 800060e:	3b01      	subs	r3, #1
 8000610:	b29a      	uxth	r2, r3
 8000612:	4b08      	ldr	r3, [pc, #32]	@ (8000634 <task_timer6+0x54>)
 8000614:	801a      	strh	r2, [r3, #0]

	    if (test_builtin < (int)(sizeof(motormoveTable) / sizeof(motormoveTable[0]))) {
 8000616:	4b07      	ldr	r3, [pc, #28]	@ (8000634 <task_timer6+0x54>)
 8000618:	881b      	ldrh	r3, [r3, #0]
 800061a:	2b07      	cmp	r3, #7
 800061c:	d806      	bhi.n	800062c <task_timer6+0x4c>
	        motormoveTable[test_builtin]();
 800061e:	4b05      	ldr	r3, [pc, #20]	@ (8000634 <task_timer6+0x54>)
 8000620:	881b      	ldrh	r3, [r3, #0]
 8000622:	461a      	mov	r2, r3
 8000624:	4b04      	ldr	r3, [pc, #16]	@ (8000638 <task_timer6+0x58>)
 8000626:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800062a:	4798      	blx	r3
	    }
	}
}
 800062c:	bf00      	nop
 800062e:	bd80      	pop	{r7, pc}
 8000630:	20000508 	.word	0x20000508
 8000634:	2000027c 	.word	0x2000027c
 8000638:	20000000 	.word	0x20000000

0800063c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000640:	f002 fbd8 	bl	8002df4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000644:	f000 f818 	bl	8000678 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000648:	f000 fb4c 	bl	8000ce4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800064c:	f000 fb20 	bl	8000c90 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 8000650:	f000 f9a4 	bl	800099c <MX_TIM5_Init>
  MX_TIM8_Init();
 8000654:	f000 fa5e 	bl	8000b14 <MX_TIM8_Init>
  MX_TIM1_Init();
 8000658:	f000 f878 	bl	800074c <MX_TIM1_Init>
  MX_TIM2_Init();
 800065c:	f000 f8f8 	bl	8000850 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000660:	f000 f944 	bl	80008ec <MX_TIM3_Init>
  MX_TIM9_Init();
 8000664:	f000 fad8 	bl	8000c18 <MX_TIM9_Init>
  MX_TIM6_Init();
 8000668:	f000 f9e8 	bl	8000a3c <MX_TIM6_Init>
  MX_TIM7_Init();
 800066c:	f000 fa1c 	bl	8000aa8 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  application_init();
 8000670:	f7ff ff22 	bl	80004b8 <application_init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000674:	bf00      	nop
 8000676:	e7fd      	b.n	8000674 <main+0x38>

08000678 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b094      	sub	sp, #80	@ 0x50
 800067c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067e:	f107 0320 	add.w	r3, r7, #32
 8000682:	2230      	movs	r2, #48	@ 0x30
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f005 fdf6 	bl	8006278 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800068c:	f107 030c 	add.w	r3, r7, #12
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
 8000694:	605a      	str	r2, [r3, #4]
 8000696:	609a      	str	r2, [r3, #8]
 8000698:	60da      	str	r2, [r3, #12]
 800069a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800069c:	2300      	movs	r3, #0
 800069e:	60bb      	str	r3, [r7, #8]
 80006a0:	4b28      	ldr	r3, [pc, #160]	@ (8000744 <SystemClock_Config+0xcc>)
 80006a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a4:	4a27      	ldr	r2, [pc, #156]	@ (8000744 <SystemClock_Config+0xcc>)
 80006a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80006ac:	4b25      	ldr	r3, [pc, #148]	@ (8000744 <SystemClock_Config+0xcc>)
 80006ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006b4:	60bb      	str	r3, [r7, #8]
 80006b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006b8:	2300      	movs	r3, #0
 80006ba:	607b      	str	r3, [r7, #4]
 80006bc:	4b22      	ldr	r3, [pc, #136]	@ (8000748 <SystemClock_Config+0xd0>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a21      	ldr	r2, [pc, #132]	@ (8000748 <SystemClock_Config+0xd0>)
 80006c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006c6:	6013      	str	r3, [r2, #0]
 80006c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000748 <SystemClock_Config+0xd0>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006d0:	607b      	str	r3, [r7, #4]
 80006d2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006d4:	2302      	movs	r3, #2
 80006d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006d8:	2301      	movs	r3, #1
 80006da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006dc:	2310      	movs	r3, #16
 80006de:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e0:	2302      	movs	r3, #2
 80006e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006e4:	2300      	movs	r3, #0
 80006e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006e8:	2308      	movs	r3, #8
 80006ea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006ec:	23a8      	movs	r3, #168	@ 0xa8
 80006ee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006f0:	2302      	movs	r3, #2
 80006f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006f4:	2304      	movs	r3, #4
 80006f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f8:	f107 0320 	add.w	r3, r7, #32
 80006fc:	4618      	mov	r0, r3
 80006fe:	f002 ffa5 	bl	800364c <HAL_RCC_OscConfig>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000708:	f000 fbf4 	bl	8000ef4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800070c:	230f      	movs	r3, #15
 800070e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000710:	2302      	movs	r3, #2
 8000712:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000714:	2300      	movs	r3, #0
 8000716:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000718:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800071c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800071e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000722:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000724:	f107 030c 	add.w	r3, r7, #12
 8000728:	2105      	movs	r1, #5
 800072a:	4618      	mov	r0, r3
 800072c:	f003 fa06 	bl	8003b3c <HAL_RCC_ClockConfig>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000736:	f000 fbdd 	bl	8000ef4 <Error_Handler>
  }
}
 800073a:	bf00      	nop
 800073c:	3750      	adds	r7, #80	@ 0x50
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	40023800 	.word	0x40023800
 8000748:	40007000 	.word	0x40007000

0800074c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b092      	sub	sp, #72	@ 0x48
 8000750:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000752:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
 800075a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800075c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000760:	2200      	movs	r2, #0
 8000762:	601a      	str	r2, [r3, #0]
 8000764:	605a      	str	r2, [r3, #4]
 8000766:	609a      	str	r2, [r3, #8]
 8000768:	60da      	str	r2, [r3, #12]
 800076a:	611a      	str	r2, [r3, #16]
 800076c:	615a      	str	r2, [r3, #20]
 800076e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000770:	1d3b      	adds	r3, r7, #4
 8000772:	2220      	movs	r2, #32
 8000774:	2100      	movs	r1, #0
 8000776:	4618      	mov	r0, r3
 8000778:	f005 fd7e 	bl	8006278 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800077c:	4b32      	ldr	r3, [pc, #200]	@ (8000848 <MX_TIM1_Init+0xfc>)
 800077e:	4a33      	ldr	r2, [pc, #204]	@ (800084c <MX_TIM1_Init+0x100>)
 8000780:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8000782:	4b31      	ldr	r3, [pc, #196]	@ (8000848 <MX_TIM1_Init+0xfc>)
 8000784:	2253      	movs	r2, #83	@ 0x53
 8000786:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000788:	4b2f      	ldr	r3, [pc, #188]	@ (8000848 <MX_TIM1_Init+0xfc>)
 800078a:	2200      	movs	r2, #0
 800078c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 800078e:	4b2e      	ldr	r3, [pc, #184]	@ (8000848 <MX_TIM1_Init+0xfc>)
 8000790:	2264      	movs	r2, #100	@ 0x64
 8000792:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000794:	4b2c      	ldr	r3, [pc, #176]	@ (8000848 <MX_TIM1_Init+0xfc>)
 8000796:	2200      	movs	r2, #0
 8000798:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800079a:	4b2b      	ldr	r3, [pc, #172]	@ (8000848 <MX_TIM1_Init+0xfc>)
 800079c:	2200      	movs	r2, #0
 800079e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007a0:	4b29      	ldr	r3, [pc, #164]	@ (8000848 <MX_TIM1_Init+0xfc>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80007a6:	4828      	ldr	r0, [pc, #160]	@ (8000848 <MX_TIM1_Init+0xfc>)
 80007a8:	f003 fca8 	bl	80040fc <HAL_TIM_PWM_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 80007b2:	f000 fb9f 	bl	8000ef4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 80007b6:	2340      	movs	r3, #64	@ 0x40
 80007b8:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007ba:	2300      	movs	r3, #0
 80007bc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007be:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80007c2:	4619      	mov	r1, r3
 80007c4:	4820      	ldr	r0, [pc, #128]	@ (8000848 <MX_TIM1_Init+0xfc>)
 80007c6:	f004 fbd3 	bl	8004f70 <HAL_TIMEx_MasterConfigSynchronization>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 80007d0:	f000 fb90 	bl	8000ef4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007d4:	2360      	movs	r3, #96	@ 0x60
 80007d6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 50;
 80007d8:	2332      	movs	r3, #50	@ 0x32
 80007da:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80007dc:	2302      	movs	r3, #2
 80007de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007e0:	2300      	movs	r3, #0
 80007e2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007e4:	2300      	movs	r3, #0
 80007e6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007e8:	2300      	movs	r3, #0
 80007ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007ec:	2300      	movs	r3, #0
 80007ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007f4:	2200      	movs	r2, #0
 80007f6:	4619      	mov	r1, r3
 80007f8:	4813      	ldr	r0, [pc, #76]	@ (8000848 <MX_TIM1_Init+0xfc>)
 80007fa:	f003 fef7 	bl	80045ec <HAL_TIM_PWM_ConfigChannel>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8000804:	f000 fb76 	bl	8000ef4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000808:	2300      	movs	r3, #0
 800080a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800080c:	2300      	movs	r3, #0
 800080e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000810:	2300      	movs	r3, #0
 8000812:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000814:	2300      	movs	r3, #0
 8000816:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000818:	2300      	movs	r3, #0
 800081a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800081c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000820:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000822:	2300      	movs	r3, #0
 8000824:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000826:	1d3b      	adds	r3, r7, #4
 8000828:	4619      	mov	r1, r3
 800082a:	4807      	ldr	r0, [pc, #28]	@ (8000848 <MX_TIM1_Init+0xfc>)
 800082c:	f004 fc1c 	bl	8005068 <HAL_TIMEx_ConfigBreakDeadTime>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8000836:	f000 fb5d 	bl	8000ef4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800083a:	4803      	ldr	r0, [pc, #12]	@ (8000848 <MX_TIM1_Init+0xfc>)
 800083c:	f002 f846 	bl	80028cc <HAL_TIM_MspPostInit>

}
 8000840:	bf00      	nop
 8000842:	3748      	adds	r7, #72	@ 0x48
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	20000280 	.word	0x20000280
 800084c:	40010000 	.word	0x40010000

08000850 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b088      	sub	sp, #32
 8000854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000856:	f107 030c 	add.w	r3, r7, #12
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	605a      	str	r2, [r3, #4]
 8000860:	609a      	str	r2, [r3, #8]
 8000862:	60da      	str	r2, [r3, #12]
 8000864:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000866:	1d3b      	adds	r3, r7, #4
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800086e:	4b1e      	ldr	r3, [pc, #120]	@ (80008e8 <MX_TIM2_Init+0x98>)
 8000870:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000874:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000876:	4b1c      	ldr	r3, [pc, #112]	@ (80008e8 <MX_TIM2_Init+0x98>)
 8000878:	2200      	movs	r2, #0
 800087a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800087c:	4b1a      	ldr	r3, [pc, #104]	@ (80008e8 <MX_TIM2_Init+0x98>)
 800087e:	2200      	movs	r2, #0
 8000880:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000882:	4b19      	ldr	r3, [pc, #100]	@ (80008e8 <MX_TIM2_Init+0x98>)
 8000884:	f04f 32ff 	mov.w	r2, #4294967295
 8000888:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800088a:	4b17      	ldr	r3, [pc, #92]	@ (80008e8 <MX_TIM2_Init+0x98>)
 800088c:	2200      	movs	r2, #0
 800088e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000890:	4b15      	ldr	r3, [pc, #84]	@ (80008e8 <MX_TIM2_Init+0x98>)
 8000892:	2200      	movs	r2, #0
 8000894:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000896:	4814      	ldr	r0, [pc, #80]	@ (80008e8 <MX_TIM2_Init+0x98>)
 8000898:	f003 fb70 	bl	8003f7c <HAL_TIM_Base_Init>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80008a2:	f000 fb27 	bl	8000ef4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80008a6:	2307      	movs	r3, #7
 80008a8:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80008aa:	2300      	movs	r3, #0
 80008ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80008ae:	f107 030c 	add.w	r3, r7, #12
 80008b2:	4619      	mov	r1, r3
 80008b4:	480c      	ldr	r0, [pc, #48]	@ (80008e8 <MX_TIM2_Init+0x98>)
 80008b6:	f003 ff5b 	bl	8004770 <HAL_TIM_SlaveConfigSynchro>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80008c0:	f000 fb18 	bl	8000ef4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008c4:	2300      	movs	r3, #0
 80008c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008c8:	2300      	movs	r3, #0
 80008ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008cc:	1d3b      	adds	r3, r7, #4
 80008ce:	4619      	mov	r1, r3
 80008d0:	4805      	ldr	r0, [pc, #20]	@ (80008e8 <MX_TIM2_Init+0x98>)
 80008d2:	f004 fb4d 	bl	8004f70 <HAL_TIMEx_MasterConfigSynchronization>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80008dc:	f000 fb0a 	bl	8000ef4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80008e0:	bf00      	nop
 80008e2:	3720      	adds	r7, #32
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	200002c8 	.word	0x200002c8

080008ec <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b08a      	sub	sp, #40	@ 0x28
 80008f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008f2:	f107 0320 	add.w	r3, r7, #32
 80008f6:	2200      	movs	r2, #0
 80008f8:	601a      	str	r2, [r3, #0]
 80008fa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008fc:	1d3b      	adds	r3, r7, #4
 80008fe:	2200      	movs	r2, #0
 8000900:	601a      	str	r2, [r3, #0]
 8000902:	605a      	str	r2, [r3, #4]
 8000904:	609a      	str	r2, [r3, #8]
 8000906:	60da      	str	r2, [r3, #12]
 8000908:	611a      	str	r2, [r3, #16]
 800090a:	615a      	str	r2, [r3, #20]
 800090c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800090e:	4b21      	ldr	r3, [pc, #132]	@ (8000994 <MX_TIM3_Init+0xa8>)
 8000910:	4a21      	ldr	r2, [pc, #132]	@ (8000998 <MX_TIM3_Init+0xac>)
 8000912:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 41;
 8000914:	4b1f      	ldr	r3, [pc, #124]	@ (8000994 <MX_TIM3_Init+0xa8>)
 8000916:	2229      	movs	r2, #41	@ 0x29
 8000918:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800091a:	4b1e      	ldr	r3, [pc, #120]	@ (8000994 <MX_TIM3_Init+0xa8>)
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8000920:	4b1c      	ldr	r3, [pc, #112]	@ (8000994 <MX_TIM3_Init+0xa8>)
 8000922:	2264      	movs	r2, #100	@ 0x64
 8000924:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000926:	4b1b      	ldr	r3, [pc, #108]	@ (8000994 <MX_TIM3_Init+0xa8>)
 8000928:	2200      	movs	r2, #0
 800092a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800092c:	4b19      	ldr	r3, [pc, #100]	@ (8000994 <MX_TIM3_Init+0xa8>)
 800092e:	2200      	movs	r2, #0
 8000930:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000932:	4818      	ldr	r0, [pc, #96]	@ (8000994 <MX_TIM3_Init+0xa8>)
 8000934:	f003 fbe2 	bl	80040fc <HAL_TIM_PWM_Init>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 800093e:	f000 fad9 	bl	8000ef4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 8000942:	2360      	movs	r3, #96	@ 0x60
 8000944:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000946:	2300      	movs	r3, #0
 8000948:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800094a:	f107 0320 	add.w	r3, r7, #32
 800094e:	4619      	mov	r1, r3
 8000950:	4810      	ldr	r0, [pc, #64]	@ (8000994 <MX_TIM3_Init+0xa8>)
 8000952:	f004 fb0d 	bl	8004f70 <HAL_TIMEx_MasterConfigSynchronization>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 800095c:	f000 faca 	bl	8000ef4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000960:	2360      	movs	r3, #96	@ 0x60
 8000962:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 8000964:	2332      	movs	r3, #50	@ 0x32
 8000966:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000968:	2302      	movs	r3, #2
 800096a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800096c:	2300      	movs	r3, #0
 800096e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000970:	1d3b      	adds	r3, r7, #4
 8000972:	2208      	movs	r2, #8
 8000974:	4619      	mov	r1, r3
 8000976:	4807      	ldr	r0, [pc, #28]	@ (8000994 <MX_TIM3_Init+0xa8>)
 8000978:	f003 fe38 	bl	80045ec <HAL_TIM_PWM_ConfigChannel>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000982:	f000 fab7 	bl	8000ef4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000986:	4803      	ldr	r0, [pc, #12]	@ (8000994 <MX_TIM3_Init+0xa8>)
 8000988:	f001 ffa0 	bl	80028cc <HAL_TIM_MspPostInit>

}
 800098c:	bf00      	nop
 800098e:	3728      	adds	r7, #40	@ 0x28
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	20000310 	.word	0x20000310
 8000998:	40000400 	.word	0x40000400

0800099c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b088      	sub	sp, #32
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80009a2:	f107 030c 	add.w	r3, r7, #12
 80009a6:	2200      	movs	r2, #0
 80009a8:	601a      	str	r2, [r3, #0]
 80009aa:	605a      	str	r2, [r3, #4]
 80009ac:	609a      	str	r2, [r3, #8]
 80009ae:	60da      	str	r2, [r3, #12]
 80009b0:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009b2:	1d3b      	adds	r3, r7, #4
 80009b4:	2200      	movs	r2, #0
 80009b6:	601a      	str	r2, [r3, #0]
 80009b8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80009ba:	4b1e      	ldr	r3, [pc, #120]	@ (8000a34 <MX_TIM5_Init+0x98>)
 80009bc:	4a1e      	ldr	r2, [pc, #120]	@ (8000a38 <MX_TIM5_Init+0x9c>)
 80009be:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80009c0:	4b1c      	ldr	r3, [pc, #112]	@ (8000a34 <MX_TIM5_Init+0x98>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c6:	4b1b      	ldr	r3, [pc, #108]	@ (8000a34 <MX_TIM5_Init+0x98>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80009cc:	4b19      	ldr	r3, [pc, #100]	@ (8000a34 <MX_TIM5_Init+0x98>)
 80009ce:	f04f 32ff 	mov.w	r2, #4294967295
 80009d2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009d4:	4b17      	ldr	r3, [pc, #92]	@ (8000a34 <MX_TIM5_Init+0x98>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009da:	4b16      	ldr	r3, [pc, #88]	@ (8000a34 <MX_TIM5_Init+0x98>)
 80009dc:	2200      	movs	r2, #0
 80009de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80009e0:	4814      	ldr	r0, [pc, #80]	@ (8000a34 <MX_TIM5_Init+0x98>)
 80009e2:	f003 facb 	bl	8003f7c <HAL_TIM_Base_Init>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80009ec:	f000 fa82 	bl	8000ef4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80009f0:	2307      	movs	r3, #7
 80009f2:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 80009f4:	2330      	movs	r3, #48	@ 0x30
 80009f6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 80009f8:	f107 030c 	add.w	r3, r7, #12
 80009fc:	4619      	mov	r1, r3
 80009fe:	480d      	ldr	r0, [pc, #52]	@ (8000a34 <MX_TIM5_Init+0x98>)
 8000a00:	f003 feb6 	bl	8004770 <HAL_TIM_SlaveConfigSynchro>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8000a0a:	f000 fa73 	bl	8000ef4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a12:	2300      	movs	r3, #0
 8000a14:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000a16:	1d3b      	adds	r3, r7, #4
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4806      	ldr	r0, [pc, #24]	@ (8000a34 <MX_TIM5_Init+0x98>)
 8000a1c:	f004 faa8 	bl	8004f70 <HAL_TIMEx_MasterConfigSynchronization>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 8000a26:	f000 fa65 	bl	8000ef4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000a2a:	bf00      	nop
 8000a2c:	3720      	adds	r7, #32
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	20000358 	.word	0x20000358
 8000a38:	40000c00 	.word	0x40000c00

08000a3c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a42:	463b      	mov	r3, r7
 8000a44:	2200      	movs	r2, #0
 8000a46:	601a      	str	r2, [r3, #0]
 8000a48:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000a4a:	4b15      	ldr	r3, [pc, #84]	@ (8000aa0 <MX_TIM6_Init+0x64>)
 8000a4c:	4a15      	ldr	r2, [pc, #84]	@ (8000aa4 <MX_TIM6_Init+0x68>)
 8000a4e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 8000a50:	4b13      	ldr	r3, [pc, #76]	@ (8000aa0 <MX_TIM6_Init+0x64>)
 8000a52:	2253      	movs	r2, #83	@ 0x53
 8000a54:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a56:	4b12      	ldr	r3, [pc, #72]	@ (8000aa0 <MX_TIM6_Init+0x64>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 5000;
 8000a5c:	4b10      	ldr	r3, [pc, #64]	@ (8000aa0 <MX_TIM6_Init+0x64>)
 8000a5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a62:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a64:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa0 <MX_TIM6_Init+0x64>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000a6a:	480d      	ldr	r0, [pc, #52]	@ (8000aa0 <MX_TIM6_Init+0x64>)
 8000a6c:	f003 fa86 	bl	8003f7c <HAL_TIM_Base_Init>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000a76:	f000 fa3d 	bl	8000ef4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000a82:	463b      	mov	r3, r7
 8000a84:	4619      	mov	r1, r3
 8000a86:	4806      	ldr	r0, [pc, #24]	@ (8000aa0 <MX_TIM6_Init+0x64>)
 8000a88:	f004 fa72 	bl	8004f70 <HAL_TIMEx_MasterConfigSynchronization>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000a92:	f000 fa2f 	bl	8000ef4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000a96:	bf00      	nop
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	200003a0 	.word	0x200003a0
 8000aa4:	40001000 	.word	0x40001000

08000aa8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aae:	463b      	mov	r3, r7
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000ab6:	4b15      	ldr	r3, [pc, #84]	@ (8000b0c <MX_TIM7_Init+0x64>)
 8000ab8:	4a15      	ldr	r2, [pc, #84]	@ (8000b10 <MX_TIM7_Init+0x68>)
 8000aba:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8000abc:	4b13      	ldr	r3, [pc, #76]	@ (8000b0c <MX_TIM7_Init+0x64>)
 8000abe:	2253      	movs	r2, #83	@ 0x53
 8000ac0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ac2:	4b12      	ldr	r3, [pc, #72]	@ (8000b0c <MX_TIM7_Init+0x64>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1300;
 8000ac8:	4b10      	ldr	r3, [pc, #64]	@ (8000b0c <MX_TIM7_Init+0x64>)
 8000aca:	f240 5214 	movw	r2, #1300	@ 0x514
 8000ace:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ad0:	4b0e      	ldr	r3, [pc, #56]	@ (8000b0c <MX_TIM7_Init+0x64>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000ad6:	480d      	ldr	r0, [pc, #52]	@ (8000b0c <MX_TIM7_Init+0x64>)
 8000ad8:	f003 fa50 	bl	8003f7c <HAL_TIM_Base_Init>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000ae2:	f000 fa07 	bl	8000ef4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aea:	2300      	movs	r3, #0
 8000aec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000aee:	463b      	mov	r3, r7
 8000af0:	4619      	mov	r1, r3
 8000af2:	4806      	ldr	r0, [pc, #24]	@ (8000b0c <MX_TIM7_Init+0x64>)
 8000af4:	f004 fa3c 	bl	8004f70 <HAL_TIMEx_MasterConfigSynchronization>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000afe:	f000 f9f9 	bl	8000ef4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000b02:	bf00      	nop
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	200003e8 	.word	0x200003e8
 8000b10:	40001400 	.word	0x40001400

08000b14 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b092      	sub	sp, #72	@ 0x48
 8000b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b1a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b28:	2200      	movs	r2, #0
 8000b2a:	601a      	str	r2, [r3, #0]
 8000b2c:	605a      	str	r2, [r3, #4]
 8000b2e:	609a      	str	r2, [r3, #8]
 8000b30:	60da      	str	r2, [r3, #12]
 8000b32:	611a      	str	r2, [r3, #16]
 8000b34:	615a      	str	r2, [r3, #20]
 8000b36:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b38:	1d3b      	adds	r3, r7, #4
 8000b3a:	2220      	movs	r2, #32
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f005 fb9a 	bl	8006278 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000b44:	4b32      	ldr	r3, [pc, #200]	@ (8000c10 <MX_TIM8_Init+0xfc>)
 8000b46:	4a33      	ldr	r2, [pc, #204]	@ (8000c14 <MX_TIM8_Init+0x100>)
 8000b48:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 8000b4a:	4b31      	ldr	r3, [pc, #196]	@ (8000c10 <MX_TIM8_Init+0xfc>)
 8000b4c:	2253      	movs	r2, #83	@ 0x53
 8000b4e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b50:	4b2f      	ldr	r3, [pc, #188]	@ (8000c10 <MX_TIM8_Init+0xfc>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 8000b56:	4b2e      	ldr	r3, [pc, #184]	@ (8000c10 <MX_TIM8_Init+0xfc>)
 8000b58:	2264      	movs	r2, #100	@ 0x64
 8000b5a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b5c:	4b2c      	ldr	r3, [pc, #176]	@ (8000c10 <MX_TIM8_Init+0xfc>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000b62:	4b2b      	ldr	r3, [pc, #172]	@ (8000c10 <MX_TIM8_Init+0xfc>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b68:	4b29      	ldr	r3, [pc, #164]	@ (8000c10 <MX_TIM8_Init+0xfc>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000b6e:	4828      	ldr	r0, [pc, #160]	@ (8000c10 <MX_TIM8_Init+0xfc>)
 8000b70:	f003 fac4 	bl	80040fc <HAL_TIM_PWM_Init>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_TIM8_Init+0x6a>
  {
    Error_Handler();
 8000b7a:	f000 f9bb 	bl	8000ef4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8000b7e:	2340      	movs	r3, #64	@ 0x40
 8000b80:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b82:	2300      	movs	r3, #0
 8000b84:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000b86:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4820      	ldr	r0, [pc, #128]	@ (8000c10 <MX_TIM8_Init+0xfc>)
 8000b8e:	f004 f9ef 	bl	8004f70 <HAL_TIMEx_MasterConfigSynchronization>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_TIM8_Init+0x88>
  {
    Error_Handler();
 8000b98:	f000 f9ac 	bl	8000ef4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b9c:	2360      	movs	r3, #96	@ 0x60
 8000b9e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 50;
 8000ba0:	2332      	movs	r3, #50	@ 0x32
 8000ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bac:	2300      	movs	r3, #0
 8000bae:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4813      	ldr	r0, [pc, #76]	@ (8000c10 <MX_TIM8_Init+0xfc>)
 8000bc2:	f003 fd13 	bl	80045ec <HAL_TIM_PWM_ConfigChannel>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_TIM8_Init+0xbc>
  {
    Error_Handler();
 8000bcc:	f000 f992 	bl	8000ef4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000be0:	2300      	movs	r3, #0
 8000be2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000be4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000be8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000bea:	2300      	movs	r3, #0
 8000bec:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000bee:	1d3b      	adds	r3, r7, #4
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4807      	ldr	r0, [pc, #28]	@ (8000c10 <MX_TIM8_Init+0xfc>)
 8000bf4:	f004 fa38 	bl	8005068 <HAL_TIMEx_ConfigBreakDeadTime>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 8000bfe:	f000 f979 	bl	8000ef4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000c02:	4803      	ldr	r0, [pc, #12]	@ (8000c10 <MX_TIM8_Init+0xfc>)
 8000c04:	f001 fe62 	bl	80028cc <HAL_TIM_MspPostInit>

}
 8000c08:	bf00      	nop
 8000c0a:	3748      	adds	r7, #72	@ 0x48
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	20000430 	.word	0x20000430
 8000c14:	40010400 	.word	0x40010400

08000c18 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000c1e:	1d3b      	adds	r3, r7, #4
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
 8000c2a:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8000c2c:	4b16      	ldr	r3, [pc, #88]	@ (8000c88 <MX_TIM9_Init+0x70>)
 8000c2e:	4a17      	ldr	r2, [pc, #92]	@ (8000c8c <MX_TIM9_Init+0x74>)
 8000c30:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8000c32:	4b15      	ldr	r3, [pc, #84]	@ (8000c88 <MX_TIM9_Init+0x70>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c38:	4b13      	ldr	r3, [pc, #76]	@ (8000c88 <MX_TIM9_Init+0x70>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8000c3e:	4b12      	ldr	r3, [pc, #72]	@ (8000c88 <MX_TIM9_Init+0x70>)
 8000c40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c44:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c46:	4b10      	ldr	r3, [pc, #64]	@ (8000c88 <MX_TIM9_Init+0x70>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000c88 <MX_TIM9_Init+0x70>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8000c52:	480d      	ldr	r0, [pc, #52]	@ (8000c88 <MX_TIM9_Init+0x70>)
 8000c54:	f003 f992 	bl	8003f7c <HAL_TIM_Base_Init>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8000c5e:	f000 f949 	bl	8000ef4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000c62:	2307      	movs	r3, #7
 8000c64:	607b      	str	r3, [r7, #4]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8000c66:	2310      	movs	r3, #16
 8000c68:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 8000c6a:	1d3b      	adds	r3, r7, #4
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4806      	ldr	r0, [pc, #24]	@ (8000c88 <MX_TIM9_Init+0x70>)
 8000c70:	f003 fd7e 	bl	8004770 <HAL_TIM_SlaveConfigSynchro>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <MX_TIM9_Init+0x66>
  {
    Error_Handler();
 8000c7a:	f000 f93b 	bl	8000ef4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8000c7e:	bf00      	nop
 8000c80:	3718      	adds	r7, #24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	20000478 	.word	0x20000478
 8000c8c:	40014000 	.word	0x40014000

08000c90 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c94:	4b11      	ldr	r3, [pc, #68]	@ (8000cdc <MX_USART2_UART_Init+0x4c>)
 8000c96:	4a12      	ldr	r2, [pc, #72]	@ (8000ce0 <MX_USART2_UART_Init+0x50>)
 8000c98:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c9a:	4b10      	ldr	r3, [pc, #64]	@ (8000cdc <MX_USART2_UART_Init+0x4c>)
 8000c9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ca0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8000cdc <MX_USART2_UART_Init+0x4c>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8000cdc <MX_USART2_UART_Init+0x4c>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cae:	4b0b      	ldr	r3, [pc, #44]	@ (8000cdc <MX_USART2_UART_Init+0x4c>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cb4:	4b09      	ldr	r3, [pc, #36]	@ (8000cdc <MX_USART2_UART_Init+0x4c>)
 8000cb6:	220c      	movs	r2, #12
 8000cb8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cba:	4b08      	ldr	r3, [pc, #32]	@ (8000cdc <MX_USART2_UART_Init+0x4c>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cc0:	4b06      	ldr	r3, [pc, #24]	@ (8000cdc <MX_USART2_UART_Init+0x4c>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cc6:	4805      	ldr	r0, [pc, #20]	@ (8000cdc <MX_USART2_UART_Init+0x4c>)
 8000cc8:	f004 fa34 	bl	8005134 <HAL_UART_Init>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000cd2:	f000 f90f 	bl	8000ef4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cd6:	bf00      	nop
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	200004c0 	.word	0x200004c0
 8000ce0:	40004400 	.word	0x40004400

08000ce4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b08c      	sub	sp, #48	@ 0x30
 8000ce8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cea:	f107 031c 	add.w	r3, r7, #28
 8000cee:	2200      	movs	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
 8000cf2:	605a      	str	r2, [r3, #4]
 8000cf4:	609a      	str	r2, [r3, #8]
 8000cf6:	60da      	str	r2, [r3, #12]
 8000cf8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	61bb      	str	r3, [r7, #24]
 8000cfe:	4b77      	ldr	r3, [pc, #476]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d02:	4a76      	ldr	r2, [pc, #472]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d04:	f043 0310 	orr.w	r3, r3, #16
 8000d08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d0a:	4b74      	ldr	r3, [pc, #464]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0e:	f003 0310 	and.w	r3, r3, #16
 8000d12:	61bb      	str	r3, [r7, #24]
 8000d14:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	617b      	str	r3, [r7, #20]
 8000d1a:	4b70      	ldr	r3, [pc, #448]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d1e:	4a6f      	ldr	r2, [pc, #444]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d20:	f043 0304 	orr.w	r3, r3, #4
 8000d24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d26:	4b6d      	ldr	r3, [pc, #436]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d2a:	f003 0304 	and.w	r3, r3, #4
 8000d2e:	617b      	str	r3, [r7, #20]
 8000d30:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	613b      	str	r3, [r7, #16]
 8000d36:	4b69      	ldr	r3, [pc, #420]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3a:	4a68      	ldr	r2, [pc, #416]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d42:	4b66      	ldr	r3, [pc, #408]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d4a:	613b      	str	r3, [r7, #16]
 8000d4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	60fb      	str	r3, [r7, #12]
 8000d52:	4b62      	ldr	r3, [pc, #392]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d56:	4a61      	ldr	r2, [pc, #388]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d58:	f043 0301 	orr.w	r3, r3, #1
 8000d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d5e:	4b5f      	ldr	r3, [pc, #380]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	60fb      	str	r3, [r7, #12]
 8000d68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	60bb      	str	r3, [r7, #8]
 8000d6e:	4b5b      	ldr	r3, [pc, #364]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d72:	4a5a      	ldr	r2, [pc, #360]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d74:	f043 0308 	orr.w	r3, r3, #8
 8000d78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d7a:	4b58      	ldr	r3, [pc, #352]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7e:	f003 0308 	and.w	r3, r3, #8
 8000d82:	60bb      	str	r3, [r7, #8]
 8000d84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	607b      	str	r3, [r7, #4]
 8000d8a:	4b54      	ldr	r3, [pc, #336]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8e:	4a53      	ldr	r2, [pc, #332]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d90:	f043 0302 	orr.w	r3, r3, #2
 8000d94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d96:	4b51      	ldr	r3, [pc, #324]	@ (8000edc <MX_GPIO_Init+0x1f8>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9a:	f003 0302 	and.w	r3, r3, #2
 8000d9e:	607b      	str	r3, [r7, #4]
 8000da0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, O13_Pin|O14_Pin|O15_Pin|O16_Pin
 8000da2:	2200      	movs	r2, #0
 8000da4:	217f      	movs	r1, #127	@ 0x7f
 8000da6:	484e      	ldr	r0, [pc, #312]	@ (8000ee0 <MX_GPIO_Init+0x1fc>)
 8000da8:	f002 fc12 	bl	80035d0 <HAL_GPIO_WritePin>
                          |O17_Pin|O11_Pin|O12_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, O18_Pin|output_x_sig_Pin|output_z_sig_Pin, GPIO_PIN_RESET);
 8000dac:	2200      	movs	r2, #0
 8000dae:	f44f 510a 	mov.w	r1, #8832	@ 0x2280
 8000db2:	484c      	ldr	r0, [pc, #304]	@ (8000ee4 <MX_GPIO_Init+0x200>)
 8000db4:	f002 fc0c 	bl	80035d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(output_y_sig_GPIO_Port, output_y_sig_Pin, GPIO_PIN_RESET);
 8000db8:	2200      	movs	r2, #0
 8000dba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dbe:	484a      	ldr	r0, [pc, #296]	@ (8000ee8 <MX_GPIO_Init+0x204>)
 8000dc0:	f002 fc06 	bl	80035d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, O1_Pin|O2_Pin|O3_Pin|O4_Pin
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	21f8      	movs	r1, #248	@ 0xf8
 8000dc8:	4848      	ldr	r0, [pc, #288]	@ (8000eec <MX_GPIO_Init+0x208>)
 8000dca:	f002 fc01 	bl	80035d0 <HAL_GPIO_WritePin>
                          |O5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O6_Pin|O7_Pin|O8_Pin|O9_Pin
 8000dce:	2200      	movs	r2, #0
 8000dd0:	f44f 714e 	mov.w	r1, #824	@ 0x338
 8000dd4:	4846      	ldr	r0, [pc, #280]	@ (8000ef0 <MX_GPIO_Init+0x20c>)
 8000dd6:	f002 fbfb 	bl	80035d0 <HAL_GPIO_WritePin>
                          |O10_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : O13_Pin O14_Pin O15_Pin O16_Pin
                           O17_Pin O11_Pin O12_Pin */
  GPIO_InitStruct.Pin = O13_Pin|O14_Pin|O15_Pin|O16_Pin
 8000dda:	237f      	movs	r3, #127	@ 0x7f
 8000ddc:	61fb      	str	r3, [r7, #28]
                          |O17_Pin|O11_Pin|O12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dde:	2301      	movs	r3, #1
 8000de0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de6:	2300      	movs	r3, #0
 8000de8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dea:	f107 031c 	add.w	r3, r7, #28
 8000dee:	4619      	mov	r1, r3
 8000df0:	483b      	ldr	r0, [pc, #236]	@ (8000ee0 <MX_GPIO_Init+0x1fc>)
 8000df2:	f002 fa39 	bl	8003268 <HAL_GPIO_Init>

  /*Configure GPIO pins : O18_Pin output_x_sig_Pin output_z_sig_Pin */
  GPIO_InitStruct.Pin = O18_Pin|output_x_sig_Pin|output_z_sig_Pin;
 8000df6:	f44f 530a 	mov.w	r3, #8832	@ 0x2280
 8000dfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	2300      	movs	r3, #0
 8000e02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e04:	2300      	movs	r3, #0
 8000e06:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e08:	f107 031c 	add.w	r3, r7, #28
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4835      	ldr	r0, [pc, #212]	@ (8000ee4 <MX_GPIO_Init+0x200>)
 8000e10:	f002 fa2a 	bl	8003268 <HAL_GPIO_Init>

  /*Configure GPIO pins : i1_home_x_Pin i2_home_y_Pin i3_home_z_Pin PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = i1_home_x_Pin|i2_home_y_Pin|i3_home_z_Pin|GPIO_PIN_3
 8000e14:	233f      	movs	r3, #63	@ 0x3f
 8000e16:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e18:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e22:	f107 031c 	add.w	r3, r7, #28
 8000e26:	4619      	mov	r1, r3
 8000e28:	482e      	ldr	r0, [pc, #184]	@ (8000ee4 <MX_GPIO_Init+0x200>)
 8000e2a:	f002 fa1d 	bl	8003268 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 i1_home_x1_Pin i2_home_y1_Pin
                           i3_home_z1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000e2e:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8000e32:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|i1_home_x1_Pin|i2_home_y1_Pin
                          |i3_home_z1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e34:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e3e:	f107 031c 	add.w	r3, r7, #28
 8000e42:	4619      	mov	r1, r3
 8000e44:	4826      	ldr	r0, [pc, #152]	@ (8000ee0 <MX_GPIO_Init+0x1fc>)
 8000e46:	f002 fa0f 	bl	8003268 <HAL_GPIO_Init>

  /*Configure GPIO pin : output_y_sig_Pin */
  GPIO_InitStruct.Pin = output_y_sig_Pin;
 8000e4a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e50:	2301      	movs	r3, #1
 8000e52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(output_y_sig_GPIO_Port, &GPIO_InitStruct);
 8000e5c:	f107 031c 	add.w	r3, r7, #28
 8000e60:	4619      	mov	r1, r3
 8000e62:	4821      	ldr	r0, [pc, #132]	@ (8000ee8 <MX_GPIO_Init+0x204>)
 8000e64:	f002 fa00 	bl	8003268 <HAL_GPIO_Init>

  /*Configure GPIO pins : O1_Pin O2_Pin O3_Pin O4_Pin
                           O5_Pin */
  GPIO_InitStruct.Pin = O1_Pin|O2_Pin|O3_Pin|O4_Pin
 8000e68:	23f8      	movs	r3, #248	@ 0xf8
 8000e6a:	61fb      	str	r3, [r7, #28]
                          |O5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e74:	2300      	movs	r3, #0
 8000e76:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e78:	f107 031c 	add.w	r3, r7, #28
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	481b      	ldr	r0, [pc, #108]	@ (8000eec <MX_GPIO_Init+0x208>)
 8000e80:	f002 f9f2 	bl	8003268 <HAL_GPIO_Init>

  /*Configure GPIO pins : O6_Pin O7_Pin O8_Pin O9_Pin
                           O10_Pin */
  GPIO_InitStruct.Pin = O6_Pin|O7_Pin|O8_Pin|O9_Pin
 8000e84:	f44f 734e 	mov.w	r3, #824	@ 0x338
 8000e88:	61fb      	str	r3, [r7, #28]
                          |O10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e92:	2300      	movs	r3, #0
 8000e94:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e96:	f107 031c 	add.w	r3, r7, #28
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4814      	ldr	r0, [pc, #80]	@ (8000ef0 <MX_GPIO_Init+0x20c>)
 8000e9e:	f002 f9e3 	bl	8003268 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	2103      	movs	r1, #3
 8000ea6:	2006      	movs	r0, #6
 8000ea8:	f002 f915 	bl	80030d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000eac:	2006      	movs	r0, #6
 8000eae:	f002 f92e 	bl	800310e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 3, 0);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2103      	movs	r1, #3
 8000eb6:	2007      	movs	r0, #7
 8000eb8:	f002 f90d 	bl	80030d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000ebc:	2007      	movs	r0, #7
 8000ebe:	f002 f926 	bl	800310e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 3, 0);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	2103      	movs	r1, #3
 8000ec6:	2008      	movs	r0, #8
 8000ec8:	f002 f905 	bl	80030d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000ecc:	2008      	movs	r0, #8
 8000ece:	f002 f91e 	bl	800310e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ed2:	bf00      	nop
 8000ed4:	3730      	adds	r7, #48	@ 0x30
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40023800 	.word	0x40023800
 8000ee0:	40021000 	.word	0x40021000
 8000ee4:	40020800 	.word	0x40020800
 8000ee8:	40020000 	.word	0x40020000
 8000eec:	40020c00 	.word	0x40020c00
 8000ef0:	40020400 	.word	0x40020400

08000ef4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ef8:	b672      	cpsid	i
}
 8000efa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000efc:	bf00      	nop
 8000efe:	e7fd      	b.n	8000efc <Error_Handler+0x8>

08000f00 <crc16>:
extern uint8_t TxData[256];
extern UART_HandleTypeDef huart2;

///* Table of CRC values for high-order byte */
uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	460b      	mov	r3, r1
 8000f0a:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8000f0c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f10:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < buffer_length; i++)
 8000f12:	2300      	movs	r3, #0
 8000f14:	81bb      	strh	r3, [r7, #12]
 8000f16:	e022      	b.n	8000f5e <crc16+0x5e>
    {
        crc ^= buffer[i];
 8000f18:	89bb      	ldrh	r3, [r7, #12]
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	461a      	mov	r2, r3
 8000f22:	89fb      	ldrh	r3, [r7, #14]
 8000f24:	4053      	eors	r3, r2
 8000f26:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++)
 8000f28:	2300      	movs	r3, #0
 8000f2a:	72fb      	strb	r3, [r7, #11]
 8000f2c:	e011      	b.n	8000f52 <crc16+0x52>
        {
            if (crc & 0x0001)
 8000f2e:	89fb      	ldrh	r3, [r7, #14]
 8000f30:	f003 0301 	and.w	r3, r3, #1
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d006      	beq.n	8000f46 <crc16+0x46>
                crc = (crc >> 1) ^ 0xA001;   //
 8000f38:	89fb      	ldrh	r3, [r7, #14]
 8000f3a:	085b      	lsrs	r3, r3, #1
 8000f3c:	b29a      	uxth	r2, r3
 8000f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f74 <crc16+0x74>)
 8000f40:	4053      	eors	r3, r2
 8000f42:	81fb      	strh	r3, [r7, #14]
 8000f44:	e002      	b.n	8000f4c <crc16+0x4c>
            else
                crc >>= 1;
 8000f46:	89fb      	ldrh	r3, [r7, #14]
 8000f48:	085b      	lsrs	r3, r3, #1
 8000f4a:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++)
 8000f4c:	7afb      	ldrb	r3, [r7, #11]
 8000f4e:	3301      	adds	r3, #1
 8000f50:	72fb      	strb	r3, [r7, #11]
 8000f52:	7afb      	ldrb	r3, [r7, #11]
 8000f54:	2b07      	cmp	r3, #7
 8000f56:	d9ea      	bls.n	8000f2e <crc16+0x2e>
    for (uint16_t i = 0; i < buffer_length; i++)
 8000f58:	89bb      	ldrh	r3, [r7, #12]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	81bb      	strh	r3, [r7, #12]
 8000f5e:	89ba      	ldrh	r2, [r7, #12]
 8000f60:	887b      	ldrh	r3, [r7, #2]
 8000f62:	429a      	cmp	r2, r3
 8000f64:	d3d8      	bcc.n	8000f18 <crc16+0x18>
        }
    }

    return crc;
 8000f66:	89fb      	ldrh	r3, [r7, #14]
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3714      	adds	r7, #20
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	ffffa001 	.word	0xffffa001

08000f78 <sendData>:
		0,  	0,  	0,  	0,  	0, 		0,  	0,  	0,  	0,  	0,  // 	290-299 40291-40300


};
void sendData (uint8_t *data, int size)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	4619      	mov	r1, r3
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f7ff ffb9 	bl	8000f00 <crc16>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	687a      	ldr	r2, [r7, #4]
 8000f96:	4413      	add	r3, r2
 8000f98:	89fa      	ldrh	r2, [r7, #14]
 8000f9a:	b2d2      	uxtb	r2, r2
 8000f9c:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 8000f9e:	89fb      	ldrh	r3, [r7, #14]
 8000fa0:	0a1b      	lsrs	r3, r3, #8
 8000fa2:	b299      	uxth	r1, r3
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	4413      	add	r3, r2
 8000fac:	b2ca      	uxtb	r2, r1
 8000fae:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, data, size+2, 1000);
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	3302      	adds	r3, #2
 8000fb6:	b29a      	uxth	r2, r3
 8000fb8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fbc:	6879      	ldr	r1, [r7, #4]
 8000fbe:	4803      	ldr	r0, [pc, #12]	@ (8000fcc <sendData+0x54>)
 8000fc0:	f004 f908 	bl	80051d4 <HAL_UART_Transmit>
}
 8000fc4:	bf00      	nop
 8000fc6:	3710      	adds	r7, #16
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	200004c0 	.word	0x200004c0

08000fd0 <modbusException>:

void modbusException (uint8_t exceptioncode)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData[0] = RxData[0];       // slave ID
 8000fda:	4b0b      	ldr	r3, [pc, #44]	@ (8001008 <modbusException+0x38>)
 8000fdc:	781a      	ldrb	r2, [r3, #0]
 8000fde:	4b0b      	ldr	r3, [pc, #44]	@ (800100c <modbusException+0x3c>)
 8000fe0:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1]|0x80;  // adding 1 to the MSB of the function code
 8000fe2:	4b09      	ldr	r3, [pc, #36]	@ (8001008 <modbusException+0x38>)
 8000fe4:	785b      	ldrb	r3, [r3, #1]
 8000fe6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000fea:	b2da      	uxtb	r2, r3
 8000fec:	4b07      	ldr	r3, [pc, #28]	@ (800100c <modbusException+0x3c>)
 8000fee:	705a      	strb	r2, [r3, #1]
	TxData[2] = exceptioncode;   // Load the Exception code
 8000ff0:	4a06      	ldr	r2, [pc, #24]	@ (800100c <modbusException+0x3c>)
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	7093      	strb	r3, [r2, #2]
	sendData(TxData, 3);         // send Data... CRC will be calculated in the function
 8000ff6:	2103      	movs	r1, #3
 8000ff8:	4804      	ldr	r0, [pc, #16]	@ (800100c <modbusException+0x3c>)
 8000ffa:	f7ff ffbd 	bl	8000f78 <sendData>
}
 8000ffe:	bf00      	nop
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	2000007c 	.word	0x2000007c
 800100c:	2000017c 	.word	0x2000017c

08001010 <readHoldingRegs>:


uint8_t readHoldingRegs (void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 8001016:	4b35      	ldr	r3, [pc, #212]	@ (80010ec <readHoldingRegs+0xdc>)
 8001018:	789b      	ldrb	r3, [r3, #2]
 800101a:	021b      	lsls	r3, r3, #8
 800101c:	b21a      	sxth	r2, r3
 800101e:	4b33      	ldr	r3, [pc, #204]	@ (80010ec <readHoldingRegs+0xdc>)
 8001020:	78db      	ldrb	r3, [r3, #3]
 8001022:	b21b      	sxth	r3, r3
 8001024:	4313      	orrs	r3, r2
 8001026:	b21b      	sxth	r3, r3
 8001028:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800102a:	4b30      	ldr	r3, [pc, #192]	@ (80010ec <readHoldingRegs+0xdc>)
 800102c:	791b      	ldrb	r3, [r3, #4]
 800102e:	021b      	lsls	r3, r3, #8
 8001030:	b21a      	sxth	r2, r3
 8001032:	4b2e      	ldr	r3, [pc, #184]	@ (80010ec <readHoldingRegs+0xdc>)
 8001034:	795b      	ldrb	r3, [r3, #5]
 8001036:	b21b      	sxth	r3, r3
 8001038:	4313      	orrs	r3, r2
 800103a:	b21b      	sxth	r3, r3
 800103c:	807b      	strh	r3, [r7, #2]
	if ((numRegs<Min_NumRegs)||(numRegs>Max_NumRegs))  // maximum no. of Registers as per the PDF
 800103e:	887b      	ldrh	r3, [r7, #2]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d003      	beq.n	800104c <readHoldingRegs+0x3c>
 8001044:	887b      	ldrh	r3, [r7, #2]
 8001046:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800104a:	d304      	bcc.n	8001056 <readHoldingRegs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800104c:	2003      	movs	r0, #3
 800104e:	f7ff ffbf 	bl	8000fd0 <modbusException>
		return 0;
 8001052:	2300      	movs	r3, #0
 8001054:	e045      	b.n	80010e2 <readHoldingRegs+0xd2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 8001056:	89fa      	ldrh	r2, [r7, #14]
 8001058:	887b      	ldrh	r3, [r7, #2]
 800105a:	4413      	add	r3, r2
 800105c:	b29b      	uxth	r3, r3
 800105e:	3b01      	subs	r3, #1
 8001060:	803b      	strh	r3, [r7, #0]
	if (endAddr>Max_NumRegs)  // end Register can not be more than 299 as we only have record of 300 Registers in total
 8001062:	883b      	ldrh	r3, [r7, #0]
 8001064:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001068:	d304      	bcc.n	8001074 <readHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800106a:	2002      	movs	r0, #2
 800106c:	f7ff ffb0 	bl	8000fd0 <modbusException>
		return 0;
 8001070:	2300      	movs	r3, #0
 8001072:	e036      	b.n	80010e2 <readHoldingRegs+0xd2>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 8001074:	4b1e      	ldr	r3, [pc, #120]	@ (80010f0 <readHoldingRegs+0xe0>)
 8001076:	2201      	movs	r2, #1
 8001078:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800107a:	4b1c      	ldr	r3, [pc, #112]	@ (80010ec <readHoldingRegs+0xdc>)
 800107c:	785a      	ldrb	r2, [r3, #1]
 800107e:	4b1c      	ldr	r3, [pc, #112]	@ (80010f0 <readHoldingRegs+0xe0>)
 8001080:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 8001082:	887b      	ldrh	r3, [r7, #2]
 8001084:	b2db      	uxtb	r3, r3
 8001086:	005b      	lsls	r3, r3, #1
 8001088:	b2da      	uxtb	r2, r3
 800108a:	4b19      	ldr	r3, [pc, #100]	@ (80010f0 <readHoldingRegs+0xe0>)
 800108c:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800108e:	2303      	movs	r3, #3
 8001090:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 8001092:	2300      	movs	r3, #0
 8001094:	607b      	str	r3, [r7, #4]
 8001096:	e01b      	b.n	80010d0 <readHoldingRegs+0xc0>
	{
		TxData[indx++] = (Holding_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 8001098:	89fb      	ldrh	r3, [r7, #14]
 800109a:	4a16      	ldr	r2, [pc, #88]	@ (80010f4 <readHoldingRegs+0xe4>)
 800109c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010a0:	0a1b      	lsrs	r3, r3, #8
 80010a2:	b299      	uxth	r1, r3
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	1c5a      	adds	r2, r3, #1
 80010a8:	60ba      	str	r2, [r7, #8]
 80010aa:	b2c9      	uxtb	r1, r1
 80010ac:	4a10      	ldr	r2, [pc, #64]	@ (80010f0 <readHoldingRegs+0xe0>)
 80010ae:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Holding_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 80010b0:	89fb      	ldrh	r3, [r7, #14]
 80010b2:	4a10      	ldr	r2, [pc, #64]	@ (80010f4 <readHoldingRegs+0xe4>)
 80010b4:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	1c5a      	adds	r2, r3, #1
 80010bc:	60ba      	str	r2, [r7, #8]
 80010be:	b2c9      	uxtb	r1, r1
 80010c0:	4a0b      	ldr	r2, [pc, #44]	@ (80010f0 <readHoldingRegs+0xe0>)
 80010c2:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 80010c4:	89fb      	ldrh	r3, [r7, #14]
 80010c6:	3301      	adds	r3, #1
 80010c8:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	3301      	adds	r3, #1
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	887b      	ldrh	r3, [r7, #2]
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	dbdf      	blt.n	8001098 <readHoldingRegs+0x88>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 80010d8:	68b9      	ldr	r1, [r7, #8]
 80010da:	4805      	ldr	r0, [pc, #20]	@ (80010f0 <readHoldingRegs+0xe0>)
 80010dc:	f7ff ff4c 	bl	8000f78 <sendData>
	return 1;   // success
 80010e0:	2301      	movs	r3, #1
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	2000007c 	.word	0x2000007c
 80010f0:	2000017c 	.word	0x2000017c
 80010f4:	20000524 	.word	0x20000524

080010f8 <readInputRegs>:

uint8_t readInputRegs (void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 80010fe:	4b35      	ldr	r3, [pc, #212]	@ (80011d4 <readInputRegs+0xdc>)
 8001100:	789b      	ldrb	r3, [r3, #2]
 8001102:	021b      	lsls	r3, r3, #8
 8001104:	b21a      	sxth	r2, r3
 8001106:	4b33      	ldr	r3, [pc, #204]	@ (80011d4 <readInputRegs+0xdc>)
 8001108:	78db      	ldrb	r3, [r3, #3]
 800110a:	b21b      	sxth	r3, r3
 800110c:	4313      	orrs	r3, r2
 800110e:	b21b      	sxth	r3, r3
 8001110:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 8001112:	4b30      	ldr	r3, [pc, #192]	@ (80011d4 <readInputRegs+0xdc>)
 8001114:	791b      	ldrb	r3, [r3, #4]
 8001116:	021b      	lsls	r3, r3, #8
 8001118:	b21a      	sxth	r2, r3
 800111a:	4b2e      	ldr	r3, [pc, #184]	@ (80011d4 <readInputRegs+0xdc>)
 800111c:	795b      	ldrb	r3, [r3, #5]
 800111e:	b21b      	sxth	r3, r3
 8001120:	4313      	orrs	r3, r2
 8001122:	b21b      	sxth	r3, r3
 8001124:	807b      	strh	r3, [r7, #2]
	if ((numRegs<Min_NumRegs)||(numRegs>Max_NumRegs))  // maximum no. of Registers as per the PDF
 8001126:	887b      	ldrh	r3, [r7, #2]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d003      	beq.n	8001134 <readInputRegs+0x3c>
 800112c:	887b      	ldrh	r3, [r7, #2]
 800112e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001132:	d304      	bcc.n	800113e <readInputRegs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8001134:	2003      	movs	r0, #3
 8001136:	f7ff ff4b 	bl	8000fd0 <modbusException>
		return 0;
 800113a:	2300      	movs	r3, #0
 800113c:	e045      	b.n	80011ca <readInputRegs+0xd2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800113e:	89fa      	ldrh	r2, [r7, #14]
 8001140:	887b      	ldrh	r3, [r7, #2]
 8001142:	4413      	add	r3, r2
 8001144:	b29b      	uxth	r3, r3
 8001146:	3b01      	subs	r3, #1
 8001148:	803b      	strh	r3, [r7, #0]
	if (endAddr>Max_NumRegs)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800114a:	883b      	ldrh	r3, [r7, #0]
 800114c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001150:	d304      	bcc.n	800115c <readInputRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8001152:	2002      	movs	r0, #2
 8001154:	f7ff ff3c 	bl	8000fd0 <modbusException>
		return 0;
 8001158:	2300      	movs	r3, #0
 800115a:	e036      	b.n	80011ca <readInputRegs+0xd2>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800115c:	4b1e      	ldr	r3, [pc, #120]	@ (80011d8 <readInputRegs+0xe0>)
 800115e:	2201      	movs	r2, #1
 8001160:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 8001162:	4b1c      	ldr	r3, [pc, #112]	@ (80011d4 <readInputRegs+0xdc>)
 8001164:	785a      	ldrb	r2, [r3, #1]
 8001166:	4b1c      	ldr	r3, [pc, #112]	@ (80011d8 <readInputRegs+0xe0>)
 8001168:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800116a:	887b      	ldrh	r3, [r7, #2]
 800116c:	b2db      	uxtb	r3, r3
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	b2da      	uxtb	r2, r3
 8001172:	4b19      	ldr	r3, [pc, #100]	@ (80011d8 <readInputRegs+0xe0>)
 8001174:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 8001176:	2303      	movs	r3, #3
 8001178:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800117a:	2300      	movs	r3, #0
 800117c:	607b      	str	r3, [r7, #4]
 800117e:	e01b      	b.n	80011b8 <readInputRegs+0xc0>
	{
		TxData[indx++] = (Input_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 8001180:	89fb      	ldrh	r3, [r7, #14]
 8001182:	4a16      	ldr	r2, [pc, #88]	@ (80011dc <readInputRegs+0xe4>)
 8001184:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001188:	0a1b      	lsrs	r3, r3, #8
 800118a:	b299      	uxth	r1, r3
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	1c5a      	adds	r2, r3, #1
 8001190:	60ba      	str	r2, [r7, #8]
 8001192:	b2c9      	uxtb	r1, r1
 8001194:	4a10      	ldr	r2, [pc, #64]	@ (80011d8 <readInputRegs+0xe0>)
 8001196:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Input_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 8001198:	89fb      	ldrh	r3, [r7, #14]
 800119a:	4a10      	ldr	r2, [pc, #64]	@ (80011dc <readInputRegs+0xe4>)
 800119c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	1c5a      	adds	r2, r3, #1
 80011a4:	60ba      	str	r2, [r7, #8]
 80011a6:	b2c9      	uxtb	r1, r1
 80011a8:	4a0b      	ldr	r2, [pc, #44]	@ (80011d8 <readInputRegs+0xe0>)
 80011aa:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 80011ac:	89fb      	ldrh	r3, [r7, #14]
 80011ae:	3301      	adds	r3, #1
 80011b0:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	3301      	adds	r3, #1
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	887b      	ldrh	r3, [r7, #2]
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	429a      	cmp	r2, r3
 80011be:	dbdf      	blt.n	8001180 <readInputRegs+0x88>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 80011c0:	68b9      	ldr	r1, [r7, #8]
 80011c2:	4805      	ldr	r0, [pc, #20]	@ (80011d8 <readInputRegs+0xe0>)
 80011c4:	f7ff fed8 	bl	8000f78 <sendData>
	return 1;   // success
 80011c8:	2301      	movs	r3, #1
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	2000007c 	.word	0x2000007c
 80011d8:	2000017c 	.word	0x2000017c
 80011dc:	080062e8 	.word	0x080062e8

080011e0 <readCoils>:

uint8_t readCoils (void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b088      	sub	sp, #32
 80011e4:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 80011e6:	4b52      	ldr	r3, [pc, #328]	@ (8001330 <readCoils+0x150>)
 80011e8:	789b      	ldrb	r3, [r3, #2]
 80011ea:	021b      	lsls	r3, r3, #8
 80011ec:	b21a      	sxth	r2, r3
 80011ee:	4b50      	ldr	r3, [pc, #320]	@ (8001330 <readCoils+0x150>)
 80011f0:	78db      	ldrb	r3, [r3, #3]
 80011f2:	b21b      	sxth	r3, r3
 80011f4:	4313      	orrs	r3, r2
 80011f6:	b21b      	sxth	r3, r3
 80011f8:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 80011fa:	4b4d      	ldr	r3, [pc, #308]	@ (8001330 <readCoils+0x150>)
 80011fc:	791b      	ldrb	r3, [r3, #4]
 80011fe:	021b      	lsls	r3, r3, #8
 8001200:	b21a      	sxth	r2, r3
 8001202:	4b4b      	ldr	r3, [pc, #300]	@ (8001330 <readCoils+0x150>)
 8001204:	795b      	ldrb	r3, [r3, #5]
 8001206:	b21b      	sxth	r3, r3
 8001208:	4313      	orrs	r3, r2
 800120a:	b21b      	sxth	r3, r3
 800120c:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800120e:	893b      	ldrh	r3, [r7, #8]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d003      	beq.n	800121c <readCoils+0x3c>
 8001214:	893b      	ldrh	r3, [r7, #8]
 8001216:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800121a:	d904      	bls.n	8001226 <readCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800121c:	2003      	movs	r0, #3
 800121e:	f7ff fed7 	bl	8000fd0 <modbusException>
		return 0;
 8001222:	2300      	movs	r3, #0
 8001224:	e080      	b.n	8001328 <readCoils+0x148>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 8001226:	897a      	ldrh	r2, [r7, #10]
 8001228:	893b      	ldrh	r3, [r7, #8]
 800122a:	4413      	add	r3, r2
 800122c:	b29b      	uxth	r3, r3
 800122e:	3b01      	subs	r3, #1
 8001230:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 8001232:	88fb      	ldrh	r3, [r7, #6]
 8001234:	2bc7      	cmp	r3, #199	@ 0xc7
 8001236:	d904      	bls.n	8001242 <readCoils+0x62>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8001238:	2002      	movs	r0, #2
 800123a:	f7ff fec9 	bl	8000fd0 <modbusException>
		return 0;
 800123e:	2300      	movs	r3, #0
 8001240:	e072      	b.n	8001328 <readCoils+0x148>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 8001242:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001246:	2100      	movs	r1, #0
 8001248:	483a      	ldr	r0, [pc, #232]	@ (8001334 <readCoils+0x154>)
 800124a:	f005 f815 	bl	8006278 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800124e:	4b39      	ldr	r3, [pc, #228]	@ (8001334 <readCoils+0x154>)
 8001250:	2201      	movs	r2, #1
 8001252:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 8001254:	4b36      	ldr	r3, [pc, #216]	@ (8001330 <readCoils+0x150>)
 8001256:	785a      	ldrb	r2, [r3, #1]
 8001258:	4b36      	ldr	r3, [pc, #216]	@ (8001334 <readCoils+0x154>)
 800125a:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800125c:	893b      	ldrh	r3, [r7, #8]
 800125e:	08db      	lsrs	r3, r3, #3
 8001260:	b29b      	uxth	r3, r3
 8001262:	b2db      	uxtb	r3, r3
 8001264:	893a      	ldrh	r2, [r7, #8]
 8001266:	f002 0207 	and.w	r2, r2, #7
 800126a:	b292      	uxth	r2, r2
 800126c:	2a00      	cmp	r2, #0
 800126e:	bf14      	ite	ne
 8001270:	2201      	movne	r2, #1
 8001272:	2200      	moveq	r2, #0
 8001274:	b2d2      	uxtb	r2, r2
 8001276:	4413      	add	r3, r2
 8001278:	b2da      	uxtb	r2, r3
 800127a:	4b2e      	ldr	r3, [pc, #184]	@ (8001334 <readCoils+0x154>)
 800127c:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800127e:	2303      	movs	r3, #3
 8001280:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 8001282:	897b      	ldrh	r3, [r7, #10]
 8001284:	08db      	lsrs	r3, r3, #3
 8001286:	b29b      	uxth	r3, r3
 8001288:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800128a:	897b      	ldrh	r3, [r7, #10]
 800128c:	f003 0307 	and.w	r3, r3, #7
 8001290:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 8001292:	2300      	movs	r3, #0
 8001294:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 8001296:	2300      	movs	r3, #0
 8001298:	60fb      	str	r3, [r7, #12]
 800129a:	e033      	b.n	8001304 <readCoils+0x124>
	{
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800129c:	4a25      	ldr	r2, [pc, #148]	@ (8001334 <readCoils+0x154>)
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	4413      	add	r3, r2
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	b25a      	sxtb	r2, r3
 80012a6:	4924      	ldr	r1, [pc, #144]	@ (8001338 <readCoils+0x158>)
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	440b      	add	r3, r1
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	4619      	mov	r1, r3
 80012b0:	8afb      	ldrh	r3, [r7, #22]
 80012b2:	fa41 f303 	asr.w	r3, r1, r3
 80012b6:	f003 0101 	and.w	r1, r3, #1
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	fa01 f303 	lsl.w	r3, r1, r3
 80012c0:	b25b      	sxtb	r3, r3
 80012c2:	4313      	orrs	r3, r2
 80012c4:	b25b      	sxtb	r3, r3
 80012c6:	b2d9      	uxtb	r1, r3
 80012c8:	4a1a      	ldr	r2, [pc, #104]	@ (8001334 <readCoils+0x154>)
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	4413      	add	r3, r2
 80012ce:	460a      	mov	r2, r1
 80012d0:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	3301      	adds	r3, #1
 80012d6:	613b      	str	r3, [r7, #16]
 80012d8:	8afb      	ldrh	r3, [r7, #22]
 80012da:	3301      	adds	r3, #1
 80012dc:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	2b07      	cmp	r3, #7
 80012e2:	dd04      	ble.n	80012ee <readCoils+0x10e>
		{
			indxPosition = 0;
 80012e4:	2300      	movs	r3, #0
 80012e6:	613b      	str	r3, [r7, #16]
			indx++;
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	3301      	adds	r3, #1
 80012ec:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 80012ee:	8afb      	ldrh	r3, [r7, #22]
 80012f0:	2b07      	cmp	r3, #7
 80012f2:	d904      	bls.n	80012fe <readCoils+0x11e>
		{
			bitPosition=0;
 80012f4:	2300      	movs	r3, #0
 80012f6:	82fb      	strh	r3, [r7, #22]
			startByte++;
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	3301      	adds	r3, #1
 80012fc:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	3301      	adds	r3, #1
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	893b      	ldrh	r3, [r7, #8]
 8001306:	68fa      	ldr	r2, [r7, #12]
 8001308:	429a      	cmp	r2, r3
 800130a:	dbc7      	blt.n	800129c <readCoils+0xbc>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800130c:	893b      	ldrh	r3, [r7, #8]
 800130e:	f003 0307 	and.w	r3, r3, #7
 8001312:	b29b      	uxth	r3, r3
 8001314:	2b00      	cmp	r3, #0
 8001316:	d002      	beq.n	800131e <readCoils+0x13e>
 8001318:	69fb      	ldr	r3, [r7, #28]
 800131a:	3301      	adds	r3, #1
 800131c:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800131e:	69f9      	ldr	r1, [r7, #28]
 8001320:	4804      	ldr	r0, [pc, #16]	@ (8001334 <readCoils+0x154>)
 8001322:	f7ff fe29 	bl	8000f78 <sendData>
	return 1;   // success
 8001326:	2301      	movs	r3, #1
}
 8001328:	4618      	mov	r0, r3
 800132a:	3720      	adds	r7, #32
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	2000007c 	.word	0x2000007c
 8001334:	2000017c 	.word	0x2000017c
 8001338:	20000508 	.word	0x20000508

0800133c <readInputs>:

uint8_t readInputs (void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b088      	sub	sp, #32
 8001340:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 8001342:	4b52      	ldr	r3, [pc, #328]	@ (800148c <readInputs+0x150>)
 8001344:	789b      	ldrb	r3, [r3, #2]
 8001346:	021b      	lsls	r3, r3, #8
 8001348:	b21a      	sxth	r2, r3
 800134a:	4b50      	ldr	r3, [pc, #320]	@ (800148c <readInputs+0x150>)
 800134c:	78db      	ldrb	r3, [r3, #3]
 800134e:	b21b      	sxth	r3, r3
 8001350:	4313      	orrs	r3, r2
 8001352:	b21b      	sxth	r3, r3
 8001354:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 8001356:	4b4d      	ldr	r3, [pc, #308]	@ (800148c <readInputs+0x150>)
 8001358:	791b      	ldrb	r3, [r3, #4]
 800135a:	021b      	lsls	r3, r3, #8
 800135c:	b21a      	sxth	r2, r3
 800135e:	4b4b      	ldr	r3, [pc, #300]	@ (800148c <readInputs+0x150>)
 8001360:	795b      	ldrb	r3, [r3, #5]
 8001362:	b21b      	sxth	r3, r3
 8001364:	4313      	orrs	r3, r2
 8001366:	b21b      	sxth	r3, r3
 8001368:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800136a:	893b      	ldrh	r3, [r7, #8]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d003      	beq.n	8001378 <readInputs+0x3c>
 8001370:	893b      	ldrh	r3, [r7, #8]
 8001372:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001376:	d904      	bls.n	8001382 <readInputs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8001378:	2003      	movs	r0, #3
 800137a:	f7ff fe29 	bl	8000fd0 <modbusException>
		return 0;
 800137e:	2300      	movs	r3, #0
 8001380:	e080      	b.n	8001484 <readInputs+0x148>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 8001382:	897a      	ldrh	r2, [r7, #10]
 8001384:	893b      	ldrh	r3, [r7, #8]
 8001386:	4413      	add	r3, r2
 8001388:	b29b      	uxth	r3, r3
 800138a:	3b01      	subs	r3, #1
 800138c:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800138e:	88fb      	ldrh	r3, [r7, #6]
 8001390:	2bc7      	cmp	r3, #199	@ 0xc7
 8001392:	d904      	bls.n	800139e <readInputs+0x62>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8001394:	2002      	movs	r0, #2
 8001396:	f7ff fe1b 	bl	8000fd0 <modbusException>
		return 0;
 800139a:	2300      	movs	r3, #0
 800139c:	e072      	b.n	8001484 <readInputs+0x148>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800139e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013a2:	2100      	movs	r1, #0
 80013a4:	483a      	ldr	r0, [pc, #232]	@ (8001490 <readInputs+0x154>)
 80013a6:	f004 ff67 	bl	8006278 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 80013aa:	4b39      	ldr	r3, [pc, #228]	@ (8001490 <readInputs+0x154>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 80013b0:	4b36      	ldr	r3, [pc, #216]	@ (800148c <readInputs+0x150>)
 80013b2:	785a      	ldrb	r2, [r3, #1]
 80013b4:	4b36      	ldr	r3, [pc, #216]	@ (8001490 <readInputs+0x154>)
 80013b6:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 80013b8:	893b      	ldrh	r3, [r7, #8]
 80013ba:	08db      	lsrs	r3, r3, #3
 80013bc:	b29b      	uxth	r3, r3
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	893a      	ldrh	r2, [r7, #8]
 80013c2:	f002 0207 	and.w	r2, r2, #7
 80013c6:	b292      	uxth	r2, r2
 80013c8:	2a00      	cmp	r2, #0
 80013ca:	bf14      	ite	ne
 80013cc:	2201      	movne	r2, #1
 80013ce:	2200      	moveq	r2, #0
 80013d0:	b2d2      	uxtb	r2, r2
 80013d2:	4413      	add	r3, r2
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	4b2e      	ldr	r3, [pc, #184]	@ (8001490 <readInputs+0x154>)
 80013d8:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 80013da:	2303      	movs	r3, #3
 80013dc:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 80013de:	897b      	ldrh	r3, [r7, #10]
 80013e0:	08db      	lsrs	r3, r3, #3
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 80013e6:	897b      	ldrh	r3, [r7, #10]
 80013e8:	f003 0307 	and.w	r3, r3, #7
 80013ec:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 80013ee:	2300      	movs	r3, #0
 80013f0:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 80013f2:	2300      	movs	r3, #0
 80013f4:	60fb      	str	r3, [r7, #12]
 80013f6:	e033      	b.n	8001460 <readInputs+0x124>
	{
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 80013f8:	4a25      	ldr	r2, [pc, #148]	@ (8001490 <readInputs+0x154>)
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	4413      	add	r3, r2
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	b25a      	sxtb	r2, r3
 8001402:	4924      	ldr	r1, [pc, #144]	@ (8001494 <readInputs+0x158>)
 8001404:	69bb      	ldr	r3, [r7, #24]
 8001406:	440b      	add	r3, r1
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	4619      	mov	r1, r3
 800140c:	8afb      	ldrh	r3, [r7, #22]
 800140e:	fa41 f303 	asr.w	r3, r1, r3
 8001412:	f003 0101 	and.w	r1, r3, #1
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	fa01 f303 	lsl.w	r3, r1, r3
 800141c:	b25b      	sxtb	r3, r3
 800141e:	4313      	orrs	r3, r2
 8001420:	b25b      	sxtb	r3, r3
 8001422:	b2d9      	uxtb	r1, r3
 8001424:	4a1a      	ldr	r2, [pc, #104]	@ (8001490 <readInputs+0x154>)
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	4413      	add	r3, r2
 800142a:	460a      	mov	r2, r1
 800142c:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	3301      	adds	r3, #1
 8001432:	613b      	str	r3, [r7, #16]
 8001434:	8afb      	ldrh	r3, [r7, #22]
 8001436:	3301      	adds	r3, #1
 8001438:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	2b07      	cmp	r3, #7
 800143e:	dd04      	ble.n	800144a <readInputs+0x10e>
		{
			indxPosition = 0;
 8001440:	2300      	movs	r3, #0
 8001442:	613b      	str	r3, [r7, #16]
			indx++;
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	3301      	adds	r3, #1
 8001448:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800144a:	8afb      	ldrh	r3, [r7, #22]
 800144c:	2b07      	cmp	r3, #7
 800144e:	d904      	bls.n	800145a <readInputs+0x11e>
		{
			bitPosition=0;
 8001450:	2300      	movs	r3, #0
 8001452:	82fb      	strh	r3, [r7, #22]
			startByte++;
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	3301      	adds	r3, #1
 8001458:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	3301      	adds	r3, #1
 800145e:	60fb      	str	r3, [r7, #12]
 8001460:	893b      	ldrh	r3, [r7, #8]
 8001462:	68fa      	ldr	r2, [r7, #12]
 8001464:	429a      	cmp	r2, r3
 8001466:	dbc7      	blt.n	80013f8 <readInputs+0xbc>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 8001468:	893b      	ldrh	r3, [r7, #8]
 800146a:	f003 0307 	and.w	r3, r3, #7
 800146e:	b29b      	uxth	r3, r3
 8001470:	2b00      	cmp	r3, #0
 8001472:	d002      	beq.n	800147a <readInputs+0x13e>
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	3301      	adds	r3, #1
 8001478:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800147a:	69f9      	ldr	r1, [r7, #28]
 800147c:	4804      	ldr	r0, [pc, #16]	@ (8001490 <readInputs+0x154>)
 800147e:	f7ff fd7b 	bl	8000f78 <sendData>
	return 1;   // success
 8001482:	2301      	movs	r3, #1
}
 8001484:	4618      	mov	r0, r3
 8001486:	3720      	adds	r7, #32
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	2000007c 	.word	0x2000007c
 8001490:	2000017c 	.word	0x2000017c
 8001494:	0800634c 	.word	0x0800634c

08001498 <writeHoldingRegs>:

uint8_t writeHoldingRegs (void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800149e:	4b39      	ldr	r3, [pc, #228]	@ (8001584 <writeHoldingRegs+0xec>)
 80014a0:	789b      	ldrb	r3, [r3, #2]
 80014a2:	021b      	lsls	r3, r3, #8
 80014a4:	b21a      	sxth	r2, r3
 80014a6:	4b37      	ldr	r3, [pc, #220]	@ (8001584 <writeHoldingRegs+0xec>)
 80014a8:	78db      	ldrb	r3, [r3, #3]
 80014aa:	b21b      	sxth	r3, r3
 80014ac:	4313      	orrs	r3, r2
 80014ae:	b21b      	sxth	r3, r3
 80014b0:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 80014b2:	4b34      	ldr	r3, [pc, #208]	@ (8001584 <writeHoldingRegs+0xec>)
 80014b4:	791b      	ldrb	r3, [r3, #4]
 80014b6:	021b      	lsls	r3, r3, #8
 80014b8:	b21a      	sxth	r2, r3
 80014ba:	4b32      	ldr	r3, [pc, #200]	@ (8001584 <writeHoldingRegs+0xec>)
 80014bc:	795b      	ldrb	r3, [r3, #5]
 80014be:	b21b      	sxth	r3, r3
 80014c0:	4313      	orrs	r3, r2
 80014c2:	b21b      	sxth	r3, r3
 80014c4:	807b      	strh	r3, [r7, #2]
	if ((numRegs<Min_NumRegs)||(numRegs>Max_NumRegs))  // maximum no. of Registers as per the PDF
 80014c6:	887b      	ldrh	r3, [r7, #2]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d003      	beq.n	80014d4 <writeHoldingRegs+0x3c>
 80014cc:	887b      	ldrh	r3, [r7, #2]
 80014ce:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80014d2:	d304      	bcc.n	80014de <writeHoldingRegs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 80014d4:	2003      	movs	r0, #3
 80014d6:	f7ff fd7b 	bl	8000fd0 <modbusException>
		return 0;
 80014da:	2300      	movs	r3, #0
 80014dc:	e04d      	b.n	800157a <writeHoldingRegs+0xe2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 80014de:	89fa      	ldrh	r2, [r7, #14]
 80014e0:	887b      	ldrh	r3, [r7, #2]
 80014e2:	4413      	add	r3, r2
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	3b01      	subs	r3, #1
 80014e8:	803b      	strh	r3, [r7, #0]
	if (endAddr>Max_NumRegs)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 80014ea:	883b      	ldrh	r3, [r7, #0]
 80014ec:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80014f0:	d304      	bcc.n	80014fc <writeHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 80014f2:	2002      	movs	r0, #2
 80014f4:	f7ff fd6c 	bl	8000fd0 <modbusException>
		return 0;
 80014f8:	2300      	movs	r3, #0
 80014fa:	e03e      	b.n	800157a <writeHoldingRegs+0xe2>

	/* start saving 16 bit data
	 * Data starts from RxData[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */
	int indx = 7;  // we need to keep track of index in RxData
 80014fc:	2307      	movs	r3, #7
 80014fe:	60bb      	str	r3, [r7, #8]
	for (int i=0; i<numRegs; i++)
 8001500:	2300      	movs	r3, #0
 8001502:	607b      	str	r3, [r7, #4]
 8001504:	e019      	b.n	800153a <writeHoldingRegs+0xa2>
	{
		Holding_Registers_Database[startAddr++] = (RxData[indx++]<<8)|RxData[indx++];
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	1c5a      	adds	r2, r3, #1
 800150a:	60ba      	str	r2, [r7, #8]
 800150c:	4a1d      	ldr	r2, [pc, #116]	@ (8001584 <writeHoldingRegs+0xec>)
 800150e:	5cd3      	ldrb	r3, [r2, r3]
 8001510:	021b      	lsls	r3, r3, #8
 8001512:	b21a      	sxth	r2, r3
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	1c59      	adds	r1, r3, #1
 8001518:	60b9      	str	r1, [r7, #8]
 800151a:	491a      	ldr	r1, [pc, #104]	@ (8001584 <writeHoldingRegs+0xec>)
 800151c:	5ccb      	ldrb	r3, [r1, r3]
 800151e:	b21b      	sxth	r3, r3
 8001520:	4313      	orrs	r3, r2
 8001522:	b219      	sxth	r1, r3
 8001524:	89fb      	ldrh	r3, [r7, #14]
 8001526:	1c5a      	adds	r2, r3, #1
 8001528:	81fa      	strh	r2, [r7, #14]
 800152a:	461a      	mov	r2, r3
 800152c:	b289      	uxth	r1, r1
 800152e:	4b16      	ldr	r3, [pc, #88]	@ (8001588 <writeHoldingRegs+0xf0>)
 8001530:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i=0; i<numRegs; i++)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	3301      	adds	r3, #1
 8001538:	607b      	str	r3, [r7, #4]
 800153a:	887b      	ldrh	r3, [r7, #2]
 800153c:	687a      	ldr	r2, [r7, #4]
 800153e:	429a      	cmp	r2, r3
 8001540:	dbe1      	blt.n	8001506 <writeHoldingRegs+0x6e>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 8001542:	4b12      	ldr	r3, [pc, #72]	@ (800158c <writeHoldingRegs+0xf4>)
 8001544:	2201      	movs	r2, #1
 8001546:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 8001548:	4b0e      	ldr	r3, [pc, #56]	@ (8001584 <writeHoldingRegs+0xec>)
 800154a:	785a      	ldrb	r2, [r3, #1]
 800154c:	4b0f      	ldr	r3, [pc, #60]	@ (800158c <writeHoldingRegs+0xf4>)
 800154e:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 8001550:	4b0c      	ldr	r3, [pc, #48]	@ (8001584 <writeHoldingRegs+0xec>)
 8001552:	789a      	ldrb	r2, [r3, #2]
 8001554:	4b0d      	ldr	r3, [pc, #52]	@ (800158c <writeHoldingRegs+0xf4>)
 8001556:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 8001558:	4b0a      	ldr	r3, [pc, #40]	@ (8001584 <writeHoldingRegs+0xec>)
 800155a:	78da      	ldrb	r2, [r3, #3]
 800155c:	4b0b      	ldr	r3, [pc, #44]	@ (800158c <writeHoldingRegs+0xf4>)
 800155e:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of Regs HIGH Byte
 8001560:	4b08      	ldr	r3, [pc, #32]	@ (8001584 <writeHoldingRegs+0xec>)
 8001562:	791a      	ldrb	r2, [r3, #4]
 8001564:	4b09      	ldr	r3, [pc, #36]	@ (800158c <writeHoldingRegs+0xf4>)
 8001566:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of Regs LOW Byte
 8001568:	4b06      	ldr	r3, [pc, #24]	@ (8001584 <writeHoldingRegs+0xec>)
 800156a:	795a      	ldrb	r2, [r3, #5]
 800156c:	4b07      	ldr	r3, [pc, #28]	@ (800158c <writeHoldingRegs+0xf4>)
 800156e:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 8001570:	2106      	movs	r1, #6
 8001572:	4806      	ldr	r0, [pc, #24]	@ (800158c <writeHoldingRegs+0xf4>)
 8001574:	f7ff fd00 	bl	8000f78 <sendData>
	return 1;   // success
 8001578:	2301      	movs	r3, #1
}
 800157a:	4618      	mov	r0, r3
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	2000007c 	.word	0x2000007c
 8001588:	20000524 	.word	0x20000524
 800158c:	2000017c 	.word	0x2000017c

08001590 <writeSingleReg>:

uint8_t writeSingleReg (void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 8001596:	4b20      	ldr	r3, [pc, #128]	@ (8001618 <writeSingleReg+0x88>)
 8001598:	789b      	ldrb	r3, [r3, #2]
 800159a:	021b      	lsls	r3, r3, #8
 800159c:	b21a      	sxth	r2, r3
 800159e:	4b1e      	ldr	r3, [pc, #120]	@ (8001618 <writeSingleReg+0x88>)
 80015a0:	78db      	ldrb	r3, [r3, #3]
 80015a2:	b21b      	sxth	r3, r3
 80015a4:	4313      	orrs	r3, r2
 80015a6:	b21b      	sxth	r3, r3
 80015a8:	80fb      	strh	r3, [r7, #6]

	if (startAddr>Max_NumRegs)  // The Register Address can not be more than 299 as we only have record of 300 Registers in total
 80015aa:	88fb      	ldrh	r3, [r7, #6]
 80015ac:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80015b0:	d304      	bcc.n	80015bc <writeSingleReg+0x2c>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 80015b2:	2002      	movs	r0, #2
 80015b4:	f7ff fd0c 	bl	8000fd0 <modbusException>
		return 0;
 80015b8:	2300      	movs	r3, #0
 80015ba:	e029      	b.n	8001610 <writeSingleReg+0x80>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData[4] and RxData[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData[4]<<8)|RxData[5];
 80015bc:	4b16      	ldr	r3, [pc, #88]	@ (8001618 <writeSingleReg+0x88>)
 80015be:	791b      	ldrb	r3, [r3, #4]
 80015c0:	021b      	lsls	r3, r3, #8
 80015c2:	b21a      	sxth	r2, r3
 80015c4:	4b14      	ldr	r3, [pc, #80]	@ (8001618 <writeSingleReg+0x88>)
 80015c6:	795b      	ldrb	r3, [r3, #5]
 80015c8:	b21b      	sxth	r3, r3
 80015ca:	4313      	orrs	r3, r2
 80015cc:	b21a      	sxth	r2, r3
 80015ce:	88fb      	ldrh	r3, [r7, #6]
 80015d0:	b291      	uxth	r1, r2
 80015d2:	4a12      	ldr	r2, [pc, #72]	@ (800161c <writeSingleReg+0x8c>)
 80015d4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 80015d8:	4b11      	ldr	r3, [pc, #68]	@ (8001620 <writeSingleReg+0x90>)
 80015da:	2201      	movs	r2, #1
 80015dc:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 80015de:	4b0e      	ldr	r3, [pc, #56]	@ (8001618 <writeSingleReg+0x88>)
 80015e0:	785a      	ldrb	r2, [r3, #1]
 80015e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001620 <writeSingleReg+0x90>)
 80015e4:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 80015e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001618 <writeSingleReg+0x88>)
 80015e8:	789a      	ldrb	r2, [r3, #2]
 80015ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001620 <writeSingleReg+0x90>)
 80015ec:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 80015ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001618 <writeSingleReg+0x88>)
 80015f0:	78da      	ldrb	r2, [r3, #3]
 80015f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001620 <writeSingleReg+0x90>)
 80015f4:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Reg Data HIGH Byte
 80015f6:	4b08      	ldr	r3, [pc, #32]	@ (8001618 <writeSingleReg+0x88>)
 80015f8:	791a      	ldrb	r2, [r3, #4]
 80015fa:	4b09      	ldr	r3, [pc, #36]	@ (8001620 <writeSingleReg+0x90>)
 80015fc:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Reg Data LOW  Byte
 80015fe:	4b06      	ldr	r3, [pc, #24]	@ (8001618 <writeSingleReg+0x88>)
 8001600:	795a      	ldrb	r2, [r3, #5]
 8001602:	4b07      	ldr	r3, [pc, #28]	@ (8001620 <writeSingleReg+0x90>)
 8001604:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 8001606:	2106      	movs	r1, #6
 8001608:	4805      	ldr	r0, [pc, #20]	@ (8001620 <writeSingleReg+0x90>)
 800160a:	f7ff fcb5 	bl	8000f78 <sendData>
	return 1;   // success
 800160e:	2301      	movs	r3, #1
}
 8001610:	4618      	mov	r0, r3
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	2000007c 	.word	0x2000007c
 800161c:	20000524 	.word	0x20000524
 8001620:	2000017c 	.word	0x2000017c

08001624 <writeSingleCoil>:

uint8_t writeSingleCoil (void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800162a:	4b38      	ldr	r3, [pc, #224]	@ (800170c <writeSingleCoil+0xe8>)
 800162c:	789b      	ldrb	r3, [r3, #2]
 800162e:	021b      	lsls	r3, r3, #8
 8001630:	b21a      	sxth	r2, r3
 8001632:	4b36      	ldr	r3, [pc, #216]	@ (800170c <writeSingleCoil+0xe8>)
 8001634:	78db      	ldrb	r3, [r3, #3]
 8001636:	b21b      	sxth	r3, r3
 8001638:	4313      	orrs	r3, r2
 800163a:	b21b      	sxth	r3, r3
 800163c:	81fb      	strh	r3, [r7, #14]

	if (startAddr>199)  // The Coil Address can not be more than 199 as we only have record of 200 Coils in total
 800163e:	89fb      	ldrh	r3, [r7, #14]
 8001640:	2bc7      	cmp	r3, #199	@ 0xc7
 8001642:	d904      	bls.n	800164e <writeSingleCoil+0x2a>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8001644:	2002      	movs	r0, #2
 8001646:	f7ff fcc3 	bl	8000fd0 <modbusException>
		return 0;
 800164a:	2300      	movs	r3, #0
 800164c:	e05a      	b.n	8001704 <writeSingleCoil+0xe0>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800164e:	89fb      	ldrh	r3, [r7, #14]
 8001650:	08db      	lsrs	r3, r3, #3
 8001652:	b29b      	uxth	r3, r3
 8001654:	60bb      	str	r3, [r7, #8]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 8001656:	89fb      	ldrh	r3, [r7, #14]
 8001658:	f003 0307 	and.w	r3, r3, #7
 800165c:	80fb      	strh	r3, [r7, #6]
	 * A value of FF 00 hex requests the coil to be ON.
	 * A value of 00 00 requests it to be OFF.
	 * All other values are illegal and will not affect the coil.
	 */

	if ((RxData[4] == 0xFF) && (RxData[5] == 0x00))
 800165e:	4b2b      	ldr	r3, [pc, #172]	@ (800170c <writeSingleCoil+0xe8>)
 8001660:	791b      	ldrb	r3, [r3, #4]
 8001662:	2bff      	cmp	r3, #255	@ 0xff
 8001664:	d116      	bne.n	8001694 <writeSingleCoil+0x70>
 8001666:	4b29      	ldr	r3, [pc, #164]	@ (800170c <writeSingleCoil+0xe8>)
 8001668:	795b      	ldrb	r3, [r3, #5]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d112      	bne.n	8001694 <writeSingleCoil+0x70>
	{
		Coils_Database[startByte] |= 1<<bitPosition; // Replace that bit with 1
 800166e:	4a28      	ldr	r2, [pc, #160]	@ (8001710 <writeSingleCoil+0xec>)
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	4413      	add	r3, r2
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	b25a      	sxtb	r2, r3
 8001678:	88fb      	ldrh	r3, [r7, #6]
 800167a:	2101      	movs	r1, #1
 800167c:	fa01 f303 	lsl.w	r3, r1, r3
 8001680:	b25b      	sxtb	r3, r3
 8001682:	4313      	orrs	r3, r2
 8001684:	b25b      	sxtb	r3, r3
 8001686:	b2d9      	uxtb	r1, r3
 8001688:	4a21      	ldr	r2, [pc, #132]	@ (8001710 <writeSingleCoil+0xec>)
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	4413      	add	r3, r2
 800168e:	460a      	mov	r2, r1
 8001690:	701a      	strb	r2, [r3, #0]
 8001692:	e01b      	b.n	80016cc <writeSingleCoil+0xa8>
	}

	else if ((RxData[4] == 0x00) && (RxData[5] == 0x00))
 8001694:	4b1d      	ldr	r3, [pc, #116]	@ (800170c <writeSingleCoil+0xe8>)
 8001696:	791b      	ldrb	r3, [r3, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d117      	bne.n	80016cc <writeSingleCoil+0xa8>
 800169c:	4b1b      	ldr	r3, [pc, #108]	@ (800170c <writeSingleCoil+0xe8>)
 800169e:	795b      	ldrb	r3, [r3, #5]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d113      	bne.n	80016cc <writeSingleCoil+0xa8>
	{
		Coils_Database[startByte] &= ~(1<<bitPosition); // Replace that bit with 0
 80016a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001710 <writeSingleCoil+0xec>)
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	4413      	add	r3, r2
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	b25a      	sxtb	r2, r3
 80016ae:	88fb      	ldrh	r3, [r7, #6]
 80016b0:	2101      	movs	r1, #1
 80016b2:	fa01 f303 	lsl.w	r3, r1, r3
 80016b6:	b25b      	sxtb	r3, r3
 80016b8:	43db      	mvns	r3, r3
 80016ba:	b25b      	sxtb	r3, r3
 80016bc:	4013      	ands	r3, r2
 80016be:	b25b      	sxtb	r3, r3
 80016c0:	b2d9      	uxtb	r1, r3
 80016c2:	4a13      	ldr	r2, [pc, #76]	@ (8001710 <writeSingleCoil+0xec>)
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	4413      	add	r3, r2
 80016c8:	460a      	mov	r2, r1
 80016ca:	701a      	strb	r2, [r3, #0]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 80016cc:	4b11      	ldr	r3, [pc, #68]	@ (8001714 <writeSingleCoil+0xf0>)
 80016ce:	2201      	movs	r2, #1
 80016d0:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 80016d2:	4b0e      	ldr	r3, [pc, #56]	@ (800170c <writeSingleCoil+0xe8>)
 80016d4:	785a      	ldrb	r2, [r3, #1]
 80016d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001714 <writeSingleCoil+0xf0>)
 80016d8:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 80016da:	4b0c      	ldr	r3, [pc, #48]	@ (800170c <writeSingleCoil+0xe8>)
 80016dc:	789a      	ldrb	r2, [r3, #2]
 80016de:	4b0d      	ldr	r3, [pc, #52]	@ (8001714 <writeSingleCoil+0xf0>)
 80016e0:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 80016e2:	4b0a      	ldr	r3, [pc, #40]	@ (800170c <writeSingleCoil+0xe8>)
 80016e4:	78da      	ldrb	r2, [r3, #3]
 80016e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001714 <writeSingleCoil+0xf0>)
 80016e8:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Coil Data HIGH Byte
 80016ea:	4b08      	ldr	r3, [pc, #32]	@ (800170c <writeSingleCoil+0xe8>)
 80016ec:	791a      	ldrb	r2, [r3, #4]
 80016ee:	4b09      	ldr	r3, [pc, #36]	@ (8001714 <writeSingleCoil+0xf0>)
 80016f0:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Coil Data LOW  Byte
 80016f2:	4b06      	ldr	r3, [pc, #24]	@ (800170c <writeSingleCoil+0xe8>)
 80016f4:	795a      	ldrb	r2, [r3, #5]
 80016f6:	4b07      	ldr	r3, [pc, #28]	@ (8001714 <writeSingleCoil+0xf0>)
 80016f8:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 80016fa:	2106      	movs	r1, #6
 80016fc:	4805      	ldr	r0, [pc, #20]	@ (8001714 <writeSingleCoil+0xf0>)
 80016fe:	f7ff fc3b 	bl	8000f78 <sendData>
	return 1;   // success
 8001702:	2301      	movs	r3, #1
}
 8001704:	4618      	mov	r0, r3
 8001706:	3710      	adds	r7, #16
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	2000007c 	.word	0x2000007c
 8001710:	20000508 	.word	0x20000508
 8001714:	2000017c 	.word	0x2000017c

08001718 <writeMultiCoils>:

uint8_t writeMultiCoils (void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b088      	sub	sp, #32
 800171c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800171e:	4b56      	ldr	r3, [pc, #344]	@ (8001878 <writeMultiCoils+0x160>)
 8001720:	789b      	ldrb	r3, [r3, #2]
 8001722:	021b      	lsls	r3, r3, #8
 8001724:	b21a      	sxth	r2, r3
 8001726:	4b54      	ldr	r3, [pc, #336]	@ (8001878 <writeMultiCoils+0x160>)
 8001728:	78db      	ldrb	r3, [r3, #3]
 800172a:	b21b      	sxth	r3, r3
 800172c:	4313      	orrs	r3, r2
 800172e:	b21b      	sxth	r3, r3
 8001730:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 8001732:	4b51      	ldr	r3, [pc, #324]	@ (8001878 <writeMultiCoils+0x160>)
 8001734:	791b      	ldrb	r3, [r3, #4]
 8001736:	021b      	lsls	r3, r3, #8
 8001738:	b21a      	sxth	r2, r3
 800173a:	4b4f      	ldr	r3, [pc, #316]	@ (8001878 <writeMultiCoils+0x160>)
 800173c:	795b      	ldrb	r3, [r3, #5]
 800173e:	b21b      	sxth	r3, r3
 8001740:	4313      	orrs	r3, r2
 8001742:	b21b      	sxth	r3, r3
 8001744:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>1968))  // maximum no. of coils as per the PDF
 8001746:	893b      	ldrh	r3, [r7, #8]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d003      	beq.n	8001754 <writeMultiCoils+0x3c>
 800174c:	893b      	ldrh	r3, [r7, #8]
 800174e:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 8001752:	d904      	bls.n	800175e <writeMultiCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8001754:	2003      	movs	r0, #3
 8001756:	f7ff fc3b 	bl	8000fd0 <modbusException>
		return 0;
 800175a:	2300      	movs	r3, #0
 800175c:	e088      	b.n	8001870 <writeMultiCoils+0x158>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800175e:	897a      	ldrh	r2, [r7, #10]
 8001760:	893b      	ldrh	r3, [r7, #8]
 8001762:	4413      	add	r3, r2
 8001764:	b29b      	uxth	r3, r3
 8001766:	3b01      	subs	r3, #1
 8001768:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800176a:	88fb      	ldrh	r3, [r7, #6]
 800176c:	2bc7      	cmp	r3, #199	@ 0xc7
 800176e:	d904      	bls.n	800177a <writeMultiCoils+0x62>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8001770:	2002      	movs	r0, #2
 8001772:	f7ff fc2d 	bl	8000fd0 <modbusException>
		return 0;
 8001776:	2300      	movs	r3, #0
 8001778:	e07a      	b.n	8001870 <writeMultiCoils+0x158>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800177a:	897b      	ldrh	r3, [r7, #10]
 800177c:	08db      	lsrs	r3, r3, #3
 800177e:	b29b      	uxth	r3, r3
 8001780:	61fb      	str	r3, [r7, #28]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 8001782:	897b      	ldrh	r3, [r7, #10]
 8001784:	f003 0307 	and.w	r3, r3, #7
 8001788:	837b      	strh	r3, [r7, #26]
	int indxPosition = 0;  // The shift position in the current indx of the RxData buffer
 800178a:	2300      	movs	r3, #0
 800178c:	617b      	str	r3, [r7, #20]

	int indx = 7;  // we need to keep track of index in RxData
 800178e:	2307      	movs	r3, #7
 8001790:	613b      	str	r3, [r7, #16]
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy from the next byte of the RxData
	 * This keeps going until the number of coils required have been modified
	 */

	// Modify the bits as per the Byte received
	for (int i=0; i<numCoils; i++)
 8001792:	2300      	movs	r3, #0
 8001794:	60fb      	str	r3, [r7, #12]
 8001796:	e04b      	b.n	8001830 <writeMultiCoils+0x118>
	{
		if (((RxData[indx]>>indxPosition)&0x01) == 1)
 8001798:	4a37      	ldr	r2, [pc, #220]	@ (8001878 <writeMultiCoils+0x160>)
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	4413      	add	r3, r2
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	461a      	mov	r2, r3
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	fa42 f303 	asr.w	r3, r2, r3
 80017a8:	f003 0301 	and.w	r3, r3, #1
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d012      	beq.n	80017d6 <writeMultiCoils+0xbe>
		{
			Coils_Database[startByte] |= 1<<bitPosition;  // replace that bit with 1
 80017b0:	4a32      	ldr	r2, [pc, #200]	@ (800187c <writeMultiCoils+0x164>)
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	4413      	add	r3, r2
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	b25a      	sxtb	r2, r3
 80017ba:	8b7b      	ldrh	r3, [r7, #26]
 80017bc:	2101      	movs	r1, #1
 80017be:	fa01 f303 	lsl.w	r3, r1, r3
 80017c2:	b25b      	sxtb	r3, r3
 80017c4:	4313      	orrs	r3, r2
 80017c6:	b25b      	sxtb	r3, r3
 80017c8:	b2d9      	uxtb	r1, r3
 80017ca:	4a2c      	ldr	r2, [pc, #176]	@ (800187c <writeMultiCoils+0x164>)
 80017cc:	69fb      	ldr	r3, [r7, #28]
 80017ce:	4413      	add	r3, r2
 80017d0:	460a      	mov	r2, r1
 80017d2:	701a      	strb	r2, [r3, #0]
 80017d4:	e013      	b.n	80017fe <writeMultiCoils+0xe6>
		}
		else
		{
			Coils_Database[startByte] &= ~(1<<bitPosition);  // replace that bit with 0
 80017d6:	4a29      	ldr	r2, [pc, #164]	@ (800187c <writeMultiCoils+0x164>)
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	4413      	add	r3, r2
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	b25a      	sxtb	r2, r3
 80017e0:	8b7b      	ldrh	r3, [r7, #26]
 80017e2:	2101      	movs	r1, #1
 80017e4:	fa01 f303 	lsl.w	r3, r1, r3
 80017e8:	b25b      	sxtb	r3, r3
 80017ea:	43db      	mvns	r3, r3
 80017ec:	b25b      	sxtb	r3, r3
 80017ee:	4013      	ands	r3, r2
 80017f0:	b25b      	sxtb	r3, r3
 80017f2:	b2d9      	uxtb	r1, r3
 80017f4:	4a21      	ldr	r2, [pc, #132]	@ (800187c <writeMultiCoils+0x164>)
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	4413      	add	r3, r2
 80017fa:	460a      	mov	r2, r1
 80017fc:	701a      	strb	r2, [r3, #0]
		}

		bitPosition++; indxPosition++;
 80017fe:	8b7b      	ldrh	r3, [r7, #26]
 8001800:	3301      	adds	r3, #1
 8001802:	837b      	strh	r3, [r7, #26]
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	3301      	adds	r3, #1
 8001808:	617b      	str	r3, [r7, #20]

		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	2b07      	cmp	r3, #7
 800180e:	dd04      	ble.n	800181a <writeMultiCoils+0x102>
		{
			indxPosition = 0;
 8001810:	2300      	movs	r3, #0
 8001812:	617b      	str	r3, [r7, #20]
			indx++;
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	3301      	adds	r3, #1
 8001818:	613b      	str	r3, [r7, #16]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800181a:	8b7b      	ldrh	r3, [r7, #26]
 800181c:	2b07      	cmp	r3, #7
 800181e:	d904      	bls.n	800182a <writeMultiCoils+0x112>
		{
			bitPosition=0;
 8001820:	2300      	movs	r3, #0
 8001822:	837b      	strh	r3, [r7, #26]
			startByte++;
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	3301      	adds	r3, #1
 8001828:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<numCoils; i++)
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	3301      	adds	r3, #1
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	893b      	ldrh	r3, [r7, #8]
 8001832:	68fa      	ldr	r2, [r7, #12]
 8001834:	429a      	cmp	r2, r3
 8001836:	dbaf      	blt.n	8001798 <writeMultiCoils+0x80>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 8001838:	4b11      	ldr	r3, [pc, #68]	@ (8001880 <writeMultiCoils+0x168>)
 800183a:	2201      	movs	r2, #1
 800183c:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800183e:	4b0e      	ldr	r3, [pc, #56]	@ (8001878 <writeMultiCoils+0x160>)
 8001840:	785a      	ldrb	r2, [r3, #1]
 8001842:	4b0f      	ldr	r3, [pc, #60]	@ (8001880 <writeMultiCoils+0x168>)
 8001844:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 8001846:	4b0c      	ldr	r3, [pc, #48]	@ (8001878 <writeMultiCoils+0x160>)
 8001848:	789a      	ldrb	r2, [r3, #2]
 800184a:	4b0d      	ldr	r3, [pc, #52]	@ (8001880 <writeMultiCoils+0x168>)
 800184c:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800184e:	4b0a      	ldr	r3, [pc, #40]	@ (8001878 <writeMultiCoils+0x160>)
 8001850:	78da      	ldrb	r2, [r3, #3]
 8001852:	4b0b      	ldr	r3, [pc, #44]	@ (8001880 <writeMultiCoils+0x168>)
 8001854:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of coils HIGH Byte
 8001856:	4b08      	ldr	r3, [pc, #32]	@ (8001878 <writeMultiCoils+0x160>)
 8001858:	791a      	ldrb	r2, [r3, #4]
 800185a:	4b09      	ldr	r3, [pc, #36]	@ (8001880 <writeMultiCoils+0x168>)
 800185c:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of coils LOW  Byte
 800185e:	4b06      	ldr	r3, [pc, #24]	@ (8001878 <writeMultiCoils+0x160>)
 8001860:	795a      	ldrb	r2, [r3, #5]
 8001862:	4b07      	ldr	r3, [pc, #28]	@ (8001880 <writeMultiCoils+0x168>)
 8001864:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 8001866:	2106      	movs	r1, #6
 8001868:	4805      	ldr	r0, [pc, #20]	@ (8001880 <writeMultiCoils+0x168>)
 800186a:	f7ff fb85 	bl	8000f78 <sendData>
	return 1;   // success
 800186e:	2301      	movs	r3, #1
}
 8001870:	4618      	mov	r0, r3
 8001872:	3720      	adds	r7, #32
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	2000007c 	.word	0x2000007c
 800187c:	20000508 	.word	0x20000508
 8001880:	2000017c 	.word	0x2000017c

08001884 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	460b      	mov	r3, r1
 800188e:	807b      	strh	r3, [r7, #2]
	if (RxData[0] == SLAVE_ID)
 8001890:	4b28      	ldr	r3, [pc, #160]	@ (8001934 <HAL_UARTEx_RxEventCallback+0xb0>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d143      	bne.n	8001920 <HAL_UARTEx_RxEventCallback+0x9c>
		{
			switch (RxData[1]){
 8001898:	4b26      	ldr	r3, [pc, #152]	@ (8001934 <HAL_UARTEx_RxEventCallback+0xb0>)
 800189a:	785b      	ldrb	r3, [r3, #1]
 800189c:	3b01      	subs	r3, #1
 800189e:	2b0f      	cmp	r3, #15
 80018a0:	d83a      	bhi.n	8001918 <HAL_UARTEx_RxEventCallback+0x94>
 80018a2:	a201      	add	r2, pc, #4	@ (adr r2, 80018a8 <HAL_UARTEx_RxEventCallback+0x24>)
 80018a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018a8:	080018e9 	.word	0x080018e9
 80018ac:	080018ef 	.word	0x080018ef
 80018b0:	080018f5 	.word	0x080018f5
 80018b4:	080018fb 	.word	0x080018fb
 80018b8:	08001901 	.word	0x08001901
 80018bc:	08001907 	.word	0x08001907
 80018c0:	08001919 	.word	0x08001919
 80018c4:	08001919 	.word	0x08001919
 80018c8:	08001919 	.word	0x08001919
 80018cc:	08001919 	.word	0x08001919
 80018d0:	08001919 	.word	0x08001919
 80018d4:	08001919 	.word	0x08001919
 80018d8:	08001919 	.word	0x08001919
 80018dc:	08001919 	.word	0x08001919
 80018e0:	0800190d 	.word	0x0800190d
 80018e4:	08001913 	.word	0x08001913
			case 0x01:
				readCoils();
 80018e8:	f7ff fc7a 	bl	80011e0 <readCoils>
				break;
 80018ec:	e018      	b.n	8001920 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x02:
				readInputs();
 80018ee:	f7ff fd25 	bl	800133c <readInputs>
				break;
 80018f2:	e015      	b.n	8001920 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x03:
				readHoldingRegs();
 80018f4:	f7ff fb8c 	bl	8001010 <readHoldingRegs>
				break;
 80018f8:	e012      	b.n	8001920 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x04:
				readInputRegs();
 80018fa:	f7ff fbfd 	bl	80010f8 <readInputRegs>
				break;
 80018fe:	e00f      	b.n	8001920 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x05:
				writeSingleCoil();
 8001900:	f7ff fe90 	bl	8001624 <writeSingleCoil>
				break;
 8001904:	e00c      	b.n	8001920 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x06:
				writeSingleReg();
 8001906:	f7ff fe43 	bl	8001590 <writeSingleReg>
				break;
 800190a:	e009      	b.n	8001920 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x0F:
				writeMultiCoils();
 800190c:	f7ff ff04 	bl	8001718 <writeMultiCoils>
				break;
 8001910:	e006      	b.n	8001920 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x10:
				writeHoldingRegs();
 8001912:	f7ff fdc1 	bl	8001498 <writeHoldingRegs>
				break;
 8001916:	e003      	b.n	8001920 <HAL_UARTEx_RxEventCallback+0x9c>
			default:
				modbusException(ILLEGAL_FUNCTION);
 8001918:	2001      	movs	r0, #1
 800191a:	f7ff fb59 	bl	8000fd0 <modbusException>
				break;
 800191e:	bf00      	nop
			}
		}
	HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData, 256);
 8001920:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001924:	4903      	ldr	r1, [pc, #12]	@ (8001934 <HAL_UARTEx_RxEventCallback+0xb0>)
 8001926:	4804      	ldr	r0, [pc, #16]	@ (8001938 <HAL_UARTEx_RxEventCallback+0xb4>)
 8001928:	f003 fcdf 	bl	80052ea <HAL_UARTEx_ReceiveToIdle_IT>
}
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	2000007c 	.word	0x2000007c
 8001938:	200004c0 	.word	0x200004c0

0800193c <Set_Speed_Motor_x>:
		.old_pos = 0,
		.target_pulse = 0
};


void Set_Speed_Motor_x(uint16_t f, uint16_t f_max){
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	460a      	mov	r2, r1
 8001946:	80fb      	strh	r3, [r7, #6]
 8001948:	4613      	mov	r3, r2
 800194a:	80bb      	strh	r3, [r7, #4]
	if(f > f_max) f = f_max;
 800194c:	88fa      	ldrh	r2, [r7, #6]
 800194e:	88bb      	ldrh	r3, [r7, #4]
 8001950:	429a      	cmp	r2, r3
 8001952:	d901      	bls.n	8001958 <Set_Speed_Motor_x+0x1c>
 8001954:	88bb      	ldrh	r3, [r7, #4]
 8001956:	80fb      	strh	r3, [r7, #6]
	set_speed_x(2000000/f);
 8001958:	88fb      	ldrh	r3, [r7, #6]
 800195a:	4a0f      	ldr	r2, [pc, #60]	@ (8001998 <Set_Speed_Motor_x+0x5c>)
 800195c:	fb92 f2f3 	sdiv	r2, r2, r3
 8001960:	4b0e      	ldr	r3, [pc, #56]	@ (800199c <Set_Speed_Motor_x+0x60>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001966:	88fb      	ldrh	r3, [r7, #6]
 8001968:	4a0b      	ldr	r2, [pc, #44]	@ (8001998 <Set_Speed_Motor_x+0x5c>)
 800196a:	fb92 f3f3 	sdiv	r3, r2, r3
 800196e:	461a      	mov	r2, r3
 8001970:	4b0a      	ldr	r3, [pc, #40]	@ (800199c <Set_Speed_Motor_x+0x60>)
 8001972:	60da      	str	r2, [r3, #12]
	set_pulse_x(2000000/f/2);
 8001974:	88fb      	ldrh	r3, [r7, #6]
 8001976:	4a08      	ldr	r2, [pc, #32]	@ (8001998 <Set_Speed_Motor_x+0x5c>)
 8001978:	fb92 f3f3 	sdiv	r3, r2, r3
 800197c:	0fda      	lsrs	r2, r3, #31
 800197e:	4413      	add	r3, r2
 8001980:	105b      	asrs	r3, r3, #1
 8001982:	461a      	mov	r2, r3
 8001984:	4b05      	ldr	r3, [pc, #20]	@ (800199c <Set_Speed_Motor_x+0x60>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	635a      	str	r2, [r3, #52]	@ 0x34
//	htim8.Instance->ARR = 2000000/f;
//	htim8.Instance->CCR1 = htim8.Instance->ARR / 2;
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	001e8480 	.word	0x001e8480
 800199c:	20000430 	.word	0x20000430

080019a0 <Set_Speed_Motor_y>:
void Set_Speed_Motor_y(uint16_t f, uint16_t f_max){
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	4603      	mov	r3, r0
 80019a8:	460a      	mov	r2, r1
 80019aa:	80fb      	strh	r3, [r7, #6]
 80019ac:	4613      	mov	r3, r2
 80019ae:	80bb      	strh	r3, [r7, #4]
	if(f > f_max) f = f_max;
 80019b0:	88fa      	ldrh	r2, [r7, #6]
 80019b2:	88bb      	ldrh	r3, [r7, #4]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d901      	bls.n	80019bc <Set_Speed_Motor_y+0x1c>
 80019b8:	88bb      	ldrh	r3, [r7, #4]
 80019ba:	80fb      	strh	r3, [r7, #6]
	set_speed_y(2000000/f);
 80019bc:	88fb      	ldrh	r3, [r7, #6]
 80019be:	4a0f      	ldr	r2, [pc, #60]	@ (80019fc <Set_Speed_Motor_y+0x5c>)
 80019c0:	fb92 f2f3 	sdiv	r2, r2, r3
 80019c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001a00 <Set_Speed_Motor_y+0x60>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80019ca:	88fb      	ldrh	r3, [r7, #6]
 80019cc:	4a0b      	ldr	r2, [pc, #44]	@ (80019fc <Set_Speed_Motor_y+0x5c>)
 80019ce:	fb92 f3f3 	sdiv	r3, r2, r3
 80019d2:	461a      	mov	r2, r3
 80019d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001a00 <Set_Speed_Motor_y+0x60>)
 80019d6:	60da      	str	r2, [r3, #12]
	set_pulse_y(2000000/f/2);
 80019d8:	88fb      	ldrh	r3, [r7, #6]
 80019da:	4a08      	ldr	r2, [pc, #32]	@ (80019fc <Set_Speed_Motor_y+0x5c>)
 80019dc:	fb92 f3f3 	sdiv	r3, r2, r3
 80019e0:	0fda      	lsrs	r2, r3, #31
 80019e2:	4413      	add	r3, r2
 80019e4:	105b      	asrs	r3, r3, #1
 80019e6:	461a      	mov	r2, r3
 80019e8:	4b05      	ldr	r3, [pc, #20]	@ (8001a00 <Set_Speed_Motor_y+0x60>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	635a      	str	r2, [r3, #52]	@ 0x34
//	htim3.Instance->ARR = 2000000/f;
//	htim3.Instance->CCR3 =  htim3.Instance->ARR / 2;
}
 80019ee:	bf00      	nop
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	001e8480 	.word	0x001e8480
 8001a00:	20000280 	.word	0x20000280

08001a04 <Set_Speed_Motor_z>:
void Set_Speed_Motor_z(uint16_t f, uint16_t f_max){
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	460a      	mov	r2, r1
 8001a0e:	80fb      	strh	r3, [r7, #6]
 8001a10:	4613      	mov	r3, r2
 8001a12:	80bb      	strh	r3, [r7, #4]
	if(f > f_max) f = f_max;
 8001a14:	88fa      	ldrh	r2, [r7, #6]
 8001a16:	88bb      	ldrh	r3, [r7, #4]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d901      	bls.n	8001a20 <Set_Speed_Motor_z+0x1c>
 8001a1c:	88bb      	ldrh	r3, [r7, #4]
 8001a1e:	80fb      	strh	r3, [r7, #6]
	set_speed_z(1000000/f);
 8001a20:	88fb      	ldrh	r3, [r7, #6]
 8001a22:	4a0f      	ldr	r2, [pc, #60]	@ (8001a60 <Set_Speed_Motor_z+0x5c>)
 8001a24:	fb92 f2f3 	sdiv	r2, r2, r3
 8001a28:	4b0e      	ldr	r3, [pc, #56]	@ (8001a64 <Set_Speed_Motor_z+0x60>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a2e:	88fb      	ldrh	r3, [r7, #6]
 8001a30:	4a0b      	ldr	r2, [pc, #44]	@ (8001a60 <Set_Speed_Motor_z+0x5c>)
 8001a32:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a36:	461a      	mov	r2, r3
 8001a38:	4b0a      	ldr	r3, [pc, #40]	@ (8001a64 <Set_Speed_Motor_z+0x60>)
 8001a3a:	60da      	str	r2, [r3, #12]
	set_pulse_z(1000000/f/2);
 8001a3c:	88fb      	ldrh	r3, [r7, #6]
 8001a3e:	4a08      	ldr	r2, [pc, #32]	@ (8001a60 <Set_Speed_Motor_z+0x5c>)
 8001a40:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a44:	0fda      	lsrs	r2, r3, #31
 8001a46:	4413      	add	r3, r2
 8001a48:	105b      	asrs	r3, r3, #1
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	4b05      	ldr	r3, [pc, #20]	@ (8001a64 <Set_Speed_Motor_z+0x60>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	63da      	str	r2, [r3, #60]	@ 0x3c
//	htim1.Instance->ARR = 2000000/f;
//	htim1.Instance->CCR1 =htim1.Instance->ARR / 2;
}
 8001a52:	bf00      	nop
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	000f4240 	.word	0x000f4240
 8001a64:	20000310 	.word	0x20000310

08001a68 <excute_move_x_left>:


void excute_move_x_left(void){
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
	output_x_sig_left();
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	2180      	movs	r1, #128	@ 0x80
 8001a70:	4804      	ldr	r0, [pc, #16]	@ (8001a84 <excute_move_x_left+0x1c>)
 8001a72:	f001 fdad 	bl	80035d0 <HAL_GPIO_WritePin>
	output_x_pull_start();
 8001a76:	2100      	movs	r1, #0
 8001a78:	4803      	ldr	r0, [pc, #12]	@ (8001a88 <excute_move_x_left+0x20>)
 8001a7a:	f002 fb8f 	bl	800419c <HAL_TIM_PWM_Start>
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40020800 	.word	0x40020800
 8001a88:	20000430 	.word	0x20000430

08001a8c <excute_move_x_right>:
void excute_move_x_right(void){
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
	output_x_sig_right();
 8001a90:	2200      	movs	r2, #0
 8001a92:	2180      	movs	r1, #128	@ 0x80
 8001a94:	4804      	ldr	r0, [pc, #16]	@ (8001aa8 <excute_move_x_right+0x1c>)
 8001a96:	f001 fd9b 	bl	80035d0 <HAL_GPIO_WritePin>
	output_x_pull_start();
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	4803      	ldr	r0, [pc, #12]	@ (8001aac <excute_move_x_right+0x20>)
 8001a9e:	f002 fb7d 	bl	800419c <HAL_TIM_PWM_Start>
}
 8001aa2:	bf00      	nop
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40020800 	.word	0x40020800
 8001aac:	20000430 	.word	0x20000430

08001ab0 <excute_move_y_forward>:
void excute_move_y_forward(void){
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
	output_y_sig_forward();
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001aba:	4804      	ldr	r0, [pc, #16]	@ (8001acc <excute_move_y_forward+0x1c>)
 8001abc:	f001 fd88 	bl	80035d0 <HAL_GPIO_WritePin>
	output_y_pull_start();
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	4803      	ldr	r0, [pc, #12]	@ (8001ad0 <excute_move_y_forward+0x20>)
 8001ac4:	f002 fb6a 	bl	800419c <HAL_TIM_PWM_Start>
}
 8001ac8:	bf00      	nop
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40020000 	.word	0x40020000
 8001ad0:	20000280 	.word	0x20000280

08001ad4 <excute_move_y_backward>:
void excute_move_y_backward(void){
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
	output_y_sig_backward();
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ade:	4804      	ldr	r0, [pc, #16]	@ (8001af0 <excute_move_y_backward+0x1c>)
 8001ae0:	f001 fd76 	bl	80035d0 <HAL_GPIO_WritePin>
	output_y_pull_start();
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	4803      	ldr	r0, [pc, #12]	@ (8001af4 <excute_move_y_backward+0x20>)
 8001ae8:	f002 fb58 	bl	800419c <HAL_TIM_PWM_Start>
}
 8001aec:	bf00      	nop
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	40020000 	.word	0x40020000
 8001af4:	20000280 	.word	0x20000280

08001af8 <excute_move_z_up>:
void excute_move_z_up(void){
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
	output_z_sig_up();
 8001afc:	2201      	movs	r2, #1
 8001afe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b02:	4804      	ldr	r0, [pc, #16]	@ (8001b14 <excute_move_z_up+0x1c>)
 8001b04:	f001 fd64 	bl	80035d0 <HAL_GPIO_WritePin>
	output_z_pull_start();
 8001b08:	2108      	movs	r1, #8
 8001b0a:	4803      	ldr	r0, [pc, #12]	@ (8001b18 <excute_move_z_up+0x20>)
 8001b0c:	f002 fb46 	bl	800419c <HAL_TIM_PWM_Start>
}
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40020800 	.word	0x40020800
 8001b18:	20000310 	.word	0x20000310

08001b1c <excute_move_z_down>:
void excute_move_z_down(void){
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
	output_z_sig_down();
 8001b20:	2200      	movs	r2, #0
 8001b22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b26:	4804      	ldr	r0, [pc, #16]	@ (8001b38 <excute_move_z_down+0x1c>)
 8001b28:	f001 fd52 	bl	80035d0 <HAL_GPIO_WritePin>
	output_z_pull_start();
 8001b2c:	2108      	movs	r1, #8
 8001b2e:	4803      	ldr	r0, [pc, #12]	@ (8001b3c <excute_move_z_down+0x20>)
 8001b30:	f002 fb34 	bl	800419c <HAL_TIM_PWM_Start>
}
 8001b34:	bf00      	nop
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40020800 	.word	0x40020800
 8001b3c:	20000310 	.word	0x20000310

08001b40 <move_x_left>:


void move_x_left(uint16_t d){
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	80fb      	strh	r3, [r7, #6]
	AxisX.dir = DIR_NEG;
 8001b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b78 <move_x_left+0x38>)
 8001b4c:	22ff      	movs	r2, #255	@ 0xff
 8001b4e:	701a      	strb	r2, [r3, #0]
	//AxisX.is_moving = 1 ;
//	AxisX.pulse_count = 1 ;
//	AxisX.target_pulse = (d)  ;
//	set_x_counter(0);
	reset_counter_timer_x();
 8001b50:	4b0a      	ldr	r3, [pc, #40]	@ (8001b7c <move_x_left+0x3c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2200      	movs	r2, #0
 8001b56:	625a      	str	r2, [r3, #36]	@ 0x24
//	reset_counter_timer_slave_x();
	set_x_target_pull(d-1);
 8001b58:	88fb      	ldrh	r3, [r7, #6]
 8001b5a:	1e5a      	subs	r2, r3, #1
 8001b5c:	4b08      	ldr	r3, [pc, #32]	@ (8001b80 <move_x_left+0x40>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001b62:	88fb      	ldrh	r3, [r7, #6]
 8001b64:	3b01      	subs	r3, #1
 8001b66:	461a      	mov	r2, r3
 8001b68:	4b05      	ldr	r3, [pc, #20]	@ (8001b80 <move_x_left+0x40>)
 8001b6a:	60da      	str	r2, [r3, #12]
//	reset_counter_timer_x();
	excute_move_x_left();
 8001b6c:	f7ff ff7c 	bl	8001a68 <excute_move_x_left>
}
 8001b70:	bf00      	nop
 8001b72:	3708      	adds	r7, #8
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20000024 	.word	0x20000024
 8001b7c:	20000430 	.word	0x20000430
 8001b80:	20000358 	.word	0x20000358

08001b84 <move_x_right>:


void move_x_right(uint16_t d){
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	80fb      	strh	r3, [r7, #6]
	AxisX.dir = DIR_POS;
 8001b8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001bbc <move_x_right+0x38>)
 8001b90:	2201      	movs	r2, #1
 8001b92:	701a      	strb	r2, [r3, #0]
	//AxisX.is_moving = 1 ;
//	AxisX.pulse_count = 1 ;
//	AxisX.target_pulse =  (d) ;
//	set_x_counter(0);
	reset_counter_timer_x();
 8001b94:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc0 <move_x_right+0x3c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	625a      	str	r2, [r3, #36]	@ 0x24
	//reset_counter_timer_slave_x();
	set_x_target_pull(d-1);
 8001b9c:	88fb      	ldrh	r3, [r7, #6]
 8001b9e:	1e5a      	subs	r2, r3, #1
 8001ba0:	4b08      	ldr	r3, [pc, #32]	@ (8001bc4 <move_x_right+0x40>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001ba6:	88fb      	ldrh	r3, [r7, #6]
 8001ba8:	3b01      	subs	r3, #1
 8001baa:	461a      	mov	r2, r3
 8001bac:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <move_x_right+0x40>)
 8001bae:	60da      	str	r2, [r3, #12]
//	reset_counter_timer_x();
	excute_move_x_right();
 8001bb0:	f7ff ff6c 	bl	8001a8c <excute_move_x_right>
}
 8001bb4:	bf00      	nop
 8001bb6:	3708      	adds	r7, #8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	20000024 	.word	0x20000024
 8001bc0:	20000430 	.word	0x20000430
 8001bc4:	20000358 	.word	0x20000358

08001bc8 <move_y_forward>:

void move_y_forward(uint16_t d){
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	4603      	mov	r3, r0
 8001bd0:	80fb      	strh	r3, [r7, #6]
	AxisY.dir = DIR_POS;
 8001bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8001c00 <move_y_forward+0x38>)
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	701a      	strb	r2, [r3, #0]
//	AxisY.is_moving = 1 ;
//	AxisY.pulse_count = 1 ;
//	AxisY.target_pulse = (d)  ;
	reset_counter_timer_y();
 8001bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8001c04 <move_y_forward+0x3c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	625a      	str	r2, [r3, #36]	@ 0x24
	set_y_target_pull(d-1);
 8001be0:	88fb      	ldrh	r3, [r7, #6]
 8001be2:	1e5a      	subs	r2, r3, #1
 8001be4:	4b08      	ldr	r3, [pc, #32]	@ (8001c08 <move_y_forward+0x40>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001bea:	88fb      	ldrh	r3, [r7, #6]
 8001bec:	3b01      	subs	r3, #1
 8001bee:	461a      	mov	r2, r3
 8001bf0:	4b05      	ldr	r3, [pc, #20]	@ (8001c08 <move_y_forward+0x40>)
 8001bf2:	60da      	str	r2, [r3, #12]
	excute_move_y_forward();
 8001bf4:	f7ff ff5c 	bl	8001ab0 <excute_move_y_forward>
}
 8001bf8:	bf00      	nop
 8001bfa:	3708      	adds	r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	20000034 	.word	0x20000034
 8001c04:	20000280 	.word	0x20000280
 8001c08:	200002c8 	.word	0x200002c8

08001c0c <move_y_backward>:

void move_y_backward(uint16_t d){
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	4603      	mov	r3, r0
 8001c14:	80fb      	strh	r3, [r7, #6]
	AxisY.dir = DIR_NEG;
 8001c16:	4b0b      	ldr	r3, [pc, #44]	@ (8001c44 <move_y_backward+0x38>)
 8001c18:	22ff      	movs	r2, #255	@ 0xff
 8001c1a:	701a      	strb	r2, [r3, #0]
//	AxisY.is_moving = 1 ;
//	AxisY.pulse_count = 1 ;
//	AxisY.target_pulse = (d)  ;
	reset_counter_timer_y();
 8001c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c48 <move_y_backward+0x3c>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2200      	movs	r2, #0
 8001c22:	625a      	str	r2, [r3, #36]	@ 0x24
	set_y_target_pull(d-1);
 8001c24:	88fb      	ldrh	r3, [r7, #6]
 8001c26:	1e5a      	subs	r2, r3, #1
 8001c28:	4b08      	ldr	r3, [pc, #32]	@ (8001c4c <move_y_backward+0x40>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c2e:	88fb      	ldrh	r3, [r7, #6]
 8001c30:	3b01      	subs	r3, #1
 8001c32:	461a      	mov	r2, r3
 8001c34:	4b05      	ldr	r3, [pc, #20]	@ (8001c4c <move_y_backward+0x40>)
 8001c36:	60da      	str	r2, [r3, #12]
	excute_move_y_backward();
 8001c38:	f7ff ff4c 	bl	8001ad4 <excute_move_y_backward>
}
 8001c3c:	bf00      	nop
 8001c3e:	3708      	adds	r7, #8
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	20000034 	.word	0x20000034
 8001c48:	20000280 	.word	0x20000280
 8001c4c:	200002c8 	.word	0x200002c8

08001c50 <move_z_up>:

void move_z_up(uint16_t d){
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	80fb      	strh	r3, [r7, #6]
	AxisZ.dir = DIR_NEG;
 8001c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c88 <move_z_up+0x38>)
 8001c5c:	22ff      	movs	r2, #255	@ 0xff
 8001c5e:	701a      	strb	r2, [r3, #0]
//	AxisZ.is_moving = 1 ;
//	AxisZ.pulse_count = 1 ;
//	AxisZ.target_pulse = (d)  ;
	reset_counter_timer_z();
 8001c60:	4b0a      	ldr	r3, [pc, #40]	@ (8001c8c <move_z_up+0x3c>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2200      	movs	r2, #0
 8001c66:	625a      	str	r2, [r3, #36]	@ 0x24
	set_z_target_pull(d-1);
 8001c68:	88fb      	ldrh	r3, [r7, #6]
 8001c6a:	1e5a      	subs	r2, r3, #1
 8001c6c:	4b08      	ldr	r3, [pc, #32]	@ (8001c90 <move_z_up+0x40>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c72:	88fb      	ldrh	r3, [r7, #6]
 8001c74:	3b01      	subs	r3, #1
 8001c76:	461a      	mov	r2, r3
 8001c78:	4b05      	ldr	r3, [pc, #20]	@ (8001c90 <move_z_up+0x40>)
 8001c7a:	60da      	str	r2, [r3, #12]
	excute_move_z_up();
 8001c7c:	f7ff ff3c 	bl	8001af8 <excute_move_z_up>
}
 8001c80:	bf00      	nop
 8001c82:	3708      	adds	r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	20000044 	.word	0x20000044
 8001c8c:	20000310 	.word	0x20000310
 8001c90:	20000478 	.word	0x20000478

08001c94 <move_z_down>:

void move_z_down(uint16_t d){
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	80fb      	strh	r3, [r7, #6]
	AxisZ.dir = DIR_POS;
 8001c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001ccc <move_z_down+0x38>)
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	701a      	strb	r2, [r3, #0]
//	AxisZ.is_moving = 1 ;
//	AxisZ.pulse_count = 1 ;
//	AxisZ.target_pulse = (d)  ;
	reset_counter_timer_z();
 8001ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd0 <move_z_down+0x3c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2200      	movs	r2, #0
 8001caa:	625a      	str	r2, [r3, #36]	@ 0x24
	set_z_target_pull(d-1);
 8001cac:	88fb      	ldrh	r3, [r7, #6]
 8001cae:	1e5a      	subs	r2, r3, #1
 8001cb0:	4b08      	ldr	r3, [pc, #32]	@ (8001cd4 <move_z_down+0x40>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001cb6:	88fb      	ldrh	r3, [r7, #6]
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	461a      	mov	r2, r3
 8001cbc:	4b05      	ldr	r3, [pc, #20]	@ (8001cd4 <move_z_down+0x40>)
 8001cbe:	60da      	str	r2, [r3, #12]
	excute_move_z_down();
 8001cc0:	f7ff ff2c 	bl	8001b1c <excute_move_z_down>
}
 8001cc4:	bf00      	nop
 8001cc6:	3708      	adds	r7, #8
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	20000044 	.word	0x20000044
 8001cd0:	20000310 	.word	0x20000310
 8001cd4:	20000478 	.word	0x20000478

08001cd8 <move_axis>:

void move_axis(uint16_t xd, uint16_t yd, uint16_t zd){
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	80fb      	strh	r3, [r7, #6]
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	80bb      	strh	r3, [r7, #4]
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	807b      	strh	r3, [r7, #2]
    if(xd > max_x || yd > max_y || zd > max_z ){
 8001cea:	88fb      	ldrh	r3, [r7, #6]
 8001cec:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	f200 8083 	bhi.w	8001dfc <move_axis+0x124>
 8001cf6:	88bb      	ldrh	r3, [r7, #4]
 8001cf8:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d87d      	bhi.n	8001dfc <move_axis+0x124>
 8001d00:	887b      	ldrh	r3, [r7, #2]
 8001d02:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d878      	bhi.n	8001dfc <move_axis+0x124>
        return;
    }
    if(AxisX.current_pos != xd ){
 8001d0a:	4b3e      	ldr	r3, [pc, #248]	@ (8001e04 <move_axis+0x12c>)
 8001d0c:	895b      	ldrh	r3, [r3, #10]
 8001d0e:	b29b      	uxth	r3, r3
 8001d10:	88fa      	ldrh	r2, [r7, #6]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d021      	beq.n	8001d5a <move_axis+0x82>
    	Set_Speed_Motor_x( speed_run, speed_x_max);
 8001d16:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8001d1a:	f244 2068 	movw	r0, #17000	@ 0x4268
 8001d1e:	f7ff fe0d 	bl	800193c <Set_Speed_Motor_x>
    	AxisX.mode = MOVE_AUTO;
 8001d22:	4b38      	ldr	r3, [pc, #224]	@ (8001e04 <move_axis+0x12c>)
 8001d24:	2201      	movs	r2, #1
 8001d26:	73da      	strb	r2, [r3, #15]
    	if(AxisX.current_pos > xd){
 8001d28:	4b36      	ldr	r3, [pc, #216]	@ (8001e04 <move_axis+0x12c>)
 8001d2a:	895b      	ldrh	r3, [r3, #10]
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	88fa      	ldrh	r2, [r7, #6]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d209      	bcs.n	8001d48 <move_axis+0x70>
    		move_x_left(AxisX.current_pos - xd  );
 8001d34:	4b33      	ldr	r3, [pc, #204]	@ (8001e04 <move_axis+0x12c>)
 8001d36:	895b      	ldrh	r3, [r3, #10]
 8001d38:	b29a      	uxth	r2, r3
 8001d3a:	88fb      	ldrh	r3, [r7, #6]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff fefd 	bl	8001b40 <move_x_left>
 8001d46:	e008      	b.n	8001d5a <move_axis+0x82>
    	}else{
    		move_x_right(xd- AxisX.current_pos );
 8001d48:	4b2e      	ldr	r3, [pc, #184]	@ (8001e04 <move_axis+0x12c>)
 8001d4a:	895b      	ldrh	r3, [r3, #10]
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	88fa      	ldrh	r2, [r7, #6]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7ff ff15 	bl	8001b84 <move_x_right>
    	}
    }
    if(AxisY.current_pos != yd ){
 8001d5a:	4b2b      	ldr	r3, [pc, #172]	@ (8001e08 <move_axis+0x130>)
 8001d5c:	895b      	ldrh	r3, [r3, #10]
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	88ba      	ldrh	r2, [r7, #4]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d021      	beq.n	8001daa <move_axis+0xd2>
	Set_Speed_Motor_y( speed_run, speed_y_max);
 8001d66:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8001d6a:	f244 2068 	movw	r0, #17000	@ 0x4268
 8001d6e:	f7ff fe17 	bl	80019a0 <Set_Speed_Motor_y>
   	AxisY.mode = MOVE_AUTO;
 8001d72:	4b25      	ldr	r3, [pc, #148]	@ (8001e08 <move_axis+0x130>)
 8001d74:	2201      	movs	r2, #1
 8001d76:	73da      	strb	r2, [r3, #15]
    	if(AxisY.current_pos > yd){
 8001d78:	4b23      	ldr	r3, [pc, #140]	@ (8001e08 <move_axis+0x130>)
 8001d7a:	895b      	ldrh	r3, [r3, #10]
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	88ba      	ldrh	r2, [r7, #4]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d209      	bcs.n	8001d98 <move_axis+0xc0>
    		move_y_backward(AxisY.current_pos - yd );
 8001d84:	4b20      	ldr	r3, [pc, #128]	@ (8001e08 <move_axis+0x130>)
 8001d86:	895b      	ldrh	r3, [r3, #10]
 8001d88:	b29a      	uxth	r2, r3
 8001d8a:	88bb      	ldrh	r3, [r7, #4]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff ff3b 	bl	8001c0c <move_y_backward>
 8001d96:	e008      	b.n	8001daa <move_axis+0xd2>
    	}else{
    		move_y_forward(yd-AxisY.current_pos );
 8001d98:	4b1b      	ldr	r3, [pc, #108]	@ (8001e08 <move_axis+0x130>)
 8001d9a:	895b      	ldrh	r3, [r3, #10]
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	88ba      	ldrh	r2, [r7, #4]
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff ff0f 	bl	8001bc8 <move_y_forward>
    	}
    }
    if(AxisZ.current_pos != zd ){
 8001daa:	4b18      	ldr	r3, [pc, #96]	@ (8001e0c <move_axis+0x134>)
 8001dac:	895b      	ldrh	r3, [r3, #10]
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	887a      	ldrh	r2, [r7, #2]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d023      	beq.n	8001dfe <move_axis+0x126>
	Set_Speed_Motor_z( speed_run_z, speed_z_max);
 8001db6:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001dba:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001dbe:	f7ff fe21 	bl	8001a04 <Set_Speed_Motor_z>
   	AxisZ.mode = MOVE_AUTO;
 8001dc2:	4b12      	ldr	r3, [pc, #72]	@ (8001e0c <move_axis+0x134>)
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	73da      	strb	r2, [r3, #15]
    	if(AxisZ.current_pos > zd){
 8001dc8:	4b10      	ldr	r3, [pc, #64]	@ (8001e0c <move_axis+0x134>)
 8001dca:	895b      	ldrh	r3, [r3, #10]
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	887a      	ldrh	r2, [r7, #2]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d209      	bcs.n	8001de8 <move_axis+0x110>
    		move_z_up(AxisZ.current_pos -  zd );
 8001dd4:	4b0d      	ldr	r3, [pc, #52]	@ (8001e0c <move_axis+0x134>)
 8001dd6:	895b      	ldrh	r3, [r3, #10]
 8001dd8:	b29a      	uxth	r2, r3
 8001dda:	887b      	ldrh	r3, [r7, #2]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	b29b      	uxth	r3, r3
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff ff35 	bl	8001c50 <move_z_up>
 8001de6:	e00a      	b.n	8001dfe <move_axis+0x126>
    	}else{
    		move_z_down(zd - AxisZ.current_pos );
 8001de8:	4b08      	ldr	r3, [pc, #32]	@ (8001e0c <move_axis+0x134>)
 8001dea:	895b      	ldrh	r3, [r3, #10]
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	887a      	ldrh	r2, [r7, #2]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff ff4d 	bl	8001c94 <move_z_down>
 8001dfa:	e000      	b.n	8001dfe <move_axis+0x126>
        return;
 8001dfc:	bf00      	nop
    	}
    }
}
 8001dfe:	3708      	adds	r7, #8
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	20000024 	.word	0x20000024
 8001e08:	20000034 	.word	0x20000034
 8001e0c:	20000044 	.word	0x20000044

08001e10 <Set_HMI_X_Axis>:



 void Set_HMI_X_Axis(uint16_t value){
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	80fb      	strh	r3, [r7, #6]
	Holding_Registers_Database[0] = value;
 8001e1a:	4a04      	ldr	r2, [pc, #16]	@ (8001e2c <Set_HMI_X_Axis+0x1c>)
 8001e1c:	88fb      	ldrh	r3, [r7, #6]
 8001e1e:	8013      	strh	r3, [r2, #0]
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	20000524 	.word	0x20000524

08001e30 <Set_HMI_Y_Axis>:
 void Set_HMI_Y_Axis(uint16_t value){
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	80fb      	strh	r3, [r7, #6]
	Holding_Registers_Database[1] = value;
 8001e3a:	4a04      	ldr	r2, [pc, #16]	@ (8001e4c <Set_HMI_Y_Axis+0x1c>)
 8001e3c:	88fb      	ldrh	r3, [r7, #6]
 8001e3e:	8053      	strh	r3, [r2, #2]
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	20000524 	.word	0x20000524

08001e50 <Set_HMI_Z_Axis>:
void Set_HMI_Z_Axis(uint16_t value){
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	80fb      	strh	r3, [r7, #6]
	Holding_Registers_Database[2] = value;
 8001e5a:	4a04      	ldr	r2, [pc, #16]	@ (8001e6c <Set_HMI_Z_Axis+0x1c>)
 8001e5c:	88fb      	ldrh	r3, [r7, #6]
 8001e5e:	8093      	strh	r3, [r2, #4]
}
 8001e60:	bf00      	nop
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr
 8001e6c:	20000524 	.word	0x20000524

08001e70 <Get_HMI_X_Axis>:

uint16_t Get_HMI_X_Axis(void){
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
	return Holding_Registers_Database[0];
 8001e74:	4b03      	ldr	r3, [pc, #12]	@ (8001e84 <Get_HMI_X_Axis+0x14>)
 8001e76:	881b      	ldrh	r3, [r3, #0]
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	20000524 	.word	0x20000524

08001e88 <Get_HMI_Y_Axis>:
uint16_t Get_HMI_Y_Axis(void){
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
	return Holding_Registers_Database[1];
 8001e8c:	4b03      	ldr	r3, [pc, #12]	@ (8001e9c <Get_HMI_Y_Axis+0x14>)
 8001e8e:	885b      	ldrh	r3, [r3, #2]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	20000524 	.word	0x20000524

08001ea0 <Get_HMI_Z_Axis>:
uint16_t Get_HMI_Z_Axis(void){
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
	return Holding_Registers_Database[2];
 8001ea4:	4b03      	ldr	r3, [pc, #12]	@ (8001eb4 <Get_HMI_Z_Axis+0x14>)
 8001ea6:	889b      	ldrh	r3, [r3, #4]
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	20000524 	.word	0x20000524

08001eb8 <Handle_X_Left>:

    return (Coils_Database[byte_index] >> bit_pos) & 0x01;
}


void Handle_X_Left (void){
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O1_GPIO_Port, O1_Pin);
	if(AxisX.current_pos <= 0) {
 8001ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee8 <Handle_X_Left+0x30>)
 8001ebe:	895b      	ldrh	r3, [r3, #10]
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d00d      	beq.n	8001ee2 <Handle_X_Left+0x2a>
		return;
		}
	if(AxisX.mode == STOP) {
 8001ec6:	4b08      	ldr	r3, [pc, #32]	@ (8001ee8 <Handle_X_Left+0x30>)
 8001ec8:	7bdb      	ldrb	r3, [r3, #15]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d10a      	bne.n	8001ee4 <Handle_X_Left+0x2c>
		AxisX.mode =  MOVE_MANUAL;
 8001ece:	4b06      	ldr	r3, [pc, #24]	@ (8001ee8 <Handle_X_Left+0x30>)
 8001ed0:	2202      	movs	r2, #2
 8001ed2:	73da      	strb	r2, [r3, #15]
		move_x_left(AxisX.current_pos);
 8001ed4:	4b04      	ldr	r3, [pc, #16]	@ (8001ee8 <Handle_X_Left+0x30>)
 8001ed6:	895b      	ldrh	r3, [r3, #10]
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7ff fe30 	bl	8001b40 <move_x_left>
 8001ee0:	e000      	b.n	8001ee4 <Handle_X_Left+0x2c>
		return;
 8001ee2:	bf00      	nop
		}
}
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20000024 	.word	0x20000024

08001eec <Handle_X_Right>:
void Handle_X_Right (void){
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
	//  HAL_GPIO_TogglePin(O2_GPIO_Port, O2_Pin);
	if(AxisX.current_pos >= max_x){
 8001ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8001f24 <Handle_X_Right+0x38>)
 8001ef2:	895b      	ldrh	r3, [r3, #10]
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d810      	bhi.n	8001f20 <Handle_X_Right+0x34>
		return;
	}
	if(AxisX.mode == STOP) {
 8001efe:	4b09      	ldr	r3, [pc, #36]	@ (8001f24 <Handle_X_Right+0x38>)
 8001f00:	7bdb      	ldrb	r3, [r3, #15]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d10d      	bne.n	8001f22 <Handle_X_Right+0x36>
	  AxisX.mode =  MOVE_MANUAL;
 8001f06:	4b07      	ldr	r3, [pc, #28]	@ (8001f24 <Handle_X_Right+0x38>)
 8001f08:	2202      	movs	r2, #2
 8001f0a:	73da      	strb	r2, [r3, #15]
	  move_x_right(max_x - AxisX.current_pos);
 8001f0c:	4b05      	ldr	r3, [pc, #20]	@ (8001f24 <Handle_X_Right+0x38>)
 8001f0e:	895b      	ldrh	r3, [r3, #10]
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	4b05      	ldr	r3, [pc, #20]	@ (8001f28 <Handle_X_Right+0x3c>)
 8001f14:	1a9b      	subs	r3, r3, r2
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff fe33 	bl	8001b84 <move_x_right>
 8001f1e:	e000      	b.n	8001f22 <Handle_X_Right+0x36>
		return;
 8001f20:	bf00      	nop
	}

}
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	20000024 	.word	0x20000024
 8001f28:	ffffc350 	.word	0xffffc350

08001f2c <Handle_Y_Forward>:
void Handle_Y_Forward(void){
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O3_GPIO_Port, O3_Pin);
	if(AxisY.current_pos >= max_y) {
 8001f30:	4b0d      	ldr	r3, [pc, #52]	@ (8001f68 <Handle_Y_Forward+0x3c>)
 8001f32:	895b      	ldrh	r3, [r3, #10]
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d811      	bhi.n	8001f62 <Handle_Y_Forward+0x36>
		return;
		}
	if(AxisY.mode == STOP){
 8001f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f68 <Handle_Y_Forward+0x3c>)
 8001f40:	7bdb      	ldrb	r3, [r3, #15]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d10e      	bne.n	8001f64 <Handle_Y_Forward+0x38>
		AxisY.mode = MOVE_MANUAL;
 8001f46:	4b08      	ldr	r3, [pc, #32]	@ (8001f68 <Handle_Y_Forward+0x3c>)
 8001f48:	2202      	movs	r2, #2
 8001f4a:	73da      	strb	r2, [r3, #15]
		move_y_forward(max_y- AxisY.current_pos);
 8001f4c:	4b06      	ldr	r3, [pc, #24]	@ (8001f68 <Handle_Y_Forward+0x3c>)
 8001f4e:	895b      	ldrh	r3, [r3, #10]
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	f5c3 43c3 	rsb	r3, r3, #24960	@ 0x6180
 8001f56:	3328      	adds	r3, #40	@ 0x28
 8001f58:	b29b      	uxth	r3, r3
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7ff fe34 	bl	8001bc8 <move_y_forward>
 8001f60:	e000      	b.n	8001f64 <Handle_Y_Forward+0x38>
		return;
 8001f62:	bf00      	nop
	}
}
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000034 	.word	0x20000034

08001f6c <Handle_Y_Backward>:
void Handle_Y_Backward(void){
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
//	 HAL_GPIO_TogglePin(O4_GPIO_Port, O4_Pin);
	if(AxisY.current_pos <= 0  ){
 8001f70:	4b0a      	ldr	r3, [pc, #40]	@ (8001f9c <Handle_Y_Backward+0x30>)
 8001f72:	895b      	ldrh	r3, [r3, #10]
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d00d      	beq.n	8001f96 <Handle_Y_Backward+0x2a>
		return ;
	}
	if(AxisY.mode == STOP){
 8001f7a:	4b08      	ldr	r3, [pc, #32]	@ (8001f9c <Handle_Y_Backward+0x30>)
 8001f7c:	7bdb      	ldrb	r3, [r3, #15]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d10a      	bne.n	8001f98 <Handle_Y_Backward+0x2c>
		AxisY.mode = MOVE_MANUAL;
 8001f82:	4b06      	ldr	r3, [pc, #24]	@ (8001f9c <Handle_Y_Backward+0x30>)
 8001f84:	2202      	movs	r2, #2
 8001f86:	73da      	strb	r2, [r3, #15]
		move_y_backward( AxisY.current_pos);
 8001f88:	4b04      	ldr	r3, [pc, #16]	@ (8001f9c <Handle_Y_Backward+0x30>)
 8001f8a:	895b      	ldrh	r3, [r3, #10]
 8001f8c:	b29b      	uxth	r3, r3
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7ff fe3c 	bl	8001c0c <move_y_backward>
 8001f94:	e000      	b.n	8001f98 <Handle_Y_Backward+0x2c>
		return ;
 8001f96:	bf00      	nop
	}
}
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20000034 	.word	0x20000034

08001fa0 <Handle_Z_Up>:
void Handle_Z_Up(void){
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
//	 HAL_GPIO_TogglePin(O5_GPIO_Port, O5_Pin);
	if(AxisZ.current_pos <=0  ){
 8001fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd0 <Handle_Z_Up+0x30>)
 8001fa6:	895b      	ldrh	r3, [r3, #10]
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00d      	beq.n	8001fca <Handle_Z_Up+0x2a>
			return ;
		}
	if(AxisZ.mode == STOP) {
 8001fae:	4b08      	ldr	r3, [pc, #32]	@ (8001fd0 <Handle_Z_Up+0x30>)
 8001fb0:	7bdb      	ldrb	r3, [r3, #15]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d10a      	bne.n	8001fcc <Handle_Z_Up+0x2c>
		AxisZ.mode = MOVE_MANUAL;
 8001fb6:	4b06      	ldr	r3, [pc, #24]	@ (8001fd0 <Handle_Z_Up+0x30>)
 8001fb8:	2202      	movs	r2, #2
 8001fba:	73da      	strb	r2, [r3, #15]
		move_z_up(AxisZ.current_pos);
 8001fbc:	4b04      	ldr	r3, [pc, #16]	@ (8001fd0 <Handle_Z_Up+0x30>)
 8001fbe:	895b      	ldrh	r3, [r3, #10]
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7ff fe44 	bl	8001c50 <move_z_up>
 8001fc8:	e000      	b.n	8001fcc <Handle_Z_Up+0x2c>
			return ;
 8001fca:	bf00      	nop
	}
}
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	20000044 	.word	0x20000044

08001fd4 <Handle_Z_Down>:
void Handle_Z_Down(void){
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O6_GPIO_Port, O6_Pin);
	if(AxisZ.current_pos >=max_z  ){
 8001fd8:	4b0d      	ldr	r3, [pc, #52]	@ (8002010 <Handle_Z_Down+0x3c>)
 8001fda:	895b      	ldrh	r3, [r3, #10]
 8001fdc:	b29b      	uxth	r3, r3
 8001fde:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d811      	bhi.n	800200a <Handle_Z_Down+0x36>
			return ;
		}
	if(AxisZ.mode == STOP) {
 8001fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8002010 <Handle_Z_Down+0x3c>)
 8001fe8:	7bdb      	ldrb	r3, [r3, #15]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d10e      	bne.n	800200c <Handle_Z_Down+0x38>
		AxisZ.mode = MOVE_MANUAL;
 8001fee:	4b08      	ldr	r3, [pc, #32]	@ (8002010 <Handle_Z_Down+0x3c>)
 8001ff0:	2202      	movs	r2, #2
 8001ff2:	73da      	strb	r2, [r3, #15]
		move_z_down(max_z-AxisZ.current_pos);
 8001ff4:	4b06      	ldr	r3, [pc, #24]	@ (8002010 <Handle_Z_Down+0x3c>)
 8001ff6:	895b      	ldrh	r3, [r3, #10]
 8001ff8:	b29b      	uxth	r3, r3
 8001ffa:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 8001ffe:	3310      	adds	r3, #16
 8002000:	b29b      	uxth	r3, r3
 8002002:	4618      	mov	r0, r3
 8002004:	f7ff fe46 	bl	8001c94 <move_z_down>
 8002008:	e000      	b.n	800200c <Handle_Z_Down+0x38>
			return ;
 800200a:	bf00      	nop
	}

}
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20000044 	.word	0x20000044

08002014 <Handle_Set>:

void Handle_Set(void){
 8002014:	b5b0      	push	{r4, r5, r7, lr}
 8002016:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O7_GPIO_Port, O7_Pin);
	if(AxisX.mode == STOP && AxisY.mode == STOP && AxisZ.mode == STOP ){
 8002018:	4b0e      	ldr	r3, [pc, #56]	@ (8002054 <Handle_Set+0x40>)
 800201a:	7bdb      	ldrb	r3, [r3, #15]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d117      	bne.n	8002050 <Handle_Set+0x3c>
 8002020:	4b0d      	ldr	r3, [pc, #52]	@ (8002058 <Handle_Set+0x44>)
 8002022:	7bdb      	ldrb	r3, [r3, #15]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d113      	bne.n	8002050 <Handle_Set+0x3c>
 8002028:	4b0c      	ldr	r3, [pc, #48]	@ (800205c <Handle_Set+0x48>)
 800202a:	7bdb      	ldrb	r3, [r3, #15]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d10f      	bne.n	8002050 <Handle_Set+0x3c>
	move_axis(Get_HMI_X_Axis(),Get_HMI_Y_Axis(), Get_HMI_Z_Axis());
 8002030:	f7ff ff1e 	bl	8001e70 <Get_HMI_X_Axis>
 8002034:	4603      	mov	r3, r0
 8002036:	461c      	mov	r4, r3
 8002038:	f7ff ff26 	bl	8001e88 <Get_HMI_Y_Axis>
 800203c:	4603      	mov	r3, r0
 800203e:	461d      	mov	r5, r3
 8002040:	f7ff ff2e 	bl	8001ea0 <Get_HMI_Z_Axis>
 8002044:	4603      	mov	r3, r0
 8002046:	461a      	mov	r2, r3
 8002048:	4629      	mov	r1, r5
 800204a:	4620      	mov	r0, r4
 800204c:	f7ff fe44 	bl	8001cd8 <move_axis>
	}
}
 8002050:	bf00      	nop
 8002052:	bdb0      	pop	{r4, r5, r7, pc}
 8002054:	20000024 	.word	0x20000024
 8002058:	20000034 	.word	0x20000034
 800205c:	20000044 	.word	0x20000044

08002060 <Handle_Home>:
void Handle_Home(void){
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O8_GPIO_Port, O8_Pin);
	if(get_home_x() != home_x){
 8002064:	2101      	movs	r1, #1
 8002066:	481d      	ldr	r0, [pc, #116]	@ (80020dc <Handle_Home+0x7c>)
 8002068:	f001 fa9a 	bl	80035a0 <HAL_GPIO_ReadPin>
 800206c:	4603      	mov	r3, r0
 800206e:	2b01      	cmp	r3, #1
 8002070:	d00b      	beq.n	800208a <Handle_Home+0x2a>
		if(AxisX.mode == STOP ){
 8002072:	4b1b      	ldr	r3, [pc, #108]	@ (80020e0 <Handle_Home+0x80>)
 8002074:	7bdb      	ldrb	r3, [r3, #15]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d107      	bne.n	800208a <Handle_Home+0x2a>
			if(AxisX.current_pos >0){
 800207a:	4b19      	ldr	r3, [pc, #100]	@ (80020e0 <Handle_Home+0x80>)
 800207c:	895b      	ldrh	r3, [r3, #10]
 800207e:	b29b      	uxth	r3, r3
 8002080:	2b00      	cmp	r3, #0
 8002082:	d002      	beq.n	800208a <Handle_Home+0x2a>
				AxisX.mode = MOVE_HOME1;
 8002084:	4b16      	ldr	r3, [pc, #88]	@ (80020e0 <Handle_Home+0x80>)
 8002086:	2203      	movs	r2, #3
 8002088:	73da      	strb	r2, [r3, #15]
				}
			}
	}
	if(get_home_y() != home_y){
 800208a:	2102      	movs	r1, #2
 800208c:	4813      	ldr	r0, [pc, #76]	@ (80020dc <Handle_Home+0x7c>)
 800208e:	f001 fa87 	bl	80035a0 <HAL_GPIO_ReadPin>
 8002092:	4603      	mov	r3, r0
 8002094:	2b01      	cmp	r3, #1
 8002096:	d00b      	beq.n	80020b0 <Handle_Home+0x50>
		if(AxisY.mode == STOP ){
 8002098:	4b12      	ldr	r3, [pc, #72]	@ (80020e4 <Handle_Home+0x84>)
 800209a:	7bdb      	ldrb	r3, [r3, #15]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d107      	bne.n	80020b0 <Handle_Home+0x50>
			if(AxisY.current_pos > 0){
 80020a0:	4b10      	ldr	r3, [pc, #64]	@ (80020e4 <Handle_Home+0x84>)
 80020a2:	895b      	ldrh	r3, [r3, #10]
 80020a4:	b29b      	uxth	r3, r3
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d002      	beq.n	80020b0 <Handle_Home+0x50>
			AxisY.mode = MOVE_HOME1;
 80020aa:	4b0e      	ldr	r3, [pc, #56]	@ (80020e4 <Handle_Home+0x84>)
 80020ac:	2203      	movs	r2, #3
 80020ae:	73da      	strb	r2, [r3, #15]
				}
			}
	}
	if(get_home_z() != home_z){
 80020b0:	2104      	movs	r1, #4
 80020b2:	480a      	ldr	r0, [pc, #40]	@ (80020dc <Handle_Home+0x7c>)
 80020b4:	f001 fa74 	bl	80035a0 <HAL_GPIO_ReadPin>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d00b      	beq.n	80020d6 <Handle_Home+0x76>
		if(AxisZ.mode == STOP ){
 80020be:	4b0a      	ldr	r3, [pc, #40]	@ (80020e8 <Handle_Home+0x88>)
 80020c0:	7bdb      	ldrb	r3, [r3, #15]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d107      	bne.n	80020d6 <Handle_Home+0x76>
			if(AxisZ.current_pos >0){
 80020c6:	4b08      	ldr	r3, [pc, #32]	@ (80020e8 <Handle_Home+0x88>)
 80020c8:	895b      	ldrh	r3, [r3, #10]
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d002      	beq.n	80020d6 <Handle_Home+0x76>
			AxisZ.mode = MOVE_HOME1;
 80020d0:	4b05      	ldr	r3, [pc, #20]	@ (80020e8 <Handle_Home+0x88>)
 80020d2:	2203      	movs	r2, #3
 80020d4:	73da      	strb	r2, [r3, #15]
				}
			}
	}
}
 80020d6:	bf00      	nop
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40020800 	.word	0x40020800
 80020e0:	20000024 	.word	0x20000024
 80020e4:	20000034 	.word	0x20000034
 80020e8:	20000044 	.word	0x20000044

080020ec <Control_motor_x>:




void Control_motor_x(){
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
	switch(AxisX.mode) {
 80020f0:	4b46      	ldr	r3, [pc, #280]	@ (800220c <Control_motor_x+0x120>)
 80020f2:	7bdb      	ldrb	r3, [r3, #15]
 80020f4:	2b05      	cmp	r3, #5
 80020f6:	f200 8087 	bhi.w	8002208 <Control_motor_x+0x11c>
 80020fa:	a201      	add	r2, pc, #4	@ (adr r2, 8002100 <Control_motor_x+0x14>)
 80020fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002100:	08002203 	.word	0x08002203
 8002104:	08002119 	.word	0x08002119
 8002108:	0800214b 	.word	0x0800214b
 800210c:	080021b7 	.word	0x080021b7
 8002110:	080021cd 	.word	0x080021cd
 8002114:	080021ed 	.word	0x080021ed
	case MOVE_AUTO:
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*( get_counter_timer_slave_x() ) );
 8002118:	4b3c      	ldr	r3, [pc, #240]	@ (800220c <Control_motor_x+0x120>)
 800211a:	899b      	ldrh	r3, [r3, #12]
 800211c:	b29a      	uxth	r2, r3
 800211e:	4b3b      	ldr	r3, [pc, #236]	@ (800220c <Control_motor_x+0x120>)
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	b25b      	sxtb	r3, r3
 8002124:	b299      	uxth	r1, r3
 8002126:	4b3a      	ldr	r3, [pc, #232]	@ (8002210 <Control_motor_x+0x124>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800212c:	b29b      	uxth	r3, r3
 800212e:	fb11 f303 	smulbb	r3, r1, r3
 8002132:	b29b      	uxth	r3, r3
 8002134:	4413      	add	r3, r2
 8002136:	b29a      	uxth	r2, r3
 8002138:	4b34      	ldr	r3, [pc, #208]	@ (800220c <Control_motor_x+0x120>)
 800213a:	815a      	strh	r2, [r3, #10]
		Set_HMI_X_Axis(AxisX.current_pos);
 800213c:	4b33      	ldr	r3, [pc, #204]	@ (800220c <Control_motor_x+0x120>)
 800213e:	895b      	ldrh	r3, [r3, #10]
 8002140:	b29b      	uxth	r3, r3
 8002142:	4618      	mov	r0, r3
 8002144:	f7ff fe64 	bl	8001e10 <Set_HMI_X_Axis>
		break;
 8002148:	e05e      	b.n	8002208 <Control_motor_x+0x11c>
	case MOVE_MANUAL:
		if((Control_motor->bits.x_Left == 0 ) && (Control_motor->bits.x_Right == 0 )){
 800214a:	4b32      	ldr	r3, [pc, #200]	@ (8002214 <Control_motor_x+0x128>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	f003 0301 	and.w	r3, r3, #1
 8002154:	b2db      	uxtb	r3, r3
 8002156:	2b00      	cmp	r3, #0
 8002158:	d109      	bne.n	800216e <Control_motor_x+0x82>
 800215a:	4b2e      	ldr	r3, [pc, #184]	@ (8002214 <Control_motor_x+0x128>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	f003 0302 	and.w	r3, r3, #2
 8002164:	b2db      	uxtb	r3, r3
 8002166:	2b00      	cmp	r3, #0
 8002168:	d101      	bne.n	800216e <Control_motor_x+0x82>
			Stop_motor_x();
 800216a:	f000 f855 	bl	8002218 <Stop_motor_x>
		}
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*( get_counter_timer_slave_x()  ) );
 800216e:	4b27      	ldr	r3, [pc, #156]	@ (800220c <Control_motor_x+0x120>)
 8002170:	899b      	ldrh	r3, [r3, #12]
 8002172:	b29a      	uxth	r2, r3
 8002174:	4b25      	ldr	r3, [pc, #148]	@ (800220c <Control_motor_x+0x120>)
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	b25b      	sxtb	r3, r3
 800217a:	b299      	uxth	r1, r3
 800217c:	4b24      	ldr	r3, [pc, #144]	@ (8002210 <Control_motor_x+0x124>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002182:	b29b      	uxth	r3, r3
 8002184:	fb11 f303 	smulbb	r3, r1, r3
 8002188:	b29b      	uxth	r3, r3
 800218a:	4413      	add	r3, r2
 800218c:	b29a      	uxth	r2, r3
 800218e:	4b1f      	ldr	r3, [pc, #124]	@ (800220c <Control_motor_x+0x120>)
 8002190:	815a      	strh	r2, [r3, #10]
		Set_HMI_X_Axis(AxisX.current_pos);
 8002192:	4b1e      	ldr	r3, [pc, #120]	@ (800220c <Control_motor_x+0x120>)
 8002194:	895b      	ldrh	r3, [r3, #10]
 8002196:	b29b      	uxth	r3, r3
 8002198:	4618      	mov	r0, r3
 800219a:	f7ff fe39 	bl	8001e10 <Set_HMI_X_Axis>
		Set_Speed_Motor_x( (get_counter_timer_slave_x()) + speed_default, speed_x_max);
 800219e:	4b1c      	ldr	r3, [pc, #112]	@ (8002210 <Control_motor_x+0x124>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a4:	b29b      	uxth	r3, r3
 80021a6:	333c      	adds	r3, #60	@ 0x3c
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7ff fbc4 	bl	800193c <Set_Speed_Motor_x>
		break;
 80021b4:	e028      	b.n	8002208 <Control_motor_x+0x11c>
	case MOVE_HOME1:
		Set_Speed_Motor_x(speed_home1_x, speed_x_max);
 80021b6:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80021ba:	f241 3088 	movw	r0, #5000	@ 0x1388
 80021be:	f7ff fbbd 	bl	800193c <Set_Speed_Motor_x>
		move_x_left(max_x+500);
 80021c2:	f24c 5044 	movw	r0, #50500	@ 0xc544
 80021c6:	f7ff fcbb 	bl	8001b40 <move_x_left>
		break;
 80021ca:	e01d      	b.n	8002208 <Control_motor_x+0x11c>
	case MOVE_HOME2:
		if( get_counter_timer_slave_x() == 0 ){
 80021cc:	4b10      	ldr	r3, [pc, #64]	@ (8002210 <Control_motor_x+0x124>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d117      	bne.n	8002206 <Control_motor_x+0x11a>
		Set_Speed_Motor_x(speed_home2_x, speed_x_max);
 80021d6:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80021da:	f241 3088 	movw	r0, #5000	@ 0x1388
 80021de:	f7ff fbad 	bl	800193c <Set_Speed_Motor_x>
		move_x_right(2000);
 80021e2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80021e6:	f7ff fccd 	bl	8001b84 <move_x_right>
		}
		break;
 80021ea:	e00c      	b.n	8002206 <Control_motor_x+0x11a>
	case MOVE_HOME3:
		Set_Speed_Motor_x(speed_home3_x, speed_x_max);
 80021ec:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80021f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80021f4:	f7ff fba2 	bl	800193c <Set_Speed_Motor_x>
		move_x_left(max_x);
 80021f8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80021fc:	f7ff fca0 	bl	8001b40 <move_x_left>
		break;
 8002200:	e002      	b.n	8002208 <Control_motor_x+0x11c>
	case STOP:

		break;
 8002202:	bf00      	nop
 8002204:	e000      	b.n	8002208 <Control_motor_x+0x11c>
		break;
 8002206:	bf00      	nop
	}
}
 8002208:	bf00      	nop
 800220a:	bd80      	pop	{r7, pc}
 800220c:	20000024 	.word	0x20000024
 8002210:	20000358 	.word	0x20000358
 8002214:	20000020 	.word	0x20000020

08002218 <Stop_motor_x>:
void Stop_motor_x(void){
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
	output_x_pull_stop();
 800221c:	2100      	movs	r1, #0
 800221e:	4829      	ldr	r0, [pc, #164]	@ (80022c4 <Stop_motor_x+0xac>)
 8002220:	f002 f884 	bl	800432c <HAL_TIM_PWM_Stop>
	if(AxisX.mode == MOVE_MANUAL){
 8002224:	4b28      	ldr	r3, [pc, #160]	@ (80022c8 <Stop_motor_x+0xb0>)
 8002226:	7bdb      	ldrb	r3, [r3, #15]
 8002228:	2b02      	cmp	r3, #2
 800222a:	d11c      	bne.n	8002266 <Stop_motor_x+0x4e>
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*( get_counter_timer_slave_x() ) );
 800222c:	4b26      	ldr	r3, [pc, #152]	@ (80022c8 <Stop_motor_x+0xb0>)
 800222e:	899b      	ldrh	r3, [r3, #12]
 8002230:	b29a      	uxth	r2, r3
 8002232:	4b25      	ldr	r3, [pc, #148]	@ (80022c8 <Stop_motor_x+0xb0>)
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	b25b      	sxtb	r3, r3
 8002238:	b299      	uxth	r1, r3
 800223a:	4b24      	ldr	r3, [pc, #144]	@ (80022cc <Stop_motor_x+0xb4>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002240:	b29b      	uxth	r3, r3
 8002242:	fb11 f303 	smulbb	r3, r1, r3
 8002246:	b29b      	uxth	r3, r3
 8002248:	4413      	add	r3, r2
 800224a:	b29a      	uxth	r2, r3
 800224c:	4b1e      	ldr	r3, [pc, #120]	@ (80022c8 <Stop_motor_x+0xb0>)
 800224e:	815a      	strh	r2, [r3, #10]
		Set_HMI_X_Axis(AxisX.current_pos);
 8002250:	4b1d      	ldr	r3, [pc, #116]	@ (80022c8 <Stop_motor_x+0xb0>)
 8002252:	895b      	ldrh	r3, [r3, #10]
 8002254:	b29b      	uxth	r3, r3
 8002256:	4618      	mov	r0, r3
 8002258:	f7ff fdda 	bl	8001e10 <Set_HMI_X_Axis>
	reset_counter_timer_slave_x();
 800225c:	4b1b      	ldr	r3, [pc, #108]	@ (80022cc <Stop_motor_x+0xb4>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2200      	movs	r2, #0
 8002262:	625a      	str	r2, [r3, #36]	@ 0x24
 8002264:	e025      	b.n	80022b2 <Stop_motor_x+0x9a>
	}
	else if(AxisX.mode == MOVE_AUTO){
 8002266:	4b18      	ldr	r3, [pc, #96]	@ (80022c8 <Stop_motor_x+0xb0>)
 8002268:	7bdb      	ldrb	r3, [r3, #15]
 800226a:	2b01      	cmp	r3, #1
 800226c:	d119      	bne.n	80022a2 <Stop_motor_x+0x8a>
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*(get_x_target_pull()+1));
 800226e:	4b16      	ldr	r3, [pc, #88]	@ (80022c8 <Stop_motor_x+0xb0>)
 8002270:	899b      	ldrh	r3, [r3, #12]
 8002272:	b29a      	uxth	r2, r3
 8002274:	4b14      	ldr	r3, [pc, #80]	@ (80022c8 <Stop_motor_x+0xb0>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	b25b      	sxtb	r3, r3
 800227a:	b299      	uxth	r1, r3
 800227c:	4b13      	ldr	r3, [pc, #76]	@ (80022cc <Stop_motor_x+0xb4>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002282:	3301      	adds	r3, #1
 8002284:	b29b      	uxth	r3, r3
 8002286:	fb11 f303 	smulbb	r3, r1, r3
 800228a:	b29b      	uxth	r3, r3
 800228c:	4413      	add	r3, r2
 800228e:	b29a      	uxth	r2, r3
 8002290:	4b0d      	ldr	r3, [pc, #52]	@ (80022c8 <Stop_motor_x+0xb0>)
 8002292:	815a      	strh	r2, [r3, #10]
		Set_HMI_X_Axis(AxisX.current_pos);
 8002294:	4b0c      	ldr	r3, [pc, #48]	@ (80022c8 <Stop_motor_x+0xb0>)
 8002296:	895b      	ldrh	r3, [r3, #10]
 8002298:	b29b      	uxth	r3, r3
 800229a:	4618      	mov	r0, r3
 800229c:	f7ff fdb8 	bl	8001e10 <Set_HMI_X_Axis>
 80022a0:	e007      	b.n	80022b2 <Stop_motor_x+0x9a>
	}else if(AxisX.mode == MOVE_HOME2){
 80022a2:	4b09      	ldr	r3, [pc, #36]	@ (80022c8 <Stop_motor_x+0xb0>)
 80022a4:	7bdb      	ldrb	r3, [r3, #15]
 80022a6:	2b04      	cmp	r3, #4
 80022a8:	d103      	bne.n	80022b2 <Stop_motor_x+0x9a>
		AxisX.mode = MOVE_HOME3;
 80022aa:	4b07      	ldr	r3, [pc, #28]	@ (80022c8 <Stop_motor_x+0xb0>)
 80022ac:	2205      	movs	r2, #5
 80022ae:	73da      	strb	r2, [r3, #15]
		return;
 80022b0:	e007      	b.n	80022c2 <Stop_motor_x+0xaa>
	}
	AxisX.mode = STOP;
 80022b2:	4b05      	ldr	r3, [pc, #20]	@ (80022c8 <Stop_motor_x+0xb0>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	73da      	strb	r2, [r3, #15]
	AxisX.old_pos = AxisX.current_pos;
 80022b8:	4b03      	ldr	r3, [pc, #12]	@ (80022c8 <Stop_motor_x+0xb0>)
 80022ba:	895b      	ldrh	r3, [r3, #10]
 80022bc:	b29a      	uxth	r2, r3
 80022be:	4b02      	ldr	r3, [pc, #8]	@ (80022c8 <Stop_motor_x+0xb0>)
 80022c0:	819a      	strh	r2, [r3, #12]
}
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	20000430 	.word	0x20000430
 80022c8:	20000024 	.word	0x20000024
 80022cc:	20000358 	.word	0x20000358

080022d0 <Control_motor_y>:
void Control_motor_y(){
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
	switch(AxisY.mode) {
 80022d4:	4b46      	ldr	r3, [pc, #280]	@ (80023f0 <Control_motor_y+0x120>)
 80022d6:	7bdb      	ldrb	r3, [r3, #15]
 80022d8:	2b05      	cmp	r3, #5
 80022da:	f200 8087 	bhi.w	80023ec <Control_motor_y+0x11c>
 80022de:	a201      	add	r2, pc, #4	@ (adr r2, 80022e4 <Control_motor_y+0x14>)
 80022e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022e4:	080023e7 	.word	0x080023e7
 80022e8:	080022fd 	.word	0x080022fd
 80022ec:	0800232f 	.word	0x0800232f
 80022f0:	0800239b 	.word	0x0800239b
 80022f4:	080023b1 	.word	0x080023b1
 80022f8:	080023d1 	.word	0x080023d1
	case MOVE_AUTO:
		AxisY.current_pos = AxisY.old_pos + (AxisY.dir*( get_counter_timer_slave_y()  ) );
 80022fc:	4b3c      	ldr	r3, [pc, #240]	@ (80023f0 <Control_motor_y+0x120>)
 80022fe:	899b      	ldrh	r3, [r3, #12]
 8002300:	b29a      	uxth	r2, r3
 8002302:	4b3b      	ldr	r3, [pc, #236]	@ (80023f0 <Control_motor_y+0x120>)
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	b25b      	sxtb	r3, r3
 8002308:	b299      	uxth	r1, r3
 800230a:	4b3a      	ldr	r3, [pc, #232]	@ (80023f4 <Control_motor_y+0x124>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002310:	b29b      	uxth	r3, r3
 8002312:	fb11 f303 	smulbb	r3, r1, r3
 8002316:	b29b      	uxth	r3, r3
 8002318:	4413      	add	r3, r2
 800231a:	b29a      	uxth	r2, r3
 800231c:	4b34      	ldr	r3, [pc, #208]	@ (80023f0 <Control_motor_y+0x120>)
 800231e:	815a      	strh	r2, [r3, #10]
		Set_HMI_Y_Axis(AxisY.current_pos);
 8002320:	4b33      	ldr	r3, [pc, #204]	@ (80023f0 <Control_motor_y+0x120>)
 8002322:	895b      	ldrh	r3, [r3, #10]
 8002324:	b29b      	uxth	r3, r3
 8002326:	4618      	mov	r0, r3
 8002328:	f7ff fd82 	bl	8001e30 <Set_HMI_Y_Axis>
		break;
 800232c:	e05e      	b.n	80023ec <Control_motor_y+0x11c>
	case MOVE_MANUAL:
		if((Control_motor->bits.y_Forward == 0 ) && (Control_motor->bits.y_Backward == 0 )){
 800232e:	4b32      	ldr	r3, [pc, #200]	@ (80023f8 <Control_motor_y+0x128>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	f003 0304 	and.w	r3, r3, #4
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b00      	cmp	r3, #0
 800233c:	d109      	bne.n	8002352 <Control_motor_y+0x82>
 800233e:	4b2e      	ldr	r3, [pc, #184]	@ (80023f8 <Control_motor_y+0x128>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	f003 0308 	and.w	r3, r3, #8
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d101      	bne.n	8002352 <Control_motor_y+0x82>
					Stop_motor_y();
 800234e:	f000 f8eb 	bl	8002528 <Stop_motor_y>
				}
		AxisY.current_pos = AxisY.old_pos + (AxisY.dir*( get_counter_timer_slave_y()  ) );
 8002352:	4b27      	ldr	r3, [pc, #156]	@ (80023f0 <Control_motor_y+0x120>)
 8002354:	899b      	ldrh	r3, [r3, #12]
 8002356:	b29a      	uxth	r2, r3
 8002358:	4b25      	ldr	r3, [pc, #148]	@ (80023f0 <Control_motor_y+0x120>)
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	b25b      	sxtb	r3, r3
 800235e:	b299      	uxth	r1, r3
 8002360:	4b24      	ldr	r3, [pc, #144]	@ (80023f4 <Control_motor_y+0x124>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002366:	b29b      	uxth	r3, r3
 8002368:	fb11 f303 	smulbb	r3, r1, r3
 800236c:	b29b      	uxth	r3, r3
 800236e:	4413      	add	r3, r2
 8002370:	b29a      	uxth	r2, r3
 8002372:	4b1f      	ldr	r3, [pc, #124]	@ (80023f0 <Control_motor_y+0x120>)
 8002374:	815a      	strh	r2, [r3, #10]
				Set_HMI_Y_Axis(AxisY.current_pos);
 8002376:	4b1e      	ldr	r3, [pc, #120]	@ (80023f0 <Control_motor_y+0x120>)
 8002378:	895b      	ldrh	r3, [r3, #10]
 800237a:	b29b      	uxth	r3, r3
 800237c:	4618      	mov	r0, r3
 800237e:	f7ff fd57 	bl	8001e30 <Set_HMI_Y_Axis>
				Set_Speed_Motor_y( (get_counter_timer_slave_y()) + speed_default, speed_y_max);
 8002382:	4b1c      	ldr	r3, [pc, #112]	@ (80023f4 <Control_motor_y+0x124>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002388:	b29b      	uxth	r3, r3
 800238a:	333c      	adds	r3, #60	@ 0x3c
 800238c:	b29b      	uxth	r3, r3
 800238e:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8002392:	4618      	mov	r0, r3
 8002394:	f7ff fb04 	bl	80019a0 <Set_Speed_Motor_y>
		break;
 8002398:	e028      	b.n	80023ec <Control_motor_y+0x11c>
	case MOVE_HOME1:
		Set_Speed_Motor_y(speed_home1_y, speed_y_max);
 800239a:	f649 4140 	movw	r1, #40000	@ 0x9c40
 800239e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80023a2:	f7ff fafd 	bl	80019a0 <Set_Speed_Motor_y>
		move_y_backward(max_y + 500);
 80023a6:	f246 309c 	movw	r0, #25500	@ 0x639c
 80023aa:	f7ff fc2f 	bl	8001c0c <move_y_backward>
		break;
 80023ae:	e01d      	b.n	80023ec <Control_motor_y+0x11c>
	case MOVE_HOME2:
		if( get_counter_timer_slave_y() == 0 ){
 80023b0:	4b10      	ldr	r3, [pc, #64]	@ (80023f4 <Control_motor_y+0x124>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d117      	bne.n	80023ea <Control_motor_y+0x11a>
		Set_Speed_Motor_y(speed_home2_y, speed_y_max);
 80023ba:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80023be:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80023c2:	f7ff faed 	bl	80019a0 <Set_Speed_Motor_y>
		move_y_forward(2000);
 80023c6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80023ca:	f7ff fbfd 	bl	8001bc8 <move_y_forward>
		}
		break;
 80023ce:	e00c      	b.n	80023ea <Control_motor_y+0x11a>
	case MOVE_HOME3:
		Set_Speed_Motor_y(speed_home3_y, speed_y_max);
 80023d0:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80023d4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023d8:	f7ff fae2 	bl	80019a0 <Set_Speed_Motor_y>
		move_y_backward(max_y );
 80023dc:	f246 10a8 	movw	r0, #25000	@ 0x61a8
 80023e0:	f7ff fc14 	bl	8001c0c <move_y_backward>
		break;
 80023e4:	e002      	b.n	80023ec <Control_motor_y+0x11c>
	case STOP:
		break;
 80023e6:	bf00      	nop
 80023e8:	e000      	b.n	80023ec <Control_motor_y+0x11c>
		break;
 80023ea:	bf00      	nop
	}
}
 80023ec:	bf00      	nop
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	20000034 	.word	0x20000034
 80023f4:	200002c8 	.word	0x200002c8
 80023f8:	20000020 	.word	0x20000020

080023fc <Control_motor_z>:
void Control_motor_z(){
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
	switch(AxisZ.mode) {
 8002400:	4b46      	ldr	r3, [pc, #280]	@ (800251c <Control_motor_z+0x120>)
 8002402:	7bdb      	ldrb	r3, [r3, #15]
 8002404:	2b05      	cmp	r3, #5
 8002406:	f200 8087 	bhi.w	8002518 <Control_motor_z+0x11c>
 800240a:	a201      	add	r2, pc, #4	@ (adr r2, 8002410 <Control_motor_z+0x14>)
 800240c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002410:	08002513 	.word	0x08002513
 8002414:	08002429 	.word	0x08002429
 8002418:	0800245b 	.word	0x0800245b
 800241c:	080024c7 	.word	0x080024c7
 8002420:	080024dd 	.word	0x080024dd
 8002424:	080024fd 	.word	0x080024fd
	case MOVE_AUTO:
		AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_counter_timer_slave_z() ) );
 8002428:	4b3c      	ldr	r3, [pc, #240]	@ (800251c <Control_motor_z+0x120>)
 800242a:	899b      	ldrh	r3, [r3, #12]
 800242c:	b29a      	uxth	r2, r3
 800242e:	4b3b      	ldr	r3, [pc, #236]	@ (800251c <Control_motor_z+0x120>)
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	b25b      	sxtb	r3, r3
 8002434:	b299      	uxth	r1, r3
 8002436:	4b3a      	ldr	r3, [pc, #232]	@ (8002520 <Control_motor_z+0x124>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800243c:	b29b      	uxth	r3, r3
 800243e:	fb11 f303 	smulbb	r3, r1, r3
 8002442:	b29b      	uxth	r3, r3
 8002444:	4413      	add	r3, r2
 8002446:	b29a      	uxth	r2, r3
 8002448:	4b34      	ldr	r3, [pc, #208]	@ (800251c <Control_motor_z+0x120>)
 800244a:	815a      	strh	r2, [r3, #10]
				Set_HMI_Z_Axis(AxisZ.current_pos);
 800244c:	4b33      	ldr	r3, [pc, #204]	@ (800251c <Control_motor_z+0x120>)
 800244e:	895b      	ldrh	r3, [r3, #10]
 8002450:	b29b      	uxth	r3, r3
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff fcfc 	bl	8001e50 <Set_HMI_Z_Axis>
		break;
 8002458:	e05e      	b.n	8002518 <Control_motor_z+0x11c>
	case MOVE_MANUAL:

		if((Control_motor->bits.z_Up == 0 ) && (Control_motor->bits.z_Down == 0 )){
 800245a:	4b32      	ldr	r3, [pc, #200]	@ (8002524 <Control_motor_z+0x128>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	f003 0310 	and.w	r3, r3, #16
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2b00      	cmp	r3, #0
 8002468:	d109      	bne.n	800247e <Control_motor_z+0x82>
 800246a:	4b2e      	ldr	r3, [pc, #184]	@ (8002524 <Control_motor_z+0x128>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	f003 0320 	and.w	r3, r3, #32
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b00      	cmp	r3, #0
 8002478:	d101      	bne.n	800247e <Control_motor_z+0x82>
					Stop_motor_z();
 800247a:	f000 f8b1 	bl	80025e0 <Stop_motor_z>
				}
		AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_counter_timer_slave_z() ) );
 800247e:	4b27      	ldr	r3, [pc, #156]	@ (800251c <Control_motor_z+0x120>)
 8002480:	899b      	ldrh	r3, [r3, #12]
 8002482:	b29a      	uxth	r2, r3
 8002484:	4b25      	ldr	r3, [pc, #148]	@ (800251c <Control_motor_z+0x120>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	b25b      	sxtb	r3, r3
 800248a:	b299      	uxth	r1, r3
 800248c:	4b24      	ldr	r3, [pc, #144]	@ (8002520 <Control_motor_z+0x124>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002492:	b29b      	uxth	r3, r3
 8002494:	fb11 f303 	smulbb	r3, r1, r3
 8002498:	b29b      	uxth	r3, r3
 800249a:	4413      	add	r3, r2
 800249c:	b29a      	uxth	r2, r3
 800249e:	4b1f      	ldr	r3, [pc, #124]	@ (800251c <Control_motor_z+0x120>)
 80024a0:	815a      	strh	r2, [r3, #10]
				Set_HMI_Z_Axis(AxisZ.current_pos);
 80024a2:	4b1e      	ldr	r3, [pc, #120]	@ (800251c <Control_motor_z+0x120>)
 80024a4:	895b      	ldrh	r3, [r3, #10]
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7ff fcd1 	bl	8001e50 <Set_HMI_Z_Axis>
				Set_Speed_Motor_z((get_counter_timer_slave_z()) + speed_default, speed_z_max);
 80024ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002520 <Control_motor_z+0x124>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024b4:	b29b      	uxth	r3, r3
 80024b6:	333c      	adds	r3, #60	@ 0x3c
 80024b8:	b29b      	uxth	r3, r3
 80024ba:	f241 3188 	movw	r1, #5000	@ 0x1388
 80024be:	4618      	mov	r0, r3
 80024c0:	f7ff faa0 	bl	8001a04 <Set_Speed_Motor_z>
		break;
 80024c4:	e028      	b.n	8002518 <Control_motor_z+0x11c>
	case MOVE_HOME1:
		Set_Speed_Motor_z(speed_home1_z, speed_z_max);
 80024c6:	f241 3188 	movw	r1, #5000	@ 0x1388
 80024ca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80024ce:	f7ff fa99 	bl	8001a04 <Set_Speed_Motor_z>
		// cng thm trnh trng hp i t max vo
		move_z_up(max_z + 1000);
 80024d2:	f642 20f8 	movw	r0, #11000	@ 0x2af8
 80024d6:	f7ff fbbb 	bl	8001c50 <move_z_up>
		break;
 80024da:	e01d      	b.n	8002518 <Control_motor_z+0x11c>
	case MOVE_HOME2:
		if( get_counter_timer_slave_z() == 0 ){
 80024dc:	4b10      	ldr	r3, [pc, #64]	@ (8002520 <Control_motor_z+0x124>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d117      	bne.n	8002516 <Control_motor_z+0x11a>
		Set_Speed_Motor_z(speed_home2_z, speed_z_max);
 80024e6:	f241 3188 	movw	r1, #5000	@ 0x1388
 80024ea:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80024ee:	f7ff fa89 	bl	8001a04 <Set_Speed_Motor_z>
		move_z_down(2000);
 80024f2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80024f6:	f7ff fbcd 	bl	8001c94 <move_z_down>
		}
		break;
 80024fa:	e00c      	b.n	8002516 <Control_motor_z+0x11a>
	case MOVE_HOME3:
		Set_Speed_Motor_z(speed_home3_z, speed_z_max);
 80024fc:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002500:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002504:	f7ff fa7e 	bl	8001a04 <Set_Speed_Motor_z>
		move_z_up(max_z);
 8002508:	f242 7010 	movw	r0, #10000	@ 0x2710
 800250c:	f7ff fba0 	bl	8001c50 <move_z_up>
		break;
 8002510:	e002      	b.n	8002518 <Control_motor_z+0x11c>
	case STOP:

		break;
 8002512:	bf00      	nop
 8002514:	e000      	b.n	8002518 <Control_motor_z+0x11c>
		break;
 8002516:	bf00      	nop
	}
}
 8002518:	bf00      	nop
 800251a:	bd80      	pop	{r7, pc}
 800251c:	20000044 	.word	0x20000044
 8002520:	20000478 	.word	0x20000478
 8002524:	20000020 	.word	0x20000020

08002528 <Stop_motor_y>:

void Stop_motor_y(void){
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
	output_y_pull_stop();
 800252c:	2100      	movs	r1, #0
 800252e:	4829      	ldr	r0, [pc, #164]	@ (80025d4 <Stop_motor_y+0xac>)
 8002530:	f001 fefc 	bl	800432c <HAL_TIM_PWM_Stop>
		if(AxisY.mode == MOVE_MANUAL){
 8002534:	4b28      	ldr	r3, [pc, #160]	@ (80025d8 <Stop_motor_y+0xb0>)
 8002536:	7bdb      	ldrb	r3, [r3, #15]
 8002538:	2b02      	cmp	r3, #2
 800253a:	d11c      	bne.n	8002576 <Stop_motor_y+0x4e>
			AxisY.current_pos = AxisY.old_pos + (AxisY.dir*(get_counter_timer_slave_y()) );
 800253c:	4b26      	ldr	r3, [pc, #152]	@ (80025d8 <Stop_motor_y+0xb0>)
 800253e:	899b      	ldrh	r3, [r3, #12]
 8002540:	b29a      	uxth	r2, r3
 8002542:	4b25      	ldr	r3, [pc, #148]	@ (80025d8 <Stop_motor_y+0xb0>)
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	b25b      	sxtb	r3, r3
 8002548:	b299      	uxth	r1, r3
 800254a:	4b24      	ldr	r3, [pc, #144]	@ (80025dc <Stop_motor_y+0xb4>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002550:	b29b      	uxth	r3, r3
 8002552:	fb11 f303 	smulbb	r3, r1, r3
 8002556:	b29b      	uxth	r3, r3
 8002558:	4413      	add	r3, r2
 800255a:	b29a      	uxth	r2, r3
 800255c:	4b1e      	ldr	r3, [pc, #120]	@ (80025d8 <Stop_motor_y+0xb0>)
 800255e:	815a      	strh	r2, [r3, #10]
			Set_HMI_Y_Axis(AxisY.current_pos);
 8002560:	4b1d      	ldr	r3, [pc, #116]	@ (80025d8 <Stop_motor_y+0xb0>)
 8002562:	895b      	ldrh	r3, [r3, #10]
 8002564:	b29b      	uxth	r3, r3
 8002566:	4618      	mov	r0, r3
 8002568:	f7ff fc62 	bl	8001e30 <Set_HMI_Y_Axis>
		reset_counter_timer_slave_y();
 800256c:	4b1b      	ldr	r3, [pc, #108]	@ (80025dc <Stop_motor_y+0xb4>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2200      	movs	r2, #0
 8002572:	625a      	str	r2, [r3, #36]	@ 0x24
 8002574:	e025      	b.n	80025c2 <Stop_motor_y+0x9a>
		}
		else if(AxisY.mode == MOVE_AUTO){
 8002576:	4b18      	ldr	r3, [pc, #96]	@ (80025d8 <Stop_motor_y+0xb0>)
 8002578:	7bdb      	ldrb	r3, [r3, #15]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d119      	bne.n	80025b2 <Stop_motor_y+0x8a>
			AxisY.current_pos = AxisY.old_pos + (AxisY.dir*(get_y_target_pull() + 1));
 800257e:	4b16      	ldr	r3, [pc, #88]	@ (80025d8 <Stop_motor_y+0xb0>)
 8002580:	899b      	ldrh	r3, [r3, #12]
 8002582:	b29a      	uxth	r2, r3
 8002584:	4b14      	ldr	r3, [pc, #80]	@ (80025d8 <Stop_motor_y+0xb0>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	b25b      	sxtb	r3, r3
 800258a:	b299      	uxth	r1, r3
 800258c:	4b13      	ldr	r3, [pc, #76]	@ (80025dc <Stop_motor_y+0xb4>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002592:	3301      	adds	r3, #1
 8002594:	b29b      	uxth	r3, r3
 8002596:	fb11 f303 	smulbb	r3, r1, r3
 800259a:	b29b      	uxth	r3, r3
 800259c:	4413      	add	r3, r2
 800259e:	b29a      	uxth	r2, r3
 80025a0:	4b0d      	ldr	r3, [pc, #52]	@ (80025d8 <Stop_motor_y+0xb0>)
 80025a2:	815a      	strh	r2, [r3, #10]
			Set_HMI_Y_Axis(AxisY.current_pos);
 80025a4:	4b0c      	ldr	r3, [pc, #48]	@ (80025d8 <Stop_motor_y+0xb0>)
 80025a6:	895b      	ldrh	r3, [r3, #10]
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7ff fc40 	bl	8001e30 <Set_HMI_Y_Axis>
 80025b0:	e007      	b.n	80025c2 <Stop_motor_y+0x9a>
		}else if(AxisY.mode == MOVE_HOME2){
 80025b2:	4b09      	ldr	r3, [pc, #36]	@ (80025d8 <Stop_motor_y+0xb0>)
 80025b4:	7bdb      	ldrb	r3, [r3, #15]
 80025b6:	2b04      	cmp	r3, #4
 80025b8:	d103      	bne.n	80025c2 <Stop_motor_y+0x9a>
			AxisY.mode = MOVE_HOME3;
 80025ba:	4b07      	ldr	r3, [pc, #28]	@ (80025d8 <Stop_motor_y+0xb0>)
 80025bc:	2205      	movs	r2, #5
 80025be:	73da      	strb	r2, [r3, #15]
			return;
 80025c0:	e007      	b.n	80025d2 <Stop_motor_y+0xaa>
		}
		AxisY.mode = STOP;
 80025c2:	4b05      	ldr	r3, [pc, #20]	@ (80025d8 <Stop_motor_y+0xb0>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	73da      	strb	r2, [r3, #15]
		AxisY.old_pos = AxisY.current_pos;
 80025c8:	4b03      	ldr	r3, [pc, #12]	@ (80025d8 <Stop_motor_y+0xb0>)
 80025ca:	895b      	ldrh	r3, [r3, #10]
 80025cc:	b29a      	uxth	r2, r3
 80025ce:	4b02      	ldr	r3, [pc, #8]	@ (80025d8 <Stop_motor_y+0xb0>)
 80025d0:	819a      	strh	r2, [r3, #12]
}
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	20000280 	.word	0x20000280
 80025d8:	20000034 	.word	0x20000034
 80025dc:	200002c8 	.word	0x200002c8

080025e0 <Stop_motor_z>:
void Stop_motor_z(void){
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
	output_z_pull_stop();
 80025e4:	2108      	movs	r1, #8
 80025e6:	4829      	ldr	r0, [pc, #164]	@ (800268c <Stop_motor_z+0xac>)
 80025e8:	f001 fea0 	bl	800432c <HAL_TIM_PWM_Stop>
		if(AxisZ.mode == MOVE_MANUAL){
 80025ec:	4b28      	ldr	r3, [pc, #160]	@ (8002690 <Stop_motor_z+0xb0>)
 80025ee:	7bdb      	ldrb	r3, [r3, #15]
 80025f0:	2b02      	cmp	r3, #2
 80025f2:	d11c      	bne.n	800262e <Stop_motor_z+0x4e>
			AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_counter_timer_slave_z()) );
 80025f4:	4b26      	ldr	r3, [pc, #152]	@ (8002690 <Stop_motor_z+0xb0>)
 80025f6:	899b      	ldrh	r3, [r3, #12]
 80025f8:	b29a      	uxth	r2, r3
 80025fa:	4b25      	ldr	r3, [pc, #148]	@ (8002690 <Stop_motor_z+0xb0>)
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	b25b      	sxtb	r3, r3
 8002600:	b299      	uxth	r1, r3
 8002602:	4b24      	ldr	r3, [pc, #144]	@ (8002694 <Stop_motor_z+0xb4>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002608:	b29b      	uxth	r3, r3
 800260a:	fb11 f303 	smulbb	r3, r1, r3
 800260e:	b29b      	uxth	r3, r3
 8002610:	4413      	add	r3, r2
 8002612:	b29a      	uxth	r2, r3
 8002614:	4b1e      	ldr	r3, [pc, #120]	@ (8002690 <Stop_motor_z+0xb0>)
 8002616:	815a      	strh	r2, [r3, #10]
			Set_HMI_Z_Axis(AxisZ.current_pos);
 8002618:	4b1d      	ldr	r3, [pc, #116]	@ (8002690 <Stop_motor_z+0xb0>)
 800261a:	895b      	ldrh	r3, [r3, #10]
 800261c:	b29b      	uxth	r3, r3
 800261e:	4618      	mov	r0, r3
 8002620:	f7ff fc16 	bl	8001e50 <Set_HMI_Z_Axis>
		reset_counter_timer_slave_z();
 8002624:	4b1b      	ldr	r3, [pc, #108]	@ (8002694 <Stop_motor_z+0xb4>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2200      	movs	r2, #0
 800262a:	625a      	str	r2, [r3, #36]	@ 0x24
 800262c:	e025      	b.n	800267a <Stop_motor_z+0x9a>
		}
		else if(AxisZ.mode == MOVE_AUTO){
 800262e:	4b18      	ldr	r3, [pc, #96]	@ (8002690 <Stop_motor_z+0xb0>)
 8002630:	7bdb      	ldrb	r3, [r3, #15]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d119      	bne.n	800266a <Stop_motor_z+0x8a>
			AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_z_target_pull() + 1)  );
 8002636:	4b16      	ldr	r3, [pc, #88]	@ (8002690 <Stop_motor_z+0xb0>)
 8002638:	899b      	ldrh	r3, [r3, #12]
 800263a:	b29a      	uxth	r2, r3
 800263c:	4b14      	ldr	r3, [pc, #80]	@ (8002690 <Stop_motor_z+0xb0>)
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	b25b      	sxtb	r3, r3
 8002642:	b299      	uxth	r1, r3
 8002644:	4b13      	ldr	r3, [pc, #76]	@ (8002694 <Stop_motor_z+0xb4>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800264a:	3301      	adds	r3, #1
 800264c:	b29b      	uxth	r3, r3
 800264e:	fb11 f303 	smulbb	r3, r1, r3
 8002652:	b29b      	uxth	r3, r3
 8002654:	4413      	add	r3, r2
 8002656:	b29a      	uxth	r2, r3
 8002658:	4b0d      	ldr	r3, [pc, #52]	@ (8002690 <Stop_motor_z+0xb0>)
 800265a:	815a      	strh	r2, [r3, #10]
			Set_HMI_Z_Axis(AxisZ.current_pos);
 800265c:	4b0c      	ldr	r3, [pc, #48]	@ (8002690 <Stop_motor_z+0xb0>)
 800265e:	895b      	ldrh	r3, [r3, #10]
 8002660:	b29b      	uxth	r3, r3
 8002662:	4618      	mov	r0, r3
 8002664:	f7ff fbf4 	bl	8001e50 <Set_HMI_Z_Axis>
 8002668:	e007      	b.n	800267a <Stop_motor_z+0x9a>
		}else if(AxisZ.mode == MOVE_HOME2){
 800266a:	4b09      	ldr	r3, [pc, #36]	@ (8002690 <Stop_motor_z+0xb0>)
 800266c:	7bdb      	ldrb	r3, [r3, #15]
 800266e:	2b04      	cmp	r3, #4
 8002670:	d103      	bne.n	800267a <Stop_motor_z+0x9a>
			AxisZ.mode = MOVE_HOME3;
 8002672:	4b07      	ldr	r3, [pc, #28]	@ (8002690 <Stop_motor_z+0xb0>)
 8002674:	2205      	movs	r2, #5
 8002676:	73da      	strb	r2, [r3, #15]
			return;
 8002678:	e007      	b.n	800268a <Stop_motor_z+0xaa>
		}
		AxisZ.mode = STOP;
 800267a:	4b05      	ldr	r3, [pc, #20]	@ (8002690 <Stop_motor_z+0xb0>)
 800267c:	2200      	movs	r2, #0
 800267e:	73da      	strb	r2, [r3, #15]
		AxisZ.old_pos = AxisZ.current_pos;
 8002680:	4b03      	ldr	r3, [pc, #12]	@ (8002690 <Stop_motor_z+0xb0>)
 8002682:	895b      	ldrh	r3, [r3, #10]
 8002684:	b29a      	uxth	r2, r3
 8002686:	4b02      	ldr	r3, [pc, #8]	@ (8002690 <Stop_motor_z+0xb0>)
 8002688:	819a      	strh	r2, [r3, #12]
}
 800268a:	bd80      	pop	{r7, pc}
 800268c:	20000310 	.word	0x20000310
 8002690:	20000044 	.word	0x20000044
 8002694:	20000478 	.word	0x20000478

08002698 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800269e:	2300      	movs	r3, #0
 80026a0:	607b      	str	r3, [r7, #4]
 80026a2:	4b10      	ldr	r3, [pc, #64]	@ (80026e4 <HAL_MspInit+0x4c>)
 80026a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a6:	4a0f      	ldr	r2, [pc, #60]	@ (80026e4 <HAL_MspInit+0x4c>)
 80026a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80026ae:	4b0d      	ldr	r3, [pc, #52]	@ (80026e4 <HAL_MspInit+0x4c>)
 80026b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026b6:	607b      	str	r3, [r7, #4]
 80026b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026ba:	2300      	movs	r3, #0
 80026bc:	603b      	str	r3, [r7, #0]
 80026be:	4b09      	ldr	r3, [pc, #36]	@ (80026e4 <HAL_MspInit+0x4c>)
 80026c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c2:	4a08      	ldr	r2, [pc, #32]	@ (80026e4 <HAL_MspInit+0x4c>)
 80026c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ca:	4b06      	ldr	r3, [pc, #24]	@ (80026e4 <HAL_MspInit+0x4c>)
 80026cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026d2:	603b      	str	r3, [r7, #0]
 80026d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026d6:	bf00      	nop
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	40023800 	.word	0x40023800

080026e8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a22      	ldr	r2, [pc, #136]	@ (8002780 <HAL_TIM_PWM_MspInit+0x98>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d116      	bne.n	8002728 <HAL_TIM_PWM_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026fa:	2300      	movs	r3, #0
 80026fc:	617b      	str	r3, [r7, #20]
 80026fe:	4b21      	ldr	r3, [pc, #132]	@ (8002784 <HAL_TIM_PWM_MspInit+0x9c>)
 8002700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002702:	4a20      	ldr	r2, [pc, #128]	@ (8002784 <HAL_TIM_PWM_MspInit+0x9c>)
 8002704:	f043 0301 	orr.w	r3, r3, #1
 8002708:	6453      	str	r3, [r2, #68]	@ 0x44
 800270a:	4b1e      	ldr	r3, [pc, #120]	@ (8002784 <HAL_TIM_PWM_MspInit+0x9c>)
 800270c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	617b      	str	r3, [r7, #20]
 8002714:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 7, 0);
 8002716:	2200      	movs	r2, #0
 8002718:	2107      	movs	r1, #7
 800271a:	2018      	movs	r0, #24
 800271c:	f000 fcdb 	bl	80030d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002720:	2018      	movs	r0, #24
 8002722:	f000 fcf4 	bl	800310e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002726:	e026      	b.n	8002776 <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM3)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a16      	ldr	r2, [pc, #88]	@ (8002788 <HAL_TIM_PWM_MspInit+0xa0>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d10e      	bne.n	8002750 <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002732:	2300      	movs	r3, #0
 8002734:	613b      	str	r3, [r7, #16]
 8002736:	4b13      	ldr	r3, [pc, #76]	@ (8002784 <HAL_TIM_PWM_MspInit+0x9c>)
 8002738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273a:	4a12      	ldr	r2, [pc, #72]	@ (8002784 <HAL_TIM_PWM_MspInit+0x9c>)
 800273c:	f043 0302 	orr.w	r3, r3, #2
 8002740:	6413      	str	r3, [r2, #64]	@ 0x40
 8002742:	4b10      	ldr	r3, [pc, #64]	@ (8002784 <HAL_TIM_PWM_MspInit+0x9c>)
 8002744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	613b      	str	r3, [r7, #16]
 800274c:	693b      	ldr	r3, [r7, #16]
}
 800274e:	e012      	b.n	8002776 <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM8)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a0d      	ldr	r2, [pc, #52]	@ (800278c <HAL_TIM_PWM_MspInit+0xa4>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d10d      	bne.n	8002776 <HAL_TIM_PWM_MspInit+0x8e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800275a:	2300      	movs	r3, #0
 800275c:	60fb      	str	r3, [r7, #12]
 800275e:	4b09      	ldr	r3, [pc, #36]	@ (8002784 <HAL_TIM_PWM_MspInit+0x9c>)
 8002760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002762:	4a08      	ldr	r2, [pc, #32]	@ (8002784 <HAL_TIM_PWM_MspInit+0x9c>)
 8002764:	f043 0302 	orr.w	r3, r3, #2
 8002768:	6453      	str	r3, [r2, #68]	@ 0x44
 800276a:	4b06      	ldr	r3, [pc, #24]	@ (8002784 <HAL_TIM_PWM_MspInit+0x9c>)
 800276c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	60fb      	str	r3, [r7, #12]
 8002774:	68fb      	ldr	r3, [r7, #12]
}
 8002776:	bf00      	nop
 8002778:	3718      	adds	r7, #24
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	40010000 	.word	0x40010000
 8002784:	40023800 	.word	0x40023800
 8002788:	40000400 	.word	0x40000400
 800278c:	40010400 	.word	0x40010400

08002790 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b088      	sub	sp, #32
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027a0:	d116      	bne.n	80027d0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027a2:	2300      	movs	r3, #0
 80027a4:	61fb      	str	r3, [r7, #28]
 80027a6:	4b44      	ldr	r3, [pc, #272]	@ (80028b8 <HAL_TIM_Base_MspInit+0x128>)
 80027a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027aa:	4a43      	ldr	r2, [pc, #268]	@ (80028b8 <HAL_TIM_Base_MspInit+0x128>)
 80027ac:	f043 0301 	orr.w	r3, r3, #1
 80027b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027b2:	4b41      	ldr	r3, [pc, #260]	@ (80028b8 <HAL_TIM_Base_MspInit+0x128>)
 80027b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b6:	f003 0301 	and.w	r3, r3, #1
 80027ba:	61fb      	str	r3, [r7, #28]
 80027bc:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 7, 0);
 80027be:	2200      	movs	r2, #0
 80027c0:	2107      	movs	r1, #7
 80027c2:	201c      	movs	r0, #28
 80027c4:	f000 fc87 	bl	80030d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80027c8:	201c      	movs	r0, #28
 80027ca:	f000 fca0 	bl	800310e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 80027ce:	e06e      	b.n	80028ae <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM5)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a39      	ldr	r2, [pc, #228]	@ (80028bc <HAL_TIM_Base_MspInit+0x12c>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d116      	bne.n	8002808 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80027da:	2300      	movs	r3, #0
 80027dc:	61bb      	str	r3, [r7, #24]
 80027de:	4b36      	ldr	r3, [pc, #216]	@ (80028b8 <HAL_TIM_Base_MspInit+0x128>)
 80027e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e2:	4a35      	ldr	r2, [pc, #212]	@ (80028b8 <HAL_TIM_Base_MspInit+0x128>)
 80027e4:	f043 0308 	orr.w	r3, r3, #8
 80027e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027ea:	4b33      	ldr	r3, [pc, #204]	@ (80028b8 <HAL_TIM_Base_MspInit+0x128>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ee:	f003 0308 	and.w	r3, r3, #8
 80027f2:	61bb      	str	r3, [r7, #24]
 80027f4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 7, 0);
 80027f6:	2200      	movs	r2, #0
 80027f8:	2107      	movs	r1, #7
 80027fa:	2032      	movs	r0, #50	@ 0x32
 80027fc:	f000 fc6b 	bl	80030d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002800:	2032      	movs	r0, #50	@ 0x32
 8002802:	f000 fc84 	bl	800310e <HAL_NVIC_EnableIRQ>
}
 8002806:	e052      	b.n	80028ae <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM6)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a2c      	ldr	r2, [pc, #176]	@ (80028c0 <HAL_TIM_Base_MspInit+0x130>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d116      	bne.n	8002840 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	617b      	str	r3, [r7, #20]
 8002816:	4b28      	ldr	r3, [pc, #160]	@ (80028b8 <HAL_TIM_Base_MspInit+0x128>)
 8002818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281a:	4a27      	ldr	r2, [pc, #156]	@ (80028b8 <HAL_TIM_Base_MspInit+0x128>)
 800281c:	f043 0310 	orr.w	r3, r3, #16
 8002820:	6413      	str	r3, [r2, #64]	@ 0x40
 8002822:	4b25      	ldr	r3, [pc, #148]	@ (80028b8 <HAL_TIM_Base_MspInit+0x128>)
 8002824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002826:	f003 0310 	and.w	r3, r3, #16
 800282a:	617b      	str	r3, [r7, #20]
 800282c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 8, 0);
 800282e:	2200      	movs	r2, #0
 8002830:	2108      	movs	r1, #8
 8002832:	2036      	movs	r0, #54	@ 0x36
 8002834:	f000 fc4f 	bl	80030d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002838:	2036      	movs	r0, #54	@ 0x36
 800283a:	f000 fc68 	bl	800310e <HAL_NVIC_EnableIRQ>
}
 800283e:	e036      	b.n	80028ae <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM7)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a1f      	ldr	r2, [pc, #124]	@ (80028c4 <HAL_TIM_Base_MspInit+0x134>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d116      	bne.n	8002878 <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	613b      	str	r3, [r7, #16]
 800284e:	4b1a      	ldr	r3, [pc, #104]	@ (80028b8 <HAL_TIM_Base_MspInit+0x128>)
 8002850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002852:	4a19      	ldr	r2, [pc, #100]	@ (80028b8 <HAL_TIM_Base_MspInit+0x128>)
 8002854:	f043 0320 	orr.w	r3, r3, #32
 8002858:	6413      	str	r3, [r2, #64]	@ 0x40
 800285a:	4b17      	ldr	r3, [pc, #92]	@ (80028b8 <HAL_TIM_Base_MspInit+0x128>)
 800285c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285e:	f003 0320 	and.w	r3, r3, #32
 8002862:	613b      	str	r3, [r7, #16]
 8002864:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 9, 0);
 8002866:	2200      	movs	r2, #0
 8002868:	2109      	movs	r1, #9
 800286a:	2037      	movs	r0, #55	@ 0x37
 800286c:	f000 fc33 	bl	80030d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002870:	2037      	movs	r0, #55	@ 0x37
 8002872:	f000 fc4c 	bl	800310e <HAL_NVIC_EnableIRQ>
}
 8002876:	e01a      	b.n	80028ae <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM9)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a12      	ldr	r2, [pc, #72]	@ (80028c8 <HAL_TIM_Base_MspInit+0x138>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d115      	bne.n	80028ae <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002882:	2300      	movs	r3, #0
 8002884:	60fb      	str	r3, [r7, #12]
 8002886:	4b0c      	ldr	r3, [pc, #48]	@ (80028b8 <HAL_TIM_Base_MspInit+0x128>)
 8002888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800288a:	4a0b      	ldr	r2, [pc, #44]	@ (80028b8 <HAL_TIM_Base_MspInit+0x128>)
 800288c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002890:	6453      	str	r3, [r2, #68]	@ 0x44
 8002892:	4b09      	ldr	r3, [pc, #36]	@ (80028b8 <HAL_TIM_Base_MspInit+0x128>)
 8002894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002896:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800289a:	60fb      	str	r3, [r7, #12]
 800289c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 7, 0);
 800289e:	2200      	movs	r2, #0
 80028a0:	2107      	movs	r1, #7
 80028a2:	2018      	movs	r0, #24
 80028a4:	f000 fc17 	bl	80030d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80028a8:	2018      	movs	r0, #24
 80028aa:	f000 fc30 	bl	800310e <HAL_NVIC_EnableIRQ>
}
 80028ae:	bf00      	nop
 80028b0:	3720      	adds	r7, #32
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	40023800 	.word	0x40023800
 80028bc:	40000c00 	.word	0x40000c00
 80028c0:	40001000 	.word	0x40001000
 80028c4:	40001400 	.word	0x40001400
 80028c8:	40014000 	.word	0x40014000

080028cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b08a      	sub	sp, #40	@ 0x28
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d4:	f107 0314 	add.w	r3, r7, #20
 80028d8:	2200      	movs	r2, #0
 80028da:	601a      	str	r2, [r3, #0]
 80028dc:	605a      	str	r2, [r3, #4]
 80028de:	609a      	str	r2, [r3, #8]
 80028e0:	60da      	str	r2, [r3, #12]
 80028e2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a37      	ldr	r2, [pc, #220]	@ (80029c8 <HAL_TIM_MspPostInit+0xfc>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d11f      	bne.n	800292e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ee:	2300      	movs	r3, #0
 80028f0:	613b      	str	r3, [r7, #16]
 80028f2:	4b36      	ldr	r3, [pc, #216]	@ (80029cc <HAL_TIM_MspPostInit+0x100>)
 80028f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f6:	4a35      	ldr	r2, [pc, #212]	@ (80029cc <HAL_TIM_MspPostInit+0x100>)
 80028f8:	f043 0301 	orr.w	r3, r3, #1
 80028fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028fe:	4b33      	ldr	r3, [pc, #204]	@ (80029cc <HAL_TIM_MspPostInit+0x100>)
 8002900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	613b      	str	r3, [r7, #16]
 8002908:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = output_y_pull_Pin;
 800290a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800290e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002910:	2302      	movs	r3, #2
 8002912:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002914:	2300      	movs	r3, #0
 8002916:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002918:	2300      	movs	r3, #0
 800291a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800291c:	2301      	movs	r3, #1
 800291e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(output_y_pull_GPIO_Port, &GPIO_InitStruct);
 8002920:	f107 0314 	add.w	r3, r7, #20
 8002924:	4619      	mov	r1, r3
 8002926:	482a      	ldr	r0, [pc, #168]	@ (80029d0 <HAL_TIM_MspPostInit+0x104>)
 8002928:	f000 fc9e 	bl	8003268 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800292c:	e047      	b.n	80029be <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a28      	ldr	r2, [pc, #160]	@ (80029d4 <HAL_TIM_MspPostInit+0x108>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d11f      	bne.n	8002978 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002938:	2300      	movs	r3, #0
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	4b23      	ldr	r3, [pc, #140]	@ (80029cc <HAL_TIM_MspPostInit+0x100>)
 800293e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002940:	4a22      	ldr	r2, [pc, #136]	@ (80029cc <HAL_TIM_MspPostInit+0x100>)
 8002942:	f043 0304 	orr.w	r3, r3, #4
 8002946:	6313      	str	r3, [r2, #48]	@ 0x30
 8002948:	4b20      	ldr	r3, [pc, #128]	@ (80029cc <HAL_TIM_MspPostInit+0x100>)
 800294a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294c:	f003 0304 	and.w	r3, r3, #4
 8002950:	60fb      	str	r3, [r7, #12]
 8002952:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = output_z_pull_Pin;
 8002954:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002958:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800295a:	2302      	movs	r3, #2
 800295c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295e:	2300      	movs	r3, #0
 8002960:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002962:	2300      	movs	r3, #0
 8002964:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002966:	2302      	movs	r3, #2
 8002968:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(output_z_pull_GPIO_Port, &GPIO_InitStruct);
 800296a:	f107 0314 	add.w	r3, r7, #20
 800296e:	4619      	mov	r1, r3
 8002970:	4819      	ldr	r0, [pc, #100]	@ (80029d8 <HAL_TIM_MspPostInit+0x10c>)
 8002972:	f000 fc79 	bl	8003268 <HAL_GPIO_Init>
}
 8002976:	e022      	b.n	80029be <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a17      	ldr	r2, [pc, #92]	@ (80029dc <HAL_TIM_MspPostInit+0x110>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d11d      	bne.n	80029be <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002982:	2300      	movs	r3, #0
 8002984:	60bb      	str	r3, [r7, #8]
 8002986:	4b11      	ldr	r3, [pc, #68]	@ (80029cc <HAL_TIM_MspPostInit+0x100>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298a:	4a10      	ldr	r2, [pc, #64]	@ (80029cc <HAL_TIM_MspPostInit+0x100>)
 800298c:	f043 0304 	orr.w	r3, r3, #4
 8002990:	6313      	str	r3, [r2, #48]	@ 0x30
 8002992:	4b0e      	ldr	r3, [pc, #56]	@ (80029cc <HAL_TIM_MspPostInit+0x100>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002996:	f003 0304 	and.w	r3, r3, #4
 800299a:	60bb      	str	r3, [r7, #8]
 800299c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = output_x_pull_Pin;
 800299e:	2340      	movs	r3, #64	@ 0x40
 80029a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a2:	2302      	movs	r3, #2
 80029a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a6:	2300      	movs	r3, #0
 80029a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029aa:	2303      	movs	r3, #3
 80029ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80029ae:	2303      	movs	r3, #3
 80029b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(output_x_pull_GPIO_Port, &GPIO_InitStruct);
 80029b2:	f107 0314 	add.w	r3, r7, #20
 80029b6:	4619      	mov	r1, r3
 80029b8:	4807      	ldr	r0, [pc, #28]	@ (80029d8 <HAL_TIM_MspPostInit+0x10c>)
 80029ba:	f000 fc55 	bl	8003268 <HAL_GPIO_Init>
}
 80029be:	bf00      	nop
 80029c0:	3728      	adds	r7, #40	@ 0x28
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	40010000 	.word	0x40010000
 80029cc:	40023800 	.word	0x40023800
 80029d0:	40020000 	.word	0x40020000
 80029d4:	40000400 	.word	0x40000400
 80029d8:	40020800 	.word	0x40020800
 80029dc:	40010400 	.word	0x40010400

080029e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b08a      	sub	sp, #40	@ 0x28
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e8:	f107 0314 	add.w	r3, r7, #20
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	605a      	str	r2, [r3, #4]
 80029f2:	609a      	str	r2, [r3, #8]
 80029f4:	60da      	str	r2, [r3, #12]
 80029f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a1d      	ldr	r2, [pc, #116]	@ (8002a74 <HAL_UART_MspInit+0x94>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d133      	bne.n	8002a6a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a02:	2300      	movs	r3, #0
 8002a04:	613b      	str	r3, [r7, #16]
 8002a06:	4b1c      	ldr	r3, [pc, #112]	@ (8002a78 <HAL_UART_MspInit+0x98>)
 8002a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0a:	4a1b      	ldr	r2, [pc, #108]	@ (8002a78 <HAL_UART_MspInit+0x98>)
 8002a0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a10:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a12:	4b19      	ldr	r3, [pc, #100]	@ (8002a78 <HAL_UART_MspInit+0x98>)
 8002a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a1a:	613b      	str	r3, [r7, #16]
 8002a1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a1e:	2300      	movs	r3, #0
 8002a20:	60fb      	str	r3, [r7, #12]
 8002a22:	4b15      	ldr	r3, [pc, #84]	@ (8002a78 <HAL_UART_MspInit+0x98>)
 8002a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a26:	4a14      	ldr	r2, [pc, #80]	@ (8002a78 <HAL_UART_MspInit+0x98>)
 8002a28:	f043 0301 	orr.w	r3, r3, #1
 8002a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a2e:	4b12      	ldr	r3, [pc, #72]	@ (8002a78 <HAL_UART_MspInit+0x98>)
 8002a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a32:	f003 0301 	and.w	r3, r3, #1
 8002a36:	60fb      	str	r3, [r7, #12]
 8002a38:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a3a:	230c      	movs	r3, #12
 8002a3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a3e:	2302      	movs	r3, #2
 8002a40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a42:	2300      	movs	r3, #0
 8002a44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a46:	2303      	movs	r3, #3
 8002a48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a4a:	2307      	movs	r3, #7
 8002a4c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a4e:	f107 0314 	add.w	r3, r7, #20
 8002a52:	4619      	mov	r1, r3
 8002a54:	4809      	ldr	r0, [pc, #36]	@ (8002a7c <HAL_UART_MspInit+0x9c>)
 8002a56:	f000 fc07 	bl	8003268 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 10, 0);
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	210a      	movs	r1, #10
 8002a5e:	2026      	movs	r0, #38	@ 0x26
 8002a60:	f000 fb39 	bl	80030d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a64:	2026      	movs	r0, #38	@ 0x26
 8002a66:	f000 fb52 	bl	800310e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002a6a:	bf00      	nop
 8002a6c:	3728      	adds	r7, #40	@ 0x28
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	40004400 	.word	0x40004400
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	40020000 	.word	0x40020000

08002a80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a84:	bf00      	nop
 8002a86:	e7fd      	b.n	8002a84 <NMI_Handler+0x4>

08002a88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a8c:	bf00      	nop
 8002a8e:	e7fd      	b.n	8002a8c <HardFault_Handler+0x4>

08002a90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a94:	bf00      	nop
 8002a96:	e7fd      	b.n	8002a94 <MemManage_Handler+0x4>

08002a98 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a9c:	bf00      	nop
 8002a9e:	e7fd      	b.n	8002a9c <BusFault_Handler+0x4>

08002aa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002aa4:	bf00      	nop
 8002aa6:	e7fd      	b.n	8002aa4 <UsageFault_Handler+0x4>

08002aa8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002aac:	bf00      	nop
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr

08002ab6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002aba:	bf00      	nop
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ac8:	bf00      	nop
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr

08002ad2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ad6:	f000 f9df 	bl	8002e98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}
	...

08002ae0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	  if(get_home_x() == home_x){
 8002ae4:	2101      	movs	r1, #1
 8002ae6:	4821      	ldr	r0, [pc, #132]	@ (8002b6c <EXTI0_IRQHandler+0x8c>)
 8002ae8:	f000 fd5a 	bl	80035a0 <HAL_GPIO_ReadPin>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d136      	bne.n	8002b60 <EXTI0_IRQHandler+0x80>
		//  HAL_GPIO_TogglePin(O1_GPIO_Port, O1_Pin);
		  switch(AxisX.mode){
 8002af2:	4b1f      	ldr	r3, [pc, #124]	@ (8002b70 <EXTI0_IRQHandler+0x90>)
 8002af4:	7bdb      	ldrb	r3, [r3, #15]
 8002af6:	2b03      	cmp	r3, #3
 8002af8:	d002      	beq.n	8002b00 <EXTI0_IRQHandler+0x20>
 8002afa:	2b05      	cmp	r3, #5
 8002afc:	d018      	beq.n	8002b30 <EXTI0_IRQHandler+0x50>
 8002afe:	e02f      	b.n	8002b60 <EXTI0_IRQHandler+0x80>
		  case MOVE_HOME1:
			  			output_x_pull_stop();
 8002b00:	2100      	movs	r1, #0
 8002b02:	481c      	ldr	r0, [pc, #112]	@ (8002b74 <EXTI0_IRQHandler+0x94>)
 8002b04:	f001 fc12 	bl	800432c <HAL_TIM_PWM_Stop>
			  		  reset_counter_timer_slave_x();
 8002b08:	4b1b      	ldr	r3, [pc, #108]	@ (8002b78 <EXTI0_IRQHandler+0x98>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	625a      	str	r2, [r3, #36]	@ 0x24
			  			AxisX.current_pos = 0;
 8002b10:	4b17      	ldr	r3, [pc, #92]	@ (8002b70 <EXTI0_IRQHandler+0x90>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	815a      	strh	r2, [r3, #10]
			  			Set_HMI_X_Axis(AxisX.current_pos);
 8002b16:	4b16      	ldr	r3, [pc, #88]	@ (8002b70 <EXTI0_IRQHandler+0x90>)
 8002b18:	895b      	ldrh	r3, [r3, #10]
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7ff f977 	bl	8001e10 <Set_HMI_X_Axis>
			  		  AxisX.mode = MOVE_HOME2;
 8002b22:	4b13      	ldr	r3, [pc, #76]	@ (8002b70 <EXTI0_IRQHandler+0x90>)
 8002b24:	2204      	movs	r2, #4
 8002b26:	73da      	strb	r2, [r3, #15]
			  		AxisX.old_pos = 0;
 8002b28:	4b11      	ldr	r3, [pc, #68]	@ (8002b70 <EXTI0_IRQHandler+0x90>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	819a      	strh	r2, [r3, #12]
			  break;
 8002b2e:	e017      	b.n	8002b60 <EXTI0_IRQHandler+0x80>
		  case MOVE_HOME3:
			  			output_x_pull_stop();
 8002b30:	2100      	movs	r1, #0
 8002b32:	4810      	ldr	r0, [pc, #64]	@ (8002b74 <EXTI0_IRQHandler+0x94>)
 8002b34:	f001 fbfa 	bl	800432c <HAL_TIM_PWM_Stop>
			  		  reset_counter_timer_slave_x();
 8002b38:	4b0f      	ldr	r3, [pc, #60]	@ (8002b78 <EXTI0_IRQHandler+0x98>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	625a      	str	r2, [r3, #36]	@ 0x24
			  			AxisX.current_pos = 0;
 8002b40:	4b0b      	ldr	r3, [pc, #44]	@ (8002b70 <EXTI0_IRQHandler+0x90>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	815a      	strh	r2, [r3, #10]
			  			Set_HMI_X_Axis(AxisX.current_pos);
 8002b46:	4b0a      	ldr	r3, [pc, #40]	@ (8002b70 <EXTI0_IRQHandler+0x90>)
 8002b48:	895b      	ldrh	r3, [r3, #10]
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff f95f 	bl	8001e10 <Set_HMI_X_Axis>
			  			AxisX.mode  = STOP;
 8002b52:	4b07      	ldr	r3, [pc, #28]	@ (8002b70 <EXTI0_IRQHandler+0x90>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	73da      	strb	r2, [r3, #15]
			  			AxisX.old_pos = 0;
 8002b58:	4b05      	ldr	r3, [pc, #20]	@ (8002b70 <EXTI0_IRQHandler+0x90>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	819a      	strh	r2, [r3, #12]
			  break;
 8002b5e:	bf00      	nop
		  }
	  }
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i1_home_x_Pin);
 8002b60:	2001      	movs	r0, #1
 8002b62:	f000 fd4f 	bl	8003604 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002b66:	bf00      	nop
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	40020800 	.word	0x40020800
 8002b70:	20000024 	.word	0x20000024
 8002b74:	20000430 	.word	0x20000430
 8002b78:	20000358 	.word	0x20000358

08002b7c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	  if(get_home_y() == home_y){
 8002b80:	2102      	movs	r1, #2
 8002b82:	4821      	ldr	r0, [pc, #132]	@ (8002c08 <EXTI1_IRQHandler+0x8c>)
 8002b84:	f000 fd0c 	bl	80035a0 <HAL_GPIO_ReadPin>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d136      	bne.n	8002bfc <EXTI1_IRQHandler+0x80>
		//  HAL_GPIO_TogglePin(O2_GPIO_Port, O2_Pin);
		  switch(AxisY.mode){
 8002b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8002c0c <EXTI1_IRQHandler+0x90>)
 8002b90:	7bdb      	ldrb	r3, [r3, #15]
 8002b92:	2b03      	cmp	r3, #3
 8002b94:	d002      	beq.n	8002b9c <EXTI1_IRQHandler+0x20>
 8002b96:	2b05      	cmp	r3, #5
 8002b98:	d018      	beq.n	8002bcc <EXTI1_IRQHandler+0x50>
 8002b9a:	e02f      	b.n	8002bfc <EXTI1_IRQHandler+0x80>
		  case MOVE_HOME1:
			  			output_y_pull_stop();
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	481c      	ldr	r0, [pc, #112]	@ (8002c10 <EXTI1_IRQHandler+0x94>)
 8002ba0:	f001 fbc4 	bl	800432c <HAL_TIM_PWM_Stop>
			  		  reset_counter_timer_slave_y();
 8002ba4:	4b1b      	ldr	r3, [pc, #108]	@ (8002c14 <EXTI1_IRQHandler+0x98>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	625a      	str	r2, [r3, #36]	@ 0x24
			  			AxisY.current_pos = 0;
 8002bac:	4b17      	ldr	r3, [pc, #92]	@ (8002c0c <EXTI1_IRQHandler+0x90>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	815a      	strh	r2, [r3, #10]
			  			Set_HMI_Y_Axis(AxisY.current_pos);
 8002bb2:	4b16      	ldr	r3, [pc, #88]	@ (8002c0c <EXTI1_IRQHandler+0x90>)
 8002bb4:	895b      	ldrh	r3, [r3, #10]
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f7ff f939 	bl	8001e30 <Set_HMI_Y_Axis>
			  		  AxisY.mode = MOVE_HOME2;
 8002bbe:	4b13      	ldr	r3, [pc, #76]	@ (8002c0c <EXTI1_IRQHandler+0x90>)
 8002bc0:	2204      	movs	r2, #4
 8002bc2:	73da      	strb	r2, [r3, #15]
			  		AxisY.old_pos = 0;
 8002bc4:	4b11      	ldr	r3, [pc, #68]	@ (8002c0c <EXTI1_IRQHandler+0x90>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	819a      	strh	r2, [r3, #12]
			  break;
 8002bca:	e017      	b.n	8002bfc <EXTI1_IRQHandler+0x80>
		  case MOVE_HOME3:
			  			output_y_pull_stop();
 8002bcc:	2100      	movs	r1, #0
 8002bce:	4810      	ldr	r0, [pc, #64]	@ (8002c10 <EXTI1_IRQHandler+0x94>)
 8002bd0:	f001 fbac 	bl	800432c <HAL_TIM_PWM_Stop>
			  		  reset_counter_timer_slave_y();
 8002bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8002c14 <EXTI1_IRQHandler+0x98>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	625a      	str	r2, [r3, #36]	@ 0x24
			  			AxisY.current_pos = 0;
 8002bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8002c0c <EXTI1_IRQHandler+0x90>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	815a      	strh	r2, [r3, #10]
			  			Set_HMI_Y_Axis(AxisY.current_pos);
 8002be2:	4b0a      	ldr	r3, [pc, #40]	@ (8002c0c <EXTI1_IRQHandler+0x90>)
 8002be4:	895b      	ldrh	r3, [r3, #10]
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7ff f921 	bl	8001e30 <Set_HMI_Y_Axis>
			  			AxisY.mode  = STOP;
 8002bee:	4b07      	ldr	r3, [pc, #28]	@ (8002c0c <EXTI1_IRQHandler+0x90>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	73da      	strb	r2, [r3, #15]
			  			AxisY.old_pos = 0;
 8002bf4:	4b05      	ldr	r3, [pc, #20]	@ (8002c0c <EXTI1_IRQHandler+0x90>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	819a      	strh	r2, [r3, #12]
			  break;
 8002bfa:	bf00      	nop
		  }
	  }
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i2_home_y_Pin);
 8002bfc:	2002      	movs	r0, #2
 8002bfe:	f000 fd01 	bl	8003604 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002c02:	bf00      	nop
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	40020800 	.word	0x40020800
 8002c0c:	20000034 	.word	0x20000034
 8002c10:	20000280 	.word	0x20000280
 8002c14:	200002c8 	.word	0x200002c8

08002c18 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	 if(get_home_z() == home_z){
 8002c1c:	2104      	movs	r1, #4
 8002c1e:	4821      	ldr	r0, [pc, #132]	@ (8002ca4 <EXTI2_IRQHandler+0x8c>)
 8002c20:	f000 fcbe 	bl	80035a0 <HAL_GPIO_ReadPin>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d136      	bne.n	8002c98 <EXTI2_IRQHandler+0x80>
		//	  HAL_GPIO_TogglePin(O3_GPIO_Port, O3_Pin);
			  switch(AxisZ.mode){
 8002c2a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ca8 <EXTI2_IRQHandler+0x90>)
 8002c2c:	7bdb      	ldrb	r3, [r3, #15]
 8002c2e:	2b03      	cmp	r3, #3
 8002c30:	d002      	beq.n	8002c38 <EXTI2_IRQHandler+0x20>
 8002c32:	2b05      	cmp	r3, #5
 8002c34:	d018      	beq.n	8002c68 <EXTI2_IRQHandler+0x50>
 8002c36:	e02f      	b.n	8002c98 <EXTI2_IRQHandler+0x80>
			  case MOVE_HOME1:
				  			output_z_pull_stop();
 8002c38:	2108      	movs	r1, #8
 8002c3a:	481c      	ldr	r0, [pc, #112]	@ (8002cac <EXTI2_IRQHandler+0x94>)
 8002c3c:	f001 fb76 	bl	800432c <HAL_TIM_PWM_Stop>
				  		  reset_counter_timer_slave_z();
 8002c40:	4b1b      	ldr	r3, [pc, #108]	@ (8002cb0 <EXTI2_IRQHandler+0x98>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2200      	movs	r2, #0
 8002c46:	625a      	str	r2, [r3, #36]	@ 0x24
				  		  AxisZ.mode = MOVE_HOME2;
 8002c48:	4b17      	ldr	r3, [pc, #92]	@ (8002ca8 <EXTI2_IRQHandler+0x90>)
 8002c4a:	2204      	movs	r2, #4
 8002c4c:	73da      	strb	r2, [r3, #15]
				  			AxisZ.current_pos = 0;
 8002c4e:	4b16      	ldr	r3, [pc, #88]	@ (8002ca8 <EXTI2_IRQHandler+0x90>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	815a      	strh	r2, [r3, #10]
				  			Set_HMI_Z_Axis(AxisZ.current_pos);
 8002c54:	4b14      	ldr	r3, [pc, #80]	@ (8002ca8 <EXTI2_IRQHandler+0x90>)
 8002c56:	895b      	ldrh	r3, [r3, #10]
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7ff f8f8 	bl	8001e50 <Set_HMI_Z_Axis>
				  		AxisZ.old_pos = 0;
 8002c60:	4b11      	ldr	r3, [pc, #68]	@ (8002ca8 <EXTI2_IRQHandler+0x90>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	819a      	strh	r2, [r3, #12]
				  break;
 8002c66:	e017      	b.n	8002c98 <EXTI2_IRQHandler+0x80>
			  case MOVE_HOME3:
				  			output_z_pull_stop();
 8002c68:	2108      	movs	r1, #8
 8002c6a:	4810      	ldr	r0, [pc, #64]	@ (8002cac <EXTI2_IRQHandler+0x94>)
 8002c6c:	f001 fb5e 	bl	800432c <HAL_TIM_PWM_Stop>
				  		  reset_counter_timer_slave_z();
 8002c70:	4b0f      	ldr	r3, [pc, #60]	@ (8002cb0 <EXTI2_IRQHandler+0x98>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2200      	movs	r2, #0
 8002c76:	625a      	str	r2, [r3, #36]	@ 0x24
				  			AxisZ.current_pos = 0;
 8002c78:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca8 <EXTI2_IRQHandler+0x90>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	815a      	strh	r2, [r3, #10]
				  			Set_HMI_Z_Axis(AxisZ.current_pos);
 8002c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca8 <EXTI2_IRQHandler+0x90>)
 8002c80:	895b      	ldrh	r3, [r3, #10]
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7ff f8e3 	bl	8001e50 <Set_HMI_Z_Axis>
				  			AxisZ.mode  = STOP;
 8002c8a:	4b07      	ldr	r3, [pc, #28]	@ (8002ca8 <EXTI2_IRQHandler+0x90>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	73da      	strb	r2, [r3, #15]
				  			AxisZ.old_pos = 0;
 8002c90:	4b05      	ldr	r3, [pc, #20]	@ (8002ca8 <EXTI2_IRQHandler+0x90>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	819a      	strh	r2, [r3, #12]
				  break;
 8002c96:	bf00      	nop
			  }
		  }
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i3_home_z_Pin);
 8002c98:	2004      	movs	r0, #4
 8002c9a:	f000 fcb3 	bl	8003604 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002c9e:	bf00      	nop
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	40020800 	.word	0x40020800
 8002ca8:	20000044 	.word	0x20000044
 8002cac:	20000310 	.word	0x20000310
 8002cb0:	20000478 	.word	0x20000478

08002cb4 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002cb8:	4808      	ldr	r0, [pc, #32]	@ (8002cdc <TIM1_BRK_TIM9_IRQHandler+0x28>)
 8002cba:	f001 fba7 	bl	800440c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8002cbe:	4808      	ldr	r0, [pc, #32]	@ (8002ce0 <TIM1_BRK_TIM9_IRQHandler+0x2c>)
 8002cc0:	f001 fba4 	bl	800440c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */
	if(AxisZ.mode == MOVE_MANUAL){
 8002cc4:	4b07      	ldr	r3, [pc, #28]	@ (8002ce4 <TIM1_BRK_TIM9_IRQHandler+0x30>)
 8002cc6:	7bdb      	ldrb	r3, [r3, #15]
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d102      	bne.n	8002cd2 <TIM1_BRK_TIM9_IRQHandler+0x1e>
		AxisZ.mode = MOVE_AUTO;}
 8002ccc:	4b05      	ldr	r3, [pc, #20]	@ (8002ce4 <TIM1_BRK_TIM9_IRQHandler+0x30>)
 8002cce:	2201      	movs	r2, #1
 8002cd0:	73da      	strb	r2, [r3, #15]
		Stop_motor_z();
 8002cd2:	f7ff fc85 	bl	80025e0 <Stop_motor_z>

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002cd6:	bf00      	nop
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	20000280 	.word	0x20000280
 8002ce0:	20000478 	.word	0x20000478
 8002ce4:	20000044 	.word	0x20000044

08002ce8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002cec:	4806      	ldr	r0, [pc, #24]	@ (8002d08 <TIM2_IRQHandler+0x20>)
 8002cee:	f001 fb8d 	bl	800440c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
	if(AxisY.mode == MOVE_MANUAL){
 8002cf2:	4b06      	ldr	r3, [pc, #24]	@ (8002d0c <TIM2_IRQHandler+0x24>)
 8002cf4:	7bdb      	ldrb	r3, [r3, #15]
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d102      	bne.n	8002d00 <TIM2_IRQHandler+0x18>
		AxisY.mode = MOVE_AUTO;}
 8002cfa:	4b04      	ldr	r3, [pc, #16]	@ (8002d0c <TIM2_IRQHandler+0x24>)
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	73da      	strb	r2, [r3, #15]
		Stop_motor_y();
 8002d00:	f7ff fc12 	bl	8002528 <Stop_motor_y>

  /* USER CODE END TIM2_IRQn 1 */
}
 8002d04:	bf00      	nop
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	200002c8 	.word	0x200002c8
 8002d0c:	20000034 	.word	0x20000034

08002d10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002d14:	4802      	ldr	r0, [pc, #8]	@ (8002d20 <USART2_IRQHandler+0x10>)
 8002d16:	f002 fb45 	bl	80053a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002d1a:	bf00      	nop
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	200004c0 	.word	0x200004c0

08002d24 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	if(AxisX.mode == MOVE_MANUAL){
 8002d28:	4b06      	ldr	r3, [pc, #24]	@ (8002d44 <TIM5_IRQHandler+0x20>)
 8002d2a:	7bdb      	ldrb	r3, [r3, #15]
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d102      	bne.n	8002d36 <TIM5_IRQHandler+0x12>
		AxisX.mode = MOVE_AUTO;}
 8002d30:	4b04      	ldr	r3, [pc, #16]	@ (8002d44 <TIM5_IRQHandler+0x20>)
 8002d32:	2201      	movs	r2, #1
 8002d34:	73da      	strb	r2, [r3, #15]
		Stop_motor_x();
 8002d36:	f7ff fa6f 	bl	8002218 <Stop_motor_x>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002d3a:	4803      	ldr	r0, [pc, #12]	@ (8002d48 <TIM5_IRQHandler+0x24>)
 8002d3c:	f001 fb66 	bl	800440c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002d40:	bf00      	nop
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	20000024 	.word	0x20000024
 8002d48:	20000358 	.word	0x20000358

08002d4c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	task_timer6();
 8002d50:	f7fd fc46 	bl	80005e0 <task_timer6>
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002d54:	4802      	ldr	r0, [pc, #8]	@ (8002d60 <TIM6_DAC_IRQHandler+0x14>)
 8002d56:	f001 fb59 	bl	800440c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002d5a:	bf00      	nop
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	200003a0 	.word	0x200003a0

08002d64 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
	application_run();
 8002d68:	f7fd fc30 	bl	80005cc <application_run>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002d6c:	4802      	ldr	r0, [pc, #8]	@ (8002d78 <TIM7_IRQHandler+0x14>)
 8002d6e:	f001 fb4d 	bl	800440c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002d72:	bf00      	nop
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	200003e8 	.word	0x200003e8

08002d7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d80:	4b06      	ldr	r3, [pc, #24]	@ (8002d9c <SystemInit+0x20>)
 8002d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d86:	4a05      	ldr	r2, [pc, #20]	@ (8002d9c <SystemInit+0x20>)
 8002d88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d90:	bf00      	nop
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	e000ed00 	.word	0xe000ed00

08002da0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002da0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002dd8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002da4:	f7ff ffea 	bl	8002d7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002da8:	480c      	ldr	r0, [pc, #48]	@ (8002ddc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002daa:	490d      	ldr	r1, [pc, #52]	@ (8002de0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002dac:	4a0d      	ldr	r2, [pc, #52]	@ (8002de4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002dae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002db0:	e002      	b.n	8002db8 <LoopCopyDataInit>

08002db2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002db2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002db4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002db6:	3304      	adds	r3, #4

08002db8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002db8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002dbc:	d3f9      	bcc.n	8002db2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dbe:	4a0a      	ldr	r2, [pc, #40]	@ (8002de8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002dc0:	4c0a      	ldr	r4, [pc, #40]	@ (8002dec <LoopFillZerobss+0x22>)
  movs r3, #0
 8002dc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dc4:	e001      	b.n	8002dca <LoopFillZerobss>

08002dc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dc8:	3204      	adds	r2, #4

08002dca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002dcc:	d3fb      	bcc.n	8002dc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002dce:	f003 fa5b 	bl	8006288 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002dd2:	f7fd fc33 	bl	800063c <main>
  bx  lr    
 8002dd6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002dd8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ddc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002de0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002de4:	08006390 	.word	0x08006390
  ldr r2, =_sbss
 8002de8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002dec:	20000780 	.word	0x20000780

08002df0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002df0:	e7fe      	b.n	8002df0 <ADC_IRQHandler>
	...

08002df4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002df8:	4b0e      	ldr	r3, [pc, #56]	@ (8002e34 <HAL_Init+0x40>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a0d      	ldr	r2, [pc, #52]	@ (8002e34 <HAL_Init+0x40>)
 8002dfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e04:	4b0b      	ldr	r3, [pc, #44]	@ (8002e34 <HAL_Init+0x40>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a0a      	ldr	r2, [pc, #40]	@ (8002e34 <HAL_Init+0x40>)
 8002e0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e10:	4b08      	ldr	r3, [pc, #32]	@ (8002e34 <HAL_Init+0x40>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a07      	ldr	r2, [pc, #28]	@ (8002e34 <HAL_Init+0x40>)
 8002e16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e1c:	2003      	movs	r0, #3
 8002e1e:	f000 f94f 	bl	80030c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e22:	200f      	movs	r0, #15
 8002e24:	f000 f808 	bl	8002e38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e28:	f7ff fc36 	bl	8002698 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e2c:	2300      	movs	r3, #0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	40023c00 	.word	0x40023c00

08002e38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e40:	4b12      	ldr	r3, [pc, #72]	@ (8002e8c <HAL_InitTick+0x54>)
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	4b12      	ldr	r3, [pc, #72]	@ (8002e90 <HAL_InitTick+0x58>)
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	4619      	mov	r1, r3
 8002e4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e56:	4618      	mov	r0, r3
 8002e58:	f000 f967 	bl	800312a <HAL_SYSTICK_Config>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d001      	beq.n	8002e66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e00e      	b.n	8002e84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2b0f      	cmp	r3, #15
 8002e6a:	d80a      	bhi.n	8002e82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	6879      	ldr	r1, [r7, #4]
 8002e70:	f04f 30ff 	mov.w	r0, #4294967295
 8002e74:	f000 f92f 	bl	80030d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e78:	4a06      	ldr	r2, [pc, #24]	@ (8002e94 <HAL_InitTick+0x5c>)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	e000      	b.n	8002e84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3708      	adds	r7, #8
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	20000054 	.word	0x20000054
 8002e90:	2000005c 	.word	0x2000005c
 8002e94:	20000058 	.word	0x20000058

08002e98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e9c:	4b06      	ldr	r3, [pc, #24]	@ (8002eb8 <HAL_IncTick+0x20>)
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	4b06      	ldr	r3, [pc, #24]	@ (8002ebc <HAL_IncTick+0x24>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	4a04      	ldr	r2, [pc, #16]	@ (8002ebc <HAL_IncTick+0x24>)
 8002eaa:	6013      	str	r3, [r2, #0]
}
 8002eac:	bf00      	nop
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	2000005c 	.word	0x2000005c
 8002ebc:	2000077c 	.word	0x2000077c

08002ec0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ec4:	4b03      	ldr	r3, [pc, #12]	@ (8002ed4 <HAL_GetTick+0x14>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	2000077c 	.word	0x2000077c

08002ed8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ee0:	f7ff ffee 	bl	8002ec0 <HAL_GetTick>
 8002ee4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ef0:	d005      	beq.n	8002efe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8002f1c <HAL_Delay+0x44>)
 8002ef4:	781b      	ldrb	r3, [r3, #0]
 8002ef6:	461a      	mov	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	4413      	add	r3, r2
 8002efc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002efe:	bf00      	nop
 8002f00:	f7ff ffde 	bl	8002ec0 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	68fa      	ldr	r2, [r7, #12]
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d8f7      	bhi.n	8002f00 <HAL_Delay+0x28>
  {
  }
}
 8002f10:	bf00      	nop
 8002f12:	bf00      	nop
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	2000005c 	.word	0x2000005c

08002f20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f003 0307 	and.w	r3, r3, #7
 8002f2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f30:	4b0c      	ldr	r3, [pc, #48]	@ (8002f64 <__NVIC_SetPriorityGrouping+0x44>)
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f36:	68ba      	ldr	r2, [r7, #8]
 8002f38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f52:	4a04      	ldr	r2, [pc, #16]	@ (8002f64 <__NVIC_SetPriorityGrouping+0x44>)
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	60d3      	str	r3, [r2, #12]
}
 8002f58:	bf00      	nop
 8002f5a:	3714      	adds	r7, #20
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr
 8002f64:	e000ed00 	.word	0xe000ed00

08002f68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f6c:	4b04      	ldr	r3, [pc, #16]	@ (8002f80 <__NVIC_GetPriorityGrouping+0x18>)
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	0a1b      	lsrs	r3, r3, #8
 8002f72:	f003 0307 	and.w	r3, r3, #7
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr
 8002f80:	e000ed00 	.word	0xe000ed00

08002f84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	db0b      	blt.n	8002fae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f96:	79fb      	ldrb	r3, [r7, #7]
 8002f98:	f003 021f 	and.w	r2, r3, #31
 8002f9c:	4907      	ldr	r1, [pc, #28]	@ (8002fbc <__NVIC_EnableIRQ+0x38>)
 8002f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa2:	095b      	lsrs	r3, r3, #5
 8002fa4:	2001      	movs	r0, #1
 8002fa6:	fa00 f202 	lsl.w	r2, r0, r2
 8002faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002fae:	bf00      	nop
 8002fb0:	370c      	adds	r7, #12
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr
 8002fba:	bf00      	nop
 8002fbc:	e000e100 	.word	0xe000e100

08002fc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	6039      	str	r1, [r7, #0]
 8002fca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	db0a      	blt.n	8002fea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	b2da      	uxtb	r2, r3
 8002fd8:	490c      	ldr	r1, [pc, #48]	@ (800300c <__NVIC_SetPriority+0x4c>)
 8002fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fde:	0112      	lsls	r2, r2, #4
 8002fe0:	b2d2      	uxtb	r2, r2
 8002fe2:	440b      	add	r3, r1
 8002fe4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fe8:	e00a      	b.n	8003000 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	b2da      	uxtb	r2, r3
 8002fee:	4908      	ldr	r1, [pc, #32]	@ (8003010 <__NVIC_SetPriority+0x50>)
 8002ff0:	79fb      	ldrb	r3, [r7, #7]
 8002ff2:	f003 030f 	and.w	r3, r3, #15
 8002ff6:	3b04      	subs	r3, #4
 8002ff8:	0112      	lsls	r2, r2, #4
 8002ffa:	b2d2      	uxtb	r2, r2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	761a      	strb	r2, [r3, #24]
}
 8003000:	bf00      	nop
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr
 800300c:	e000e100 	.word	0xe000e100
 8003010:	e000ed00 	.word	0xe000ed00

08003014 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003014:	b480      	push	{r7}
 8003016:	b089      	sub	sp, #36	@ 0x24
 8003018:	af00      	add	r7, sp, #0
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f003 0307 	and.w	r3, r3, #7
 8003026:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	f1c3 0307 	rsb	r3, r3, #7
 800302e:	2b04      	cmp	r3, #4
 8003030:	bf28      	it	cs
 8003032:	2304      	movcs	r3, #4
 8003034:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	3304      	adds	r3, #4
 800303a:	2b06      	cmp	r3, #6
 800303c:	d902      	bls.n	8003044 <NVIC_EncodePriority+0x30>
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	3b03      	subs	r3, #3
 8003042:	e000      	b.n	8003046 <NVIC_EncodePriority+0x32>
 8003044:	2300      	movs	r3, #0
 8003046:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003048:	f04f 32ff 	mov.w	r2, #4294967295
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	fa02 f303 	lsl.w	r3, r2, r3
 8003052:	43da      	mvns	r2, r3
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	401a      	ands	r2, r3
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800305c:	f04f 31ff 	mov.w	r1, #4294967295
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	fa01 f303 	lsl.w	r3, r1, r3
 8003066:	43d9      	mvns	r1, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800306c:	4313      	orrs	r3, r2
         );
}
 800306e:	4618      	mov	r0, r3
 8003070:	3724      	adds	r7, #36	@ 0x24
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
	...

0800307c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	3b01      	subs	r3, #1
 8003088:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800308c:	d301      	bcc.n	8003092 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800308e:	2301      	movs	r3, #1
 8003090:	e00f      	b.n	80030b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003092:	4a0a      	ldr	r2, [pc, #40]	@ (80030bc <SysTick_Config+0x40>)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	3b01      	subs	r3, #1
 8003098:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800309a:	210f      	movs	r1, #15
 800309c:	f04f 30ff 	mov.w	r0, #4294967295
 80030a0:	f7ff ff8e 	bl	8002fc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030a4:	4b05      	ldr	r3, [pc, #20]	@ (80030bc <SysTick_Config+0x40>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030aa:	4b04      	ldr	r3, [pc, #16]	@ (80030bc <SysTick_Config+0x40>)
 80030ac:	2207      	movs	r2, #7
 80030ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030b0:	2300      	movs	r3, #0
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3708      	adds	r7, #8
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	e000e010 	.word	0xe000e010

080030c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f7ff ff29 	bl	8002f20 <__NVIC_SetPriorityGrouping>
}
 80030ce:	bf00      	nop
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b086      	sub	sp, #24
 80030da:	af00      	add	r7, sp, #0
 80030dc:	4603      	mov	r3, r0
 80030de:	60b9      	str	r1, [r7, #8]
 80030e0:	607a      	str	r2, [r7, #4]
 80030e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030e4:	2300      	movs	r3, #0
 80030e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030e8:	f7ff ff3e 	bl	8002f68 <__NVIC_GetPriorityGrouping>
 80030ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	68b9      	ldr	r1, [r7, #8]
 80030f2:	6978      	ldr	r0, [r7, #20]
 80030f4:	f7ff ff8e 	bl	8003014 <NVIC_EncodePriority>
 80030f8:	4602      	mov	r2, r0
 80030fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030fe:	4611      	mov	r1, r2
 8003100:	4618      	mov	r0, r3
 8003102:	f7ff ff5d 	bl	8002fc0 <__NVIC_SetPriority>
}
 8003106:	bf00      	nop
 8003108:	3718      	adds	r7, #24
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}

0800310e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800310e:	b580      	push	{r7, lr}
 8003110:	b082      	sub	sp, #8
 8003112:	af00      	add	r7, sp, #0
 8003114:	4603      	mov	r3, r0
 8003116:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311c:	4618      	mov	r0, r3
 800311e:	f7ff ff31 	bl	8002f84 <__NVIC_EnableIRQ>
}
 8003122:	bf00      	nop
 8003124:	3708      	adds	r7, #8
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b082      	sub	sp, #8
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f7ff ffa2 	bl	800307c <SysTick_Config>
 8003138:	4603      	mov	r3, r0
}
 800313a:	4618      	mov	r0, r3
 800313c:	3708      	adds	r7, #8
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}

08003142 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003142:	b580      	push	{r7, lr}
 8003144:	b084      	sub	sp, #16
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800314e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003150:	f7ff feb6 	bl	8002ec0 <HAL_GetTick>
 8003154:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b02      	cmp	r3, #2
 8003160:	d008      	beq.n	8003174 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2280      	movs	r2, #128	@ 0x80
 8003166:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2200      	movs	r2, #0
 800316c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e052      	b.n	800321a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f022 0216 	bic.w	r2, r2, #22
 8003182:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	695a      	ldr	r2, [r3, #20]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003192:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003198:	2b00      	cmp	r3, #0
 800319a:	d103      	bne.n	80031a4 <HAL_DMA_Abort+0x62>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d007      	beq.n	80031b4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f022 0208 	bic.w	r2, r2, #8
 80031b2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f022 0201 	bic.w	r2, r2, #1
 80031c2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031c4:	e013      	b.n	80031ee <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031c6:	f7ff fe7b 	bl	8002ec0 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b05      	cmp	r3, #5
 80031d2:	d90c      	bls.n	80031ee <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2220      	movs	r2, #32
 80031d8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2203      	movs	r2, #3
 80031de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e015      	b.n	800321a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0301 	and.w	r3, r3, #1
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d1e4      	bne.n	80031c6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003200:	223f      	movs	r2, #63	@ 0x3f
 8003202:	409a      	lsls	r2, r3
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3710      	adds	r7, #16
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003222:	b480      	push	{r7}
 8003224:	b083      	sub	sp, #12
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b02      	cmp	r3, #2
 8003234:	d004      	beq.n	8003240 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2280      	movs	r2, #128	@ 0x80
 800323a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e00c      	b.n	800325a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2205      	movs	r2, #5
 8003244:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f022 0201 	bic.w	r2, r2, #1
 8003256:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
	...

08003268 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003268:	b480      	push	{r7}
 800326a:	b089      	sub	sp, #36	@ 0x24
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003272:	2300      	movs	r3, #0
 8003274:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003276:	2300      	movs	r3, #0
 8003278:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800327a:	2300      	movs	r3, #0
 800327c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800327e:	2300      	movs	r3, #0
 8003280:	61fb      	str	r3, [r7, #28]
 8003282:	e16b      	b.n	800355c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003284:	2201      	movs	r2, #1
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	697a      	ldr	r2, [r7, #20]
 8003294:	4013      	ands	r3, r2
 8003296:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003298:	693a      	ldr	r2, [r7, #16]
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	429a      	cmp	r2, r3
 800329e:	f040 815a 	bne.w	8003556 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f003 0303 	and.w	r3, r3, #3
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d005      	beq.n	80032ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d130      	bne.n	800331c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	005b      	lsls	r3, r3, #1
 80032c4:	2203      	movs	r2, #3
 80032c6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ca:	43db      	mvns	r3, r3
 80032cc:	69ba      	ldr	r2, [r7, #24]
 80032ce:	4013      	ands	r3, r2
 80032d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	68da      	ldr	r2, [r3, #12]
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	fa02 f303 	lsl.w	r3, r2, r3
 80032de:	69ba      	ldr	r2, [r7, #24]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	69ba      	ldr	r2, [r7, #24]
 80032e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032f0:	2201      	movs	r2, #1
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	fa02 f303 	lsl.w	r3, r2, r3
 80032f8:	43db      	mvns	r3, r3
 80032fa:	69ba      	ldr	r2, [r7, #24]
 80032fc:	4013      	ands	r3, r2
 80032fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	091b      	lsrs	r3, r3, #4
 8003306:	f003 0201 	and.w	r2, r3, #1
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	4313      	orrs	r3, r2
 8003314:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f003 0303 	and.w	r3, r3, #3
 8003324:	2b03      	cmp	r3, #3
 8003326:	d017      	beq.n	8003358 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	2203      	movs	r2, #3
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	43db      	mvns	r3, r3
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	4013      	ands	r3, r2
 800333e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	689a      	ldr	r2, [r3, #8]
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	005b      	lsls	r3, r3, #1
 8003348:	fa02 f303 	lsl.w	r3, r2, r3
 800334c:	69ba      	ldr	r2, [r7, #24]
 800334e:	4313      	orrs	r3, r2
 8003350:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f003 0303 	and.w	r3, r3, #3
 8003360:	2b02      	cmp	r3, #2
 8003362:	d123      	bne.n	80033ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	08da      	lsrs	r2, r3, #3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	3208      	adds	r2, #8
 800336c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003370:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	f003 0307 	and.w	r3, r3, #7
 8003378:	009b      	lsls	r3, r3, #2
 800337a:	220f      	movs	r2, #15
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	43db      	mvns	r3, r3
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4013      	ands	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	691a      	ldr	r2, [r3, #16]
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	f003 0307 	and.w	r3, r3, #7
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	4313      	orrs	r3, r2
 800339c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	08da      	lsrs	r2, r3, #3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	3208      	adds	r2, #8
 80033a6:	69b9      	ldr	r1, [r7, #24]
 80033a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	2203      	movs	r2, #3
 80033b8:	fa02 f303 	lsl.w	r3, r2, r3
 80033bc:	43db      	mvns	r3, r3
 80033be:	69ba      	ldr	r2, [r7, #24]
 80033c0:	4013      	ands	r3, r2
 80033c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f003 0203 	and.w	r2, r3, #3
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f000 80b4 	beq.w	8003556 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033ee:	2300      	movs	r3, #0
 80033f0:	60fb      	str	r3, [r7, #12]
 80033f2:	4b60      	ldr	r3, [pc, #384]	@ (8003574 <HAL_GPIO_Init+0x30c>)
 80033f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033f6:	4a5f      	ldr	r2, [pc, #380]	@ (8003574 <HAL_GPIO_Init+0x30c>)
 80033f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80033fe:	4b5d      	ldr	r3, [pc, #372]	@ (8003574 <HAL_GPIO_Init+0x30c>)
 8003400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003402:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003406:	60fb      	str	r3, [r7, #12]
 8003408:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800340a:	4a5b      	ldr	r2, [pc, #364]	@ (8003578 <HAL_GPIO_Init+0x310>)
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	089b      	lsrs	r3, r3, #2
 8003410:	3302      	adds	r3, #2
 8003412:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003416:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	f003 0303 	and.w	r3, r3, #3
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	220f      	movs	r2, #15
 8003422:	fa02 f303 	lsl.w	r3, r2, r3
 8003426:	43db      	mvns	r3, r3
 8003428:	69ba      	ldr	r2, [r7, #24]
 800342a:	4013      	ands	r3, r2
 800342c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a52      	ldr	r2, [pc, #328]	@ (800357c <HAL_GPIO_Init+0x314>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d02b      	beq.n	800348e <HAL_GPIO_Init+0x226>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a51      	ldr	r2, [pc, #324]	@ (8003580 <HAL_GPIO_Init+0x318>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d025      	beq.n	800348a <HAL_GPIO_Init+0x222>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a50      	ldr	r2, [pc, #320]	@ (8003584 <HAL_GPIO_Init+0x31c>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d01f      	beq.n	8003486 <HAL_GPIO_Init+0x21e>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a4f      	ldr	r2, [pc, #316]	@ (8003588 <HAL_GPIO_Init+0x320>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d019      	beq.n	8003482 <HAL_GPIO_Init+0x21a>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a4e      	ldr	r2, [pc, #312]	@ (800358c <HAL_GPIO_Init+0x324>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d013      	beq.n	800347e <HAL_GPIO_Init+0x216>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a4d      	ldr	r2, [pc, #308]	@ (8003590 <HAL_GPIO_Init+0x328>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d00d      	beq.n	800347a <HAL_GPIO_Init+0x212>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a4c      	ldr	r2, [pc, #304]	@ (8003594 <HAL_GPIO_Init+0x32c>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d007      	beq.n	8003476 <HAL_GPIO_Init+0x20e>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a4b      	ldr	r2, [pc, #300]	@ (8003598 <HAL_GPIO_Init+0x330>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d101      	bne.n	8003472 <HAL_GPIO_Init+0x20a>
 800346e:	2307      	movs	r3, #7
 8003470:	e00e      	b.n	8003490 <HAL_GPIO_Init+0x228>
 8003472:	2308      	movs	r3, #8
 8003474:	e00c      	b.n	8003490 <HAL_GPIO_Init+0x228>
 8003476:	2306      	movs	r3, #6
 8003478:	e00a      	b.n	8003490 <HAL_GPIO_Init+0x228>
 800347a:	2305      	movs	r3, #5
 800347c:	e008      	b.n	8003490 <HAL_GPIO_Init+0x228>
 800347e:	2304      	movs	r3, #4
 8003480:	e006      	b.n	8003490 <HAL_GPIO_Init+0x228>
 8003482:	2303      	movs	r3, #3
 8003484:	e004      	b.n	8003490 <HAL_GPIO_Init+0x228>
 8003486:	2302      	movs	r3, #2
 8003488:	e002      	b.n	8003490 <HAL_GPIO_Init+0x228>
 800348a:	2301      	movs	r3, #1
 800348c:	e000      	b.n	8003490 <HAL_GPIO_Init+0x228>
 800348e:	2300      	movs	r3, #0
 8003490:	69fa      	ldr	r2, [r7, #28]
 8003492:	f002 0203 	and.w	r2, r2, #3
 8003496:	0092      	lsls	r2, r2, #2
 8003498:	4093      	lsls	r3, r2
 800349a:	69ba      	ldr	r2, [r7, #24]
 800349c:	4313      	orrs	r3, r2
 800349e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034a0:	4935      	ldr	r1, [pc, #212]	@ (8003578 <HAL_GPIO_Init+0x310>)
 80034a2:	69fb      	ldr	r3, [r7, #28]
 80034a4:	089b      	lsrs	r3, r3, #2
 80034a6:	3302      	adds	r3, #2
 80034a8:	69ba      	ldr	r2, [r7, #24]
 80034aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034ae:	4b3b      	ldr	r3, [pc, #236]	@ (800359c <HAL_GPIO_Init+0x334>)
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	43db      	mvns	r3, r3
 80034b8:	69ba      	ldr	r2, [r7, #24]
 80034ba:	4013      	ands	r3, r2
 80034bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d003      	beq.n	80034d2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80034ca:	69ba      	ldr	r2, [r7, #24]
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034d2:	4a32      	ldr	r2, [pc, #200]	@ (800359c <HAL_GPIO_Init+0x334>)
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034d8:	4b30      	ldr	r3, [pc, #192]	@ (800359c <HAL_GPIO_Init+0x334>)
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	43db      	mvns	r3, r3
 80034e2:	69ba      	ldr	r2, [r7, #24]
 80034e4:	4013      	ands	r3, r2
 80034e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d003      	beq.n	80034fc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80034f4:	69ba      	ldr	r2, [r7, #24]
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034fc:	4a27      	ldr	r2, [pc, #156]	@ (800359c <HAL_GPIO_Init+0x334>)
 80034fe:	69bb      	ldr	r3, [r7, #24]
 8003500:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003502:	4b26      	ldr	r3, [pc, #152]	@ (800359c <HAL_GPIO_Init+0x334>)
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	43db      	mvns	r3, r3
 800350c:	69ba      	ldr	r2, [r7, #24]
 800350e:	4013      	ands	r3, r2
 8003510:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d003      	beq.n	8003526 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800351e:	69ba      	ldr	r2, [r7, #24]
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	4313      	orrs	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003526:	4a1d      	ldr	r2, [pc, #116]	@ (800359c <HAL_GPIO_Init+0x334>)
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800352c:	4b1b      	ldr	r3, [pc, #108]	@ (800359c <HAL_GPIO_Init+0x334>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	43db      	mvns	r3, r3
 8003536:	69ba      	ldr	r2, [r7, #24]
 8003538:	4013      	ands	r3, r2
 800353a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d003      	beq.n	8003550 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	4313      	orrs	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003550:	4a12      	ldr	r2, [pc, #72]	@ (800359c <HAL_GPIO_Init+0x334>)
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	3301      	adds	r3, #1
 800355a:	61fb      	str	r3, [r7, #28]
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	2b0f      	cmp	r3, #15
 8003560:	f67f ae90 	bls.w	8003284 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003564:	bf00      	nop
 8003566:	bf00      	nop
 8003568:	3724      	adds	r7, #36	@ 0x24
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	40023800 	.word	0x40023800
 8003578:	40013800 	.word	0x40013800
 800357c:	40020000 	.word	0x40020000
 8003580:	40020400 	.word	0x40020400
 8003584:	40020800 	.word	0x40020800
 8003588:	40020c00 	.word	0x40020c00
 800358c:	40021000 	.word	0x40021000
 8003590:	40021400 	.word	0x40021400
 8003594:	40021800 	.word	0x40021800
 8003598:	40021c00 	.word	0x40021c00
 800359c:	40013c00 	.word	0x40013c00

080035a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b085      	sub	sp, #20
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	460b      	mov	r3, r1
 80035aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	691a      	ldr	r2, [r3, #16]
 80035b0:	887b      	ldrh	r3, [r7, #2]
 80035b2:	4013      	ands	r3, r2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d002      	beq.n	80035be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035b8:	2301      	movs	r3, #1
 80035ba:	73fb      	strb	r3, [r7, #15]
 80035bc:	e001      	b.n	80035c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035be:	2300      	movs	r3, #0
 80035c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3714      	adds	r7, #20
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr

080035d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	460b      	mov	r3, r1
 80035da:	807b      	strh	r3, [r7, #2]
 80035dc:	4613      	mov	r3, r2
 80035de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035e0:	787b      	ldrb	r3, [r7, #1]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d003      	beq.n	80035ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035e6:	887a      	ldrh	r2, [r7, #2]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035ec:	e003      	b.n	80035f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035ee:	887b      	ldrh	r3, [r7, #2]
 80035f0:	041a      	lsls	r2, r3, #16
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	619a      	str	r2, [r3, #24]
}
 80035f6:	bf00      	nop
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
	...

08003604 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	4603      	mov	r3, r0
 800360c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800360e:	4b08      	ldr	r3, [pc, #32]	@ (8003630 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003610:	695a      	ldr	r2, [r3, #20]
 8003612:	88fb      	ldrh	r3, [r7, #6]
 8003614:	4013      	ands	r3, r2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d006      	beq.n	8003628 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800361a:	4a05      	ldr	r2, [pc, #20]	@ (8003630 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800361c:	88fb      	ldrh	r3, [r7, #6]
 800361e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003620:	88fb      	ldrh	r3, [r7, #6]
 8003622:	4618      	mov	r0, r3
 8003624:	f000 f806 	bl	8003634 <HAL_GPIO_EXTI_Callback>
  }
}
 8003628:	bf00      	nop
 800362a:	3708      	adds	r7, #8
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}
 8003630:	40013c00 	.word	0x40013c00

08003634 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	4603      	mov	r3, r0
 800363c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800363e:	bf00      	nop
 8003640:	370c      	adds	r7, #12
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
	...

0800364c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b086      	sub	sp, #24
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d101      	bne.n	800365e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e267      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	2b00      	cmp	r3, #0
 8003668:	d075      	beq.n	8003756 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800366a:	4b88      	ldr	r3, [pc, #544]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	f003 030c 	and.w	r3, r3, #12
 8003672:	2b04      	cmp	r3, #4
 8003674:	d00c      	beq.n	8003690 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003676:	4b85      	ldr	r3, [pc, #532]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800367e:	2b08      	cmp	r3, #8
 8003680:	d112      	bne.n	80036a8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003682:	4b82      	ldr	r3, [pc, #520]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800368a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800368e:	d10b      	bne.n	80036a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003690:	4b7e      	ldr	r3, [pc, #504]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d05b      	beq.n	8003754 <HAL_RCC_OscConfig+0x108>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d157      	bne.n	8003754 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e242      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036b0:	d106      	bne.n	80036c0 <HAL_RCC_OscConfig+0x74>
 80036b2:	4b76      	ldr	r3, [pc, #472]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a75      	ldr	r2, [pc, #468]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 80036b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036bc:	6013      	str	r3, [r2, #0]
 80036be:	e01d      	b.n	80036fc <HAL_RCC_OscConfig+0xb0>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036c8:	d10c      	bne.n	80036e4 <HAL_RCC_OscConfig+0x98>
 80036ca:	4b70      	ldr	r3, [pc, #448]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a6f      	ldr	r2, [pc, #444]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 80036d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036d4:	6013      	str	r3, [r2, #0]
 80036d6:	4b6d      	ldr	r3, [pc, #436]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a6c      	ldr	r2, [pc, #432]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 80036dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036e0:	6013      	str	r3, [r2, #0]
 80036e2:	e00b      	b.n	80036fc <HAL_RCC_OscConfig+0xb0>
 80036e4:	4b69      	ldr	r3, [pc, #420]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a68      	ldr	r2, [pc, #416]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 80036ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036ee:	6013      	str	r3, [r2, #0]
 80036f0:	4b66      	ldr	r3, [pc, #408]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a65      	ldr	r2, [pc, #404]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 80036f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d013      	beq.n	800372c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003704:	f7ff fbdc 	bl	8002ec0 <HAL_GetTick>
 8003708:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800370c:	f7ff fbd8 	bl	8002ec0 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b64      	cmp	r3, #100	@ 0x64
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e207      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800371e:	4b5b      	ldr	r3, [pc, #364]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d0f0      	beq.n	800370c <HAL_RCC_OscConfig+0xc0>
 800372a:	e014      	b.n	8003756 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800372c:	f7ff fbc8 	bl	8002ec0 <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003732:	e008      	b.n	8003746 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003734:	f7ff fbc4 	bl	8002ec0 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b64      	cmp	r3, #100	@ 0x64
 8003740:	d901      	bls.n	8003746 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e1f3      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003746:	4b51      	ldr	r3, [pc, #324]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d1f0      	bne.n	8003734 <HAL_RCC_OscConfig+0xe8>
 8003752:	e000      	b.n	8003756 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003754:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d063      	beq.n	800382a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003762:	4b4a      	ldr	r3, [pc, #296]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f003 030c 	and.w	r3, r3, #12
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00b      	beq.n	8003786 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800376e:	4b47      	ldr	r3, [pc, #284]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003776:	2b08      	cmp	r3, #8
 8003778:	d11c      	bne.n	80037b4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800377a:	4b44      	ldr	r3, [pc, #272]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d116      	bne.n	80037b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003786:	4b41      	ldr	r3, [pc, #260]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0302 	and.w	r3, r3, #2
 800378e:	2b00      	cmp	r3, #0
 8003790:	d005      	beq.n	800379e <HAL_RCC_OscConfig+0x152>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	2b01      	cmp	r3, #1
 8003798:	d001      	beq.n	800379e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e1c7      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800379e:	4b3b      	ldr	r3, [pc, #236]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	4937      	ldr	r1, [pc, #220]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037b2:	e03a      	b.n	800382a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d020      	beq.n	80037fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037bc:	4b34      	ldr	r3, [pc, #208]	@ (8003890 <HAL_RCC_OscConfig+0x244>)
 80037be:	2201      	movs	r2, #1
 80037c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c2:	f7ff fb7d 	bl	8002ec0 <HAL_GetTick>
 80037c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037c8:	e008      	b.n	80037dc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037ca:	f7ff fb79 	bl	8002ec0 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d901      	bls.n	80037dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e1a8      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037dc:	4b2b      	ldr	r3, [pc, #172]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 0302 	and.w	r3, r3, #2
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d0f0      	beq.n	80037ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037e8:	4b28      	ldr	r3, [pc, #160]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	691b      	ldr	r3, [r3, #16]
 80037f4:	00db      	lsls	r3, r3, #3
 80037f6:	4925      	ldr	r1, [pc, #148]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	600b      	str	r3, [r1, #0]
 80037fc:	e015      	b.n	800382a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037fe:	4b24      	ldr	r3, [pc, #144]	@ (8003890 <HAL_RCC_OscConfig+0x244>)
 8003800:	2200      	movs	r2, #0
 8003802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003804:	f7ff fb5c 	bl	8002ec0 <HAL_GetTick>
 8003808:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800380a:	e008      	b.n	800381e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800380c:	f7ff fb58 	bl	8002ec0 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d901      	bls.n	800381e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e187      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800381e:	4b1b      	ldr	r3, [pc, #108]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1f0      	bne.n	800380c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0308 	and.w	r3, r3, #8
 8003832:	2b00      	cmp	r3, #0
 8003834:	d036      	beq.n	80038a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d016      	beq.n	800386c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800383e:	4b15      	ldr	r3, [pc, #84]	@ (8003894 <HAL_RCC_OscConfig+0x248>)
 8003840:	2201      	movs	r2, #1
 8003842:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003844:	f7ff fb3c 	bl	8002ec0 <HAL_GetTick>
 8003848:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800384a:	e008      	b.n	800385e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800384c:	f7ff fb38 	bl	8002ec0 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b02      	cmp	r3, #2
 8003858:	d901      	bls.n	800385e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e167      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800385e:	4b0b      	ldr	r3, [pc, #44]	@ (800388c <HAL_RCC_OscConfig+0x240>)
 8003860:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d0f0      	beq.n	800384c <HAL_RCC_OscConfig+0x200>
 800386a:	e01b      	b.n	80038a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800386c:	4b09      	ldr	r3, [pc, #36]	@ (8003894 <HAL_RCC_OscConfig+0x248>)
 800386e:	2200      	movs	r2, #0
 8003870:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003872:	f7ff fb25 	bl	8002ec0 <HAL_GetTick>
 8003876:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003878:	e00e      	b.n	8003898 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800387a:	f7ff fb21 	bl	8002ec0 <HAL_GetTick>
 800387e:	4602      	mov	r2, r0
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	1ad3      	subs	r3, r2, r3
 8003884:	2b02      	cmp	r3, #2
 8003886:	d907      	bls.n	8003898 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003888:	2303      	movs	r3, #3
 800388a:	e150      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
 800388c:	40023800 	.word	0x40023800
 8003890:	42470000 	.word	0x42470000
 8003894:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003898:	4b88      	ldr	r3, [pc, #544]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 800389a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800389c:	f003 0302 	and.w	r3, r3, #2
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d1ea      	bne.n	800387a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0304 	and.w	r3, r3, #4
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	f000 8097 	beq.w	80039e0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038b2:	2300      	movs	r3, #0
 80038b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038b6:	4b81      	ldr	r3, [pc, #516]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 80038b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d10f      	bne.n	80038e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038c2:	2300      	movs	r3, #0
 80038c4:	60bb      	str	r3, [r7, #8]
 80038c6:	4b7d      	ldr	r3, [pc, #500]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 80038c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ca:	4a7c      	ldr	r2, [pc, #496]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 80038cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80038d2:	4b7a      	ldr	r3, [pc, #488]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 80038d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038da:	60bb      	str	r3, [r7, #8]
 80038dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038de:	2301      	movs	r3, #1
 80038e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038e2:	4b77      	ldr	r3, [pc, #476]	@ (8003ac0 <HAL_RCC_OscConfig+0x474>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d118      	bne.n	8003920 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038ee:	4b74      	ldr	r3, [pc, #464]	@ (8003ac0 <HAL_RCC_OscConfig+0x474>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a73      	ldr	r2, [pc, #460]	@ (8003ac0 <HAL_RCC_OscConfig+0x474>)
 80038f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038fa:	f7ff fae1 	bl	8002ec0 <HAL_GetTick>
 80038fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003900:	e008      	b.n	8003914 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003902:	f7ff fadd 	bl	8002ec0 <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	2b02      	cmp	r3, #2
 800390e:	d901      	bls.n	8003914 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e10c      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003914:	4b6a      	ldr	r3, [pc, #424]	@ (8003ac0 <HAL_RCC_OscConfig+0x474>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800391c:	2b00      	cmp	r3, #0
 800391e:	d0f0      	beq.n	8003902 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	2b01      	cmp	r3, #1
 8003926:	d106      	bne.n	8003936 <HAL_RCC_OscConfig+0x2ea>
 8003928:	4b64      	ldr	r3, [pc, #400]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 800392a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800392c:	4a63      	ldr	r2, [pc, #396]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 800392e:	f043 0301 	orr.w	r3, r3, #1
 8003932:	6713      	str	r3, [r2, #112]	@ 0x70
 8003934:	e01c      	b.n	8003970 <HAL_RCC_OscConfig+0x324>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	2b05      	cmp	r3, #5
 800393c:	d10c      	bne.n	8003958 <HAL_RCC_OscConfig+0x30c>
 800393e:	4b5f      	ldr	r3, [pc, #380]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 8003940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003942:	4a5e      	ldr	r2, [pc, #376]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 8003944:	f043 0304 	orr.w	r3, r3, #4
 8003948:	6713      	str	r3, [r2, #112]	@ 0x70
 800394a:	4b5c      	ldr	r3, [pc, #368]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 800394c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800394e:	4a5b      	ldr	r2, [pc, #364]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 8003950:	f043 0301 	orr.w	r3, r3, #1
 8003954:	6713      	str	r3, [r2, #112]	@ 0x70
 8003956:	e00b      	b.n	8003970 <HAL_RCC_OscConfig+0x324>
 8003958:	4b58      	ldr	r3, [pc, #352]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 800395a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800395c:	4a57      	ldr	r2, [pc, #348]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 800395e:	f023 0301 	bic.w	r3, r3, #1
 8003962:	6713      	str	r3, [r2, #112]	@ 0x70
 8003964:	4b55      	ldr	r3, [pc, #340]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 8003966:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003968:	4a54      	ldr	r2, [pc, #336]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 800396a:	f023 0304 	bic.w	r3, r3, #4
 800396e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d015      	beq.n	80039a4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003978:	f7ff faa2 	bl	8002ec0 <HAL_GetTick>
 800397c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800397e:	e00a      	b.n	8003996 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003980:	f7ff fa9e 	bl	8002ec0 <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800398e:	4293      	cmp	r3, r2
 8003990:	d901      	bls.n	8003996 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e0cb      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003996:	4b49      	ldr	r3, [pc, #292]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 8003998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800399a:	f003 0302 	and.w	r3, r3, #2
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d0ee      	beq.n	8003980 <HAL_RCC_OscConfig+0x334>
 80039a2:	e014      	b.n	80039ce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039a4:	f7ff fa8c 	bl	8002ec0 <HAL_GetTick>
 80039a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039aa:	e00a      	b.n	80039c2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039ac:	f7ff fa88 	bl	8002ec0 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d901      	bls.n	80039c2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e0b5      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039c2:	4b3e      	ldr	r3, [pc, #248]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 80039c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039c6:	f003 0302 	and.w	r3, r3, #2
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d1ee      	bne.n	80039ac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80039ce:	7dfb      	ldrb	r3, [r7, #23]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d105      	bne.n	80039e0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039d4:	4b39      	ldr	r3, [pc, #228]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 80039d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d8:	4a38      	ldr	r2, [pc, #224]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 80039da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039de:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	699b      	ldr	r3, [r3, #24]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	f000 80a1 	beq.w	8003b2c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039ea:	4b34      	ldr	r3, [pc, #208]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f003 030c 	and.w	r3, r3, #12
 80039f2:	2b08      	cmp	r3, #8
 80039f4:	d05c      	beq.n	8003ab0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d141      	bne.n	8003a82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039fe:	4b31      	ldr	r3, [pc, #196]	@ (8003ac4 <HAL_RCC_OscConfig+0x478>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a04:	f7ff fa5c 	bl	8002ec0 <HAL_GetTick>
 8003a08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a0a:	e008      	b.n	8003a1e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a0c:	f7ff fa58 	bl	8002ec0 <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d901      	bls.n	8003a1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e087      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a1e:	4b27      	ldr	r3, [pc, #156]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d1f0      	bne.n	8003a0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	69da      	ldr	r2, [r3, #28]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a1b      	ldr	r3, [r3, #32]
 8003a32:	431a      	orrs	r2, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a38:	019b      	lsls	r3, r3, #6
 8003a3a:	431a      	orrs	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a40:	085b      	lsrs	r3, r3, #1
 8003a42:	3b01      	subs	r3, #1
 8003a44:	041b      	lsls	r3, r3, #16
 8003a46:	431a      	orrs	r2, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a4c:	061b      	lsls	r3, r3, #24
 8003a4e:	491b      	ldr	r1, [pc, #108]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 8003a50:	4313      	orrs	r3, r2
 8003a52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a54:	4b1b      	ldr	r3, [pc, #108]	@ (8003ac4 <HAL_RCC_OscConfig+0x478>)
 8003a56:	2201      	movs	r2, #1
 8003a58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a5a:	f7ff fa31 	bl	8002ec0 <HAL_GetTick>
 8003a5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a60:	e008      	b.n	8003a74 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a62:	f7ff fa2d 	bl	8002ec0 <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	2b02      	cmp	r3, #2
 8003a6e:	d901      	bls.n	8003a74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e05c      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a74:	4b11      	ldr	r3, [pc, #68]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d0f0      	beq.n	8003a62 <HAL_RCC_OscConfig+0x416>
 8003a80:	e054      	b.n	8003b2c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a82:	4b10      	ldr	r3, [pc, #64]	@ (8003ac4 <HAL_RCC_OscConfig+0x478>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a88:	f7ff fa1a 	bl	8002ec0 <HAL_GetTick>
 8003a8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a8e:	e008      	b.n	8003aa2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a90:	f7ff fa16 	bl	8002ec0 <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d901      	bls.n	8003aa2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e045      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aa2:	4b06      	ldr	r3, [pc, #24]	@ (8003abc <HAL_RCC_OscConfig+0x470>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1f0      	bne.n	8003a90 <HAL_RCC_OscConfig+0x444>
 8003aae:	e03d      	b.n	8003b2c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	699b      	ldr	r3, [r3, #24]
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d107      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e038      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
 8003abc:	40023800 	.word	0x40023800
 8003ac0:	40007000 	.word	0x40007000
 8003ac4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b38 <HAL_RCC_OscConfig+0x4ec>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	699b      	ldr	r3, [r3, #24]
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d028      	beq.n	8003b28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d121      	bne.n	8003b28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d11a      	bne.n	8003b28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003af8:	4013      	ands	r3, r2
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003afe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d111      	bne.n	8003b28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b0e:	085b      	lsrs	r3, r3, #1
 8003b10:	3b01      	subs	r3, #1
 8003b12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d107      	bne.n	8003b28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d001      	beq.n	8003b2c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e000      	b.n	8003b2e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3718      	adds	r7, #24
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	40023800 	.word	0x40023800

08003b3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d101      	bne.n	8003b50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e0cc      	b.n	8003cea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b50:	4b68      	ldr	r3, [pc, #416]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0307 	and.w	r3, r3, #7
 8003b58:	683a      	ldr	r2, [r7, #0]
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d90c      	bls.n	8003b78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b5e:	4b65      	ldr	r3, [pc, #404]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b60:	683a      	ldr	r2, [r7, #0]
 8003b62:	b2d2      	uxtb	r2, r2
 8003b64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b66:	4b63      	ldr	r3, [pc, #396]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0307 	and.w	r3, r3, #7
 8003b6e:	683a      	ldr	r2, [r7, #0]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d001      	beq.n	8003b78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e0b8      	b.n	8003cea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0302 	and.w	r3, r3, #2
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d020      	beq.n	8003bc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0304 	and.w	r3, r3, #4
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d005      	beq.n	8003b9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b90:	4b59      	ldr	r3, [pc, #356]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	4a58      	ldr	r2, [pc, #352]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b96:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003b9a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0308 	and.w	r3, r3, #8
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d005      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ba8:	4b53      	ldr	r3, [pc, #332]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	4a52      	ldr	r2, [pc, #328]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003bae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003bb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bb4:	4b50      	ldr	r3, [pc, #320]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	494d      	ldr	r1, [pc, #308]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0301 	and.w	r3, r3, #1
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d044      	beq.n	8003c5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d107      	bne.n	8003bea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bda:	4b47      	ldr	r3, [pc, #284]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d119      	bne.n	8003c1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e07f      	b.n	8003cea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d003      	beq.n	8003bfa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bf6:	2b03      	cmp	r3, #3
 8003bf8:	d107      	bne.n	8003c0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bfa:	4b3f      	ldr	r3, [pc, #252]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d109      	bne.n	8003c1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e06f      	b.n	8003cea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c0a:	4b3b      	ldr	r3, [pc, #236]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0302 	and.w	r3, r3, #2
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d101      	bne.n	8003c1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e067      	b.n	8003cea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c1a:	4b37      	ldr	r3, [pc, #220]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f023 0203 	bic.w	r2, r3, #3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	4934      	ldr	r1, [pc, #208]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c2c:	f7ff f948 	bl	8002ec0 <HAL_GetTick>
 8003c30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c32:	e00a      	b.n	8003c4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c34:	f7ff f944 	bl	8002ec0 <HAL_GetTick>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e04f      	b.n	8003cea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c4a:	4b2b      	ldr	r3, [pc, #172]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	f003 020c 	and.w	r2, r3, #12
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d1eb      	bne.n	8003c34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c5c:	4b25      	ldr	r3, [pc, #148]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 0307 	and.w	r3, r3, #7
 8003c64:	683a      	ldr	r2, [r7, #0]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d20c      	bcs.n	8003c84 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c6a:	4b22      	ldr	r3, [pc, #136]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8003c6c:	683a      	ldr	r2, [r7, #0]
 8003c6e:	b2d2      	uxtb	r2, r2
 8003c70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c72:	4b20      	ldr	r3, [pc, #128]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0307 	and.w	r3, r3, #7
 8003c7a:	683a      	ldr	r2, [r7, #0]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d001      	beq.n	8003c84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e032      	b.n	8003cea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0304 	and.w	r3, r3, #4
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d008      	beq.n	8003ca2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c90:	4b19      	ldr	r3, [pc, #100]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	4916      	ldr	r1, [pc, #88]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0308 	and.w	r3, r3, #8
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d009      	beq.n	8003cc2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cae:	4b12      	ldr	r3, [pc, #72]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	691b      	ldr	r3, [r3, #16]
 8003cba:	00db      	lsls	r3, r3, #3
 8003cbc:	490e      	ldr	r1, [pc, #56]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003cc2:	f000 f821 	bl	8003d08 <HAL_RCC_GetSysClockFreq>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	091b      	lsrs	r3, r3, #4
 8003cce:	f003 030f 	and.w	r3, r3, #15
 8003cd2:	490a      	ldr	r1, [pc, #40]	@ (8003cfc <HAL_RCC_ClockConfig+0x1c0>)
 8003cd4:	5ccb      	ldrb	r3, [r1, r3]
 8003cd6:	fa22 f303 	lsr.w	r3, r2, r3
 8003cda:	4a09      	ldr	r2, [pc, #36]	@ (8003d00 <HAL_RCC_ClockConfig+0x1c4>)
 8003cdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003cde:	4b09      	ldr	r3, [pc, #36]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7ff f8a8 	bl	8002e38 <HAL_InitTick>

  return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3710      	adds	r7, #16
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	40023c00 	.word	0x40023c00
 8003cf8:	40023800 	.word	0x40023800
 8003cfc:	08006368 	.word	0x08006368
 8003d00:	20000054 	.word	0x20000054
 8003d04:	20000058 	.word	0x20000058

08003d08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d0c:	b094      	sub	sp, #80	@ 0x50
 8003d0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003d10:	2300      	movs	r3, #0
 8003d12:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003d14:	2300      	movs	r3, #0
 8003d16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d20:	4b79      	ldr	r3, [pc, #484]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	f003 030c 	and.w	r3, r3, #12
 8003d28:	2b08      	cmp	r3, #8
 8003d2a:	d00d      	beq.n	8003d48 <HAL_RCC_GetSysClockFreq+0x40>
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	f200 80e1 	bhi.w	8003ef4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d002      	beq.n	8003d3c <HAL_RCC_GetSysClockFreq+0x34>
 8003d36:	2b04      	cmp	r3, #4
 8003d38:	d003      	beq.n	8003d42 <HAL_RCC_GetSysClockFreq+0x3a>
 8003d3a:	e0db      	b.n	8003ef4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d3c:	4b73      	ldr	r3, [pc, #460]	@ (8003f0c <HAL_RCC_GetSysClockFreq+0x204>)
 8003d3e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d40:	e0db      	b.n	8003efa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d42:	4b73      	ldr	r3, [pc, #460]	@ (8003f10 <HAL_RCC_GetSysClockFreq+0x208>)
 8003d44:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d46:	e0d8      	b.n	8003efa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d48:	4b6f      	ldr	r3, [pc, #444]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d50:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d52:	4b6d      	ldr	r3, [pc, #436]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d063      	beq.n	8003e26 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d5e:	4b6a      	ldr	r3, [pc, #424]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	099b      	lsrs	r3, r3, #6
 8003d64:	2200      	movs	r2, #0
 8003d66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d68:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d70:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d72:	2300      	movs	r3, #0
 8003d74:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d76:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003d7a:	4622      	mov	r2, r4
 8003d7c:	462b      	mov	r3, r5
 8003d7e:	f04f 0000 	mov.w	r0, #0
 8003d82:	f04f 0100 	mov.w	r1, #0
 8003d86:	0159      	lsls	r1, r3, #5
 8003d88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d8c:	0150      	lsls	r0, r2, #5
 8003d8e:	4602      	mov	r2, r0
 8003d90:	460b      	mov	r3, r1
 8003d92:	4621      	mov	r1, r4
 8003d94:	1a51      	subs	r1, r2, r1
 8003d96:	6139      	str	r1, [r7, #16]
 8003d98:	4629      	mov	r1, r5
 8003d9a:	eb63 0301 	sbc.w	r3, r3, r1
 8003d9e:	617b      	str	r3, [r7, #20]
 8003da0:	f04f 0200 	mov.w	r2, #0
 8003da4:	f04f 0300 	mov.w	r3, #0
 8003da8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003dac:	4659      	mov	r1, fp
 8003dae:	018b      	lsls	r3, r1, #6
 8003db0:	4651      	mov	r1, sl
 8003db2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003db6:	4651      	mov	r1, sl
 8003db8:	018a      	lsls	r2, r1, #6
 8003dba:	4651      	mov	r1, sl
 8003dbc:	ebb2 0801 	subs.w	r8, r2, r1
 8003dc0:	4659      	mov	r1, fp
 8003dc2:	eb63 0901 	sbc.w	r9, r3, r1
 8003dc6:	f04f 0200 	mov.w	r2, #0
 8003dca:	f04f 0300 	mov.w	r3, #0
 8003dce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003dd2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003dd6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003dda:	4690      	mov	r8, r2
 8003ddc:	4699      	mov	r9, r3
 8003dde:	4623      	mov	r3, r4
 8003de0:	eb18 0303 	adds.w	r3, r8, r3
 8003de4:	60bb      	str	r3, [r7, #8]
 8003de6:	462b      	mov	r3, r5
 8003de8:	eb49 0303 	adc.w	r3, r9, r3
 8003dec:	60fb      	str	r3, [r7, #12]
 8003dee:	f04f 0200 	mov.w	r2, #0
 8003df2:	f04f 0300 	mov.w	r3, #0
 8003df6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003dfa:	4629      	mov	r1, r5
 8003dfc:	024b      	lsls	r3, r1, #9
 8003dfe:	4621      	mov	r1, r4
 8003e00:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003e04:	4621      	mov	r1, r4
 8003e06:	024a      	lsls	r2, r1, #9
 8003e08:	4610      	mov	r0, r2
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e0e:	2200      	movs	r2, #0
 8003e10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e14:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e18:	f7fc f9d6 	bl	80001c8 <__aeabi_uldivmod>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	460b      	mov	r3, r1
 8003e20:	4613      	mov	r3, r2
 8003e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e24:	e058      	b.n	8003ed8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e26:	4b38      	ldr	r3, [pc, #224]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	099b      	lsrs	r3, r3, #6
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	4618      	mov	r0, r3
 8003e30:	4611      	mov	r1, r2
 8003e32:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e36:	623b      	str	r3, [r7, #32]
 8003e38:	2300      	movs	r3, #0
 8003e3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e3c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003e40:	4642      	mov	r2, r8
 8003e42:	464b      	mov	r3, r9
 8003e44:	f04f 0000 	mov.w	r0, #0
 8003e48:	f04f 0100 	mov.w	r1, #0
 8003e4c:	0159      	lsls	r1, r3, #5
 8003e4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e52:	0150      	lsls	r0, r2, #5
 8003e54:	4602      	mov	r2, r0
 8003e56:	460b      	mov	r3, r1
 8003e58:	4641      	mov	r1, r8
 8003e5a:	ebb2 0a01 	subs.w	sl, r2, r1
 8003e5e:	4649      	mov	r1, r9
 8003e60:	eb63 0b01 	sbc.w	fp, r3, r1
 8003e64:	f04f 0200 	mov.w	r2, #0
 8003e68:	f04f 0300 	mov.w	r3, #0
 8003e6c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003e70:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003e74:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003e78:	ebb2 040a 	subs.w	r4, r2, sl
 8003e7c:	eb63 050b 	sbc.w	r5, r3, fp
 8003e80:	f04f 0200 	mov.w	r2, #0
 8003e84:	f04f 0300 	mov.w	r3, #0
 8003e88:	00eb      	lsls	r3, r5, #3
 8003e8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e8e:	00e2      	lsls	r2, r4, #3
 8003e90:	4614      	mov	r4, r2
 8003e92:	461d      	mov	r5, r3
 8003e94:	4643      	mov	r3, r8
 8003e96:	18e3      	adds	r3, r4, r3
 8003e98:	603b      	str	r3, [r7, #0]
 8003e9a:	464b      	mov	r3, r9
 8003e9c:	eb45 0303 	adc.w	r3, r5, r3
 8003ea0:	607b      	str	r3, [r7, #4]
 8003ea2:	f04f 0200 	mov.w	r2, #0
 8003ea6:	f04f 0300 	mov.w	r3, #0
 8003eaa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003eae:	4629      	mov	r1, r5
 8003eb0:	028b      	lsls	r3, r1, #10
 8003eb2:	4621      	mov	r1, r4
 8003eb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003eb8:	4621      	mov	r1, r4
 8003eba:	028a      	lsls	r2, r1, #10
 8003ebc:	4610      	mov	r0, r2
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	61bb      	str	r3, [r7, #24]
 8003ec6:	61fa      	str	r2, [r7, #28]
 8003ec8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ecc:	f7fc f97c 	bl	80001c8 <__aeabi_uldivmod>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x200>)
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	0c1b      	lsrs	r3, r3, #16
 8003ede:	f003 0303 	and.w	r3, r3, #3
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	005b      	lsls	r3, r3, #1
 8003ee6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003ee8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003eea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ef2:	e002      	b.n	8003efa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ef4:	4b05      	ldr	r3, [pc, #20]	@ (8003f0c <HAL_RCC_GetSysClockFreq+0x204>)
 8003ef6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ef8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003efa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3750      	adds	r7, #80	@ 0x50
 8003f00:	46bd      	mov	sp, r7
 8003f02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f06:	bf00      	nop
 8003f08:	40023800 	.word	0x40023800
 8003f0c:	00f42400 	.word	0x00f42400
 8003f10:	007a1200 	.word	0x007a1200

08003f14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f18:	4b03      	ldr	r3, [pc, #12]	@ (8003f28 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
 8003f26:	bf00      	nop
 8003f28:	20000054 	.word	0x20000054

08003f2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f30:	f7ff fff0 	bl	8003f14 <HAL_RCC_GetHCLKFreq>
 8003f34:	4602      	mov	r2, r0
 8003f36:	4b05      	ldr	r3, [pc, #20]	@ (8003f4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	0a9b      	lsrs	r3, r3, #10
 8003f3c:	f003 0307 	and.w	r3, r3, #7
 8003f40:	4903      	ldr	r1, [pc, #12]	@ (8003f50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f42:	5ccb      	ldrb	r3, [r1, r3]
 8003f44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	40023800 	.word	0x40023800
 8003f50:	08006378 	.word	0x08006378

08003f54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f58:	f7ff ffdc 	bl	8003f14 <HAL_RCC_GetHCLKFreq>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	4b05      	ldr	r3, [pc, #20]	@ (8003f74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	0b5b      	lsrs	r3, r3, #13
 8003f64:	f003 0307 	and.w	r3, r3, #7
 8003f68:	4903      	ldr	r1, [pc, #12]	@ (8003f78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f6a:	5ccb      	ldrb	r3, [r1, r3]
 8003f6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	bd80      	pop	{r7, pc}
 8003f74:	40023800 	.word	0x40023800
 8003f78:	08006378 	.word	0x08006378

08003f7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e041      	b.n	8004012 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d106      	bne.n	8003fa8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7fe fbf4 	bl	8002790 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2202      	movs	r2, #2
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3304      	adds	r3, #4
 8003fb8:	4619      	mov	r1, r3
 8003fba:	4610      	mov	r0, r2
 8003fbc:	f000 fc4c 	bl	8004858 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3708      	adds	r7, #8
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
	...

0800401c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800401c:	b480      	push	{r7}
 800401e:	b085      	sub	sp, #20
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800402a:	b2db      	uxtb	r3, r3
 800402c:	2b01      	cmp	r3, #1
 800402e:	d001      	beq.n	8004034 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e04e      	b.n	80040d2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2202      	movs	r2, #2
 8004038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68da      	ldr	r2, [r3, #12]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f042 0201 	orr.w	r2, r2, #1
 800404a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a23      	ldr	r2, [pc, #140]	@ (80040e0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d022      	beq.n	800409c <HAL_TIM_Base_Start_IT+0x80>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800405e:	d01d      	beq.n	800409c <HAL_TIM_Base_Start_IT+0x80>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a1f      	ldr	r2, [pc, #124]	@ (80040e4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d018      	beq.n	800409c <HAL_TIM_Base_Start_IT+0x80>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a1e      	ldr	r2, [pc, #120]	@ (80040e8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d013      	beq.n	800409c <HAL_TIM_Base_Start_IT+0x80>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a1c      	ldr	r2, [pc, #112]	@ (80040ec <HAL_TIM_Base_Start_IT+0xd0>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d00e      	beq.n	800409c <HAL_TIM_Base_Start_IT+0x80>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a1b      	ldr	r2, [pc, #108]	@ (80040f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d009      	beq.n	800409c <HAL_TIM_Base_Start_IT+0x80>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a19      	ldr	r2, [pc, #100]	@ (80040f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d004      	beq.n	800409c <HAL_TIM_Base_Start_IT+0x80>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a18      	ldr	r2, [pc, #96]	@ (80040f8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d111      	bne.n	80040c0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	f003 0307 	and.w	r3, r3, #7
 80040a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2b06      	cmp	r3, #6
 80040ac:	d010      	beq.n	80040d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f042 0201 	orr.w	r2, r2, #1
 80040bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040be:	e007      	b.n	80040d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f042 0201 	orr.w	r2, r2, #1
 80040ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3714      	adds	r7, #20
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	40010000 	.word	0x40010000
 80040e4:	40000400 	.word	0x40000400
 80040e8:	40000800 	.word	0x40000800
 80040ec:	40000c00 	.word	0x40000c00
 80040f0:	40010400 	.word	0x40010400
 80040f4:	40014000 	.word	0x40014000
 80040f8:	40001800 	.word	0x40001800

080040fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d101      	bne.n	800410e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e041      	b.n	8004192 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004114:	b2db      	uxtb	r3, r3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d106      	bne.n	8004128 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f7fe fae0 	bl	80026e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2202      	movs	r2, #2
 800412c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	3304      	adds	r3, #4
 8004138:	4619      	mov	r1, r3
 800413a:	4610      	mov	r0, r2
 800413c:	f000 fb8c 	bl	8004858 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3708      	adds	r7, #8
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
	...

0800419c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d109      	bne.n	80041c0 <HAL_TIM_PWM_Start+0x24>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	bf14      	ite	ne
 80041b8:	2301      	movne	r3, #1
 80041ba:	2300      	moveq	r3, #0
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	e022      	b.n	8004206 <HAL_TIM_PWM_Start+0x6a>
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	2b04      	cmp	r3, #4
 80041c4:	d109      	bne.n	80041da <HAL_TIM_PWM_Start+0x3e>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	bf14      	ite	ne
 80041d2:	2301      	movne	r3, #1
 80041d4:	2300      	moveq	r3, #0
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	e015      	b.n	8004206 <HAL_TIM_PWM_Start+0x6a>
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	2b08      	cmp	r3, #8
 80041de:	d109      	bne.n	80041f4 <HAL_TIM_PWM_Start+0x58>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	bf14      	ite	ne
 80041ec:	2301      	movne	r3, #1
 80041ee:	2300      	moveq	r3, #0
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	e008      	b.n	8004206 <HAL_TIM_PWM_Start+0x6a>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	bf14      	ite	ne
 8004200:	2301      	movne	r3, #1
 8004202:	2300      	moveq	r3, #0
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d001      	beq.n	800420e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e07c      	b.n	8004308 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d104      	bne.n	800421e <HAL_TIM_PWM_Start+0x82>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2202      	movs	r2, #2
 8004218:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800421c:	e013      	b.n	8004246 <HAL_TIM_PWM_Start+0xaa>
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	2b04      	cmp	r3, #4
 8004222:	d104      	bne.n	800422e <HAL_TIM_PWM_Start+0x92>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2202      	movs	r2, #2
 8004228:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800422c:	e00b      	b.n	8004246 <HAL_TIM_PWM_Start+0xaa>
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	2b08      	cmp	r3, #8
 8004232:	d104      	bne.n	800423e <HAL_TIM_PWM_Start+0xa2>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2202      	movs	r2, #2
 8004238:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800423c:	e003      	b.n	8004246 <HAL_TIM_PWM_Start+0xaa>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2202      	movs	r2, #2
 8004242:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	2201      	movs	r2, #1
 800424c:	6839      	ldr	r1, [r7, #0]
 800424e:	4618      	mov	r0, r3
 8004250:	f000 fe68 	bl	8004f24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a2d      	ldr	r2, [pc, #180]	@ (8004310 <HAL_TIM_PWM_Start+0x174>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d004      	beq.n	8004268 <HAL_TIM_PWM_Start+0xcc>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a2c      	ldr	r2, [pc, #176]	@ (8004314 <HAL_TIM_PWM_Start+0x178>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d101      	bne.n	800426c <HAL_TIM_PWM_Start+0xd0>
 8004268:	2301      	movs	r3, #1
 800426a:	e000      	b.n	800426e <HAL_TIM_PWM_Start+0xd2>
 800426c:	2300      	movs	r3, #0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d007      	beq.n	8004282 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004280:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a22      	ldr	r2, [pc, #136]	@ (8004310 <HAL_TIM_PWM_Start+0x174>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d022      	beq.n	80042d2 <HAL_TIM_PWM_Start+0x136>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004294:	d01d      	beq.n	80042d2 <HAL_TIM_PWM_Start+0x136>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a1f      	ldr	r2, [pc, #124]	@ (8004318 <HAL_TIM_PWM_Start+0x17c>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d018      	beq.n	80042d2 <HAL_TIM_PWM_Start+0x136>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a1d      	ldr	r2, [pc, #116]	@ (800431c <HAL_TIM_PWM_Start+0x180>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d013      	beq.n	80042d2 <HAL_TIM_PWM_Start+0x136>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a1c      	ldr	r2, [pc, #112]	@ (8004320 <HAL_TIM_PWM_Start+0x184>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d00e      	beq.n	80042d2 <HAL_TIM_PWM_Start+0x136>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a16      	ldr	r2, [pc, #88]	@ (8004314 <HAL_TIM_PWM_Start+0x178>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d009      	beq.n	80042d2 <HAL_TIM_PWM_Start+0x136>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a18      	ldr	r2, [pc, #96]	@ (8004324 <HAL_TIM_PWM_Start+0x188>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d004      	beq.n	80042d2 <HAL_TIM_PWM_Start+0x136>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a16      	ldr	r2, [pc, #88]	@ (8004328 <HAL_TIM_PWM_Start+0x18c>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d111      	bne.n	80042f6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f003 0307 	and.w	r3, r3, #7
 80042dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2b06      	cmp	r3, #6
 80042e2:	d010      	beq.n	8004306 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f042 0201 	orr.w	r2, r2, #1
 80042f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042f4:	e007      	b.n	8004306 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f042 0201 	orr.w	r2, r2, #1
 8004304:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004306:	2300      	movs	r3, #0
}
 8004308:	4618      	mov	r0, r3
 800430a:	3710      	adds	r7, #16
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}
 8004310:	40010000 	.word	0x40010000
 8004314:	40010400 	.word	0x40010400
 8004318:	40000400 	.word	0x40000400
 800431c:	40000800 	.word	0x40000800
 8004320:	40000c00 	.word	0x40000c00
 8004324:	40014000 	.word	0x40014000
 8004328:	40001800 	.word	0x40001800

0800432c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b082      	sub	sp, #8
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2200      	movs	r2, #0
 800433c:	6839      	ldr	r1, [r7, #0]
 800433e:	4618      	mov	r0, r3
 8004340:	f000 fdf0 	bl	8004f24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a2e      	ldr	r2, [pc, #184]	@ (8004404 <HAL_TIM_PWM_Stop+0xd8>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d004      	beq.n	8004358 <HAL_TIM_PWM_Stop+0x2c>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a2d      	ldr	r2, [pc, #180]	@ (8004408 <HAL_TIM_PWM_Stop+0xdc>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d101      	bne.n	800435c <HAL_TIM_PWM_Stop+0x30>
 8004358:	2301      	movs	r3, #1
 800435a:	e000      	b.n	800435e <HAL_TIM_PWM_Stop+0x32>
 800435c:	2300      	movs	r3, #0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d017      	beq.n	8004392 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	6a1a      	ldr	r2, [r3, #32]
 8004368:	f241 1311 	movw	r3, #4369	@ 0x1111
 800436c:	4013      	ands	r3, r2
 800436e:	2b00      	cmp	r3, #0
 8004370:	d10f      	bne.n	8004392 <HAL_TIM_PWM_Stop+0x66>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	6a1a      	ldr	r2, [r3, #32]
 8004378:	f240 4344 	movw	r3, #1092	@ 0x444
 800437c:	4013      	ands	r3, r2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d107      	bne.n	8004392 <HAL_TIM_PWM_Stop+0x66>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004390:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	6a1a      	ldr	r2, [r3, #32]
 8004398:	f241 1311 	movw	r3, #4369	@ 0x1111
 800439c:	4013      	ands	r3, r2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d10f      	bne.n	80043c2 <HAL_TIM_PWM_Stop+0x96>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	6a1a      	ldr	r2, [r3, #32]
 80043a8:	f240 4344 	movw	r3, #1092	@ 0x444
 80043ac:	4013      	ands	r3, r2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d107      	bne.n	80043c2 <HAL_TIM_PWM_Stop+0x96>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f022 0201 	bic.w	r2, r2, #1
 80043c0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d104      	bne.n	80043d2 <HAL_TIM_PWM_Stop+0xa6>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043d0:	e013      	b.n	80043fa <HAL_TIM_PWM_Stop+0xce>
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	2b04      	cmp	r3, #4
 80043d6:	d104      	bne.n	80043e2 <HAL_TIM_PWM_Stop+0xb6>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043e0:	e00b      	b.n	80043fa <HAL_TIM_PWM_Stop+0xce>
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	2b08      	cmp	r3, #8
 80043e6:	d104      	bne.n	80043f2 <HAL_TIM_PWM_Stop+0xc6>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043f0:	e003      	b.n	80043fa <HAL_TIM_PWM_Stop+0xce>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 80043fa:	2300      	movs	r3, #0
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3708      	adds	r7, #8
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	40010000 	.word	0x40010000
 8004408:	40010400 	.word	0x40010400

0800440c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	f003 0302 	and.w	r3, r3, #2
 800442a:	2b00      	cmp	r3, #0
 800442c:	d020      	beq.n	8004470 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d01b      	beq.n	8004470 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f06f 0202 	mvn.w	r2, #2
 8004440:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2201      	movs	r2, #1
 8004446:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	699b      	ldr	r3, [r3, #24]
 800444e:	f003 0303 	and.w	r3, r3, #3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d003      	beq.n	800445e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 f9e0 	bl	800481c <HAL_TIM_IC_CaptureCallback>
 800445c:	e005      	b.n	800446a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 f9d2 	bl	8004808 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f000 f9e3 	bl	8004830 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	f003 0304 	and.w	r3, r3, #4
 8004476:	2b00      	cmp	r3, #0
 8004478:	d020      	beq.n	80044bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f003 0304 	and.w	r3, r3, #4
 8004480:	2b00      	cmp	r3, #0
 8004482:	d01b      	beq.n	80044bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f06f 0204 	mvn.w	r2, #4
 800448c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2202      	movs	r2, #2
 8004492:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	699b      	ldr	r3, [r3, #24]
 800449a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d003      	beq.n	80044aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 f9ba 	bl	800481c <HAL_TIM_IC_CaptureCallback>
 80044a8:	e005      	b.n	80044b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 f9ac 	bl	8004808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f000 f9bd 	bl	8004830 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	f003 0308 	and.w	r3, r3, #8
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d020      	beq.n	8004508 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f003 0308 	and.w	r3, r3, #8
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d01b      	beq.n	8004508 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f06f 0208 	mvn.w	r2, #8
 80044d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2204      	movs	r2, #4
 80044de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	69db      	ldr	r3, [r3, #28]
 80044e6:	f003 0303 	and.w	r3, r3, #3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d003      	beq.n	80044f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f000 f994 	bl	800481c <HAL_TIM_IC_CaptureCallback>
 80044f4:	e005      	b.n	8004502 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 f986 	bl	8004808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f000 f997 	bl	8004830 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	f003 0310 	and.w	r3, r3, #16
 800450e:	2b00      	cmp	r3, #0
 8004510:	d020      	beq.n	8004554 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f003 0310 	and.w	r3, r3, #16
 8004518:	2b00      	cmp	r3, #0
 800451a:	d01b      	beq.n	8004554 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f06f 0210 	mvn.w	r2, #16
 8004524:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2208      	movs	r2, #8
 800452a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	69db      	ldr	r3, [r3, #28]
 8004532:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004536:	2b00      	cmp	r3, #0
 8004538:	d003      	beq.n	8004542 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 f96e 	bl	800481c <HAL_TIM_IC_CaptureCallback>
 8004540:	e005      	b.n	800454e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 f960 	bl	8004808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f000 f971 	bl	8004830 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	f003 0301 	and.w	r3, r3, #1
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00c      	beq.n	8004578 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	2b00      	cmp	r3, #0
 8004566:	d007      	beq.n	8004578 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f06f 0201 	mvn.w	r2, #1
 8004570:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 f93e 	bl	80047f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00c      	beq.n	800459c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004588:	2b00      	cmp	r3, #0
 800458a:	d007      	beq.n	800459c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 fdc2 	bl	8005120 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00c      	beq.n	80045c0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d007      	beq.n	80045c0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80045b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f000 f942 	bl	8004844 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	f003 0320 	and.w	r3, r3, #32
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d00c      	beq.n	80045e4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f003 0320 	and.w	r3, r3, #32
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d007      	beq.n	80045e4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f06f 0220 	mvn.w	r2, #32
 80045dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 fd94 	bl	800510c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045e4:	bf00      	nop
 80045e6:	3710      	adds	r7, #16
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b086      	sub	sp, #24
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045f8:	2300      	movs	r3, #0
 80045fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004602:	2b01      	cmp	r3, #1
 8004604:	d101      	bne.n	800460a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004606:	2302      	movs	r3, #2
 8004608:	e0ae      	b.n	8004768 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2201      	movs	r2, #1
 800460e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2b0c      	cmp	r3, #12
 8004616:	f200 809f 	bhi.w	8004758 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800461a:	a201      	add	r2, pc, #4	@ (adr r2, 8004620 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800461c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004620:	08004655 	.word	0x08004655
 8004624:	08004759 	.word	0x08004759
 8004628:	08004759 	.word	0x08004759
 800462c:	08004759 	.word	0x08004759
 8004630:	08004695 	.word	0x08004695
 8004634:	08004759 	.word	0x08004759
 8004638:	08004759 	.word	0x08004759
 800463c:	08004759 	.word	0x08004759
 8004640:	080046d7 	.word	0x080046d7
 8004644:	08004759 	.word	0x08004759
 8004648:	08004759 	.word	0x08004759
 800464c:	08004759 	.word	0x08004759
 8004650:	08004717 	.word	0x08004717
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68b9      	ldr	r1, [r7, #8]
 800465a:	4618      	mov	r0, r3
 800465c:	f000 f9a2 	bl	80049a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	699a      	ldr	r2, [r3, #24]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f042 0208 	orr.w	r2, r2, #8
 800466e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	699a      	ldr	r2, [r3, #24]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f022 0204 	bic.w	r2, r2, #4
 800467e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	6999      	ldr	r1, [r3, #24]
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	691a      	ldr	r2, [r3, #16]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	430a      	orrs	r2, r1
 8004690:	619a      	str	r2, [r3, #24]
      break;
 8004692:	e064      	b.n	800475e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68b9      	ldr	r1, [r7, #8]
 800469a:	4618      	mov	r0, r3
 800469c:	f000 f9f2 	bl	8004a84 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	699a      	ldr	r2, [r3, #24]
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	699a      	ldr	r2, [r3, #24]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	6999      	ldr	r1, [r3, #24]
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	021a      	lsls	r2, r3, #8
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	430a      	orrs	r2, r1
 80046d2:	619a      	str	r2, [r3, #24]
      break;
 80046d4:	e043      	b.n	800475e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68b9      	ldr	r1, [r7, #8]
 80046dc:	4618      	mov	r0, r3
 80046de:	f000 fa47 	bl	8004b70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	69da      	ldr	r2, [r3, #28]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f042 0208 	orr.w	r2, r2, #8
 80046f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	69da      	ldr	r2, [r3, #28]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f022 0204 	bic.w	r2, r2, #4
 8004700:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	69d9      	ldr	r1, [r3, #28]
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	691a      	ldr	r2, [r3, #16]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	430a      	orrs	r2, r1
 8004712:	61da      	str	r2, [r3, #28]
      break;
 8004714:	e023      	b.n	800475e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	68b9      	ldr	r1, [r7, #8]
 800471c:	4618      	mov	r0, r3
 800471e:	f000 fa9b 	bl	8004c58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	69da      	ldr	r2, [r3, #28]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004730:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	69da      	ldr	r2, [r3, #28]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004740:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	69d9      	ldr	r1, [r3, #28]
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	021a      	lsls	r2, r3, #8
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	430a      	orrs	r2, r1
 8004754:	61da      	str	r2, [r3, #28]
      break;
 8004756:	e002      	b.n	800475e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	75fb      	strb	r3, [r7, #23]
      break;
 800475c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004766:	7dfb      	ldrb	r3, [r7, #23]
}
 8004768:	4618      	mov	r0, r3
 800476a:	3718      	adds	r7, #24
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}

08004770 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b082      	sub	sp, #8
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004780:	2b01      	cmp	r3, #1
 8004782:	d101      	bne.n	8004788 <HAL_TIM_SlaveConfigSynchro+0x18>
 8004784:	2302      	movs	r3, #2
 8004786:	e031      	b.n	80047ec <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2202      	movs	r2, #2
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004798:	6839      	ldr	r1, [r7, #0]
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f000 fab2 	bl	8004d04 <TIM_SlaveTimer_SetConfig>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d009      	beq.n	80047ba <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2201      	movs	r2, #1
 80047aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e018      	b.n	80047ec <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	68da      	ldr	r2, [r3, #12]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047c8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	68da      	ldr	r2, [r3, #12]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80047d8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2201      	movs	r2, #1
 80047de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3708      	adds	r7, #8
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80047fc:	bf00      	nop
 80047fe:	370c      	adds	r7, #12
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr

08004808 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004810:	bf00      	nop
 8004812:	370c      	adds	r7, #12
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr

0800481c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004824:	bf00      	nop
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr

08004830 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004838:	bf00      	nop
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004844:	b480      	push	{r7}
 8004846:	b083      	sub	sp, #12
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800484c:	bf00      	nop
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr

08004858 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004858:	b480      	push	{r7}
 800485a:	b085      	sub	sp, #20
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	4a43      	ldr	r2, [pc, #268]	@ (8004978 <TIM_Base_SetConfig+0x120>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d013      	beq.n	8004898 <TIM_Base_SetConfig+0x40>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004876:	d00f      	beq.n	8004898 <TIM_Base_SetConfig+0x40>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a40      	ldr	r2, [pc, #256]	@ (800497c <TIM_Base_SetConfig+0x124>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d00b      	beq.n	8004898 <TIM_Base_SetConfig+0x40>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a3f      	ldr	r2, [pc, #252]	@ (8004980 <TIM_Base_SetConfig+0x128>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d007      	beq.n	8004898 <TIM_Base_SetConfig+0x40>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	4a3e      	ldr	r2, [pc, #248]	@ (8004984 <TIM_Base_SetConfig+0x12c>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d003      	beq.n	8004898 <TIM_Base_SetConfig+0x40>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a3d      	ldr	r2, [pc, #244]	@ (8004988 <TIM_Base_SetConfig+0x130>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d108      	bne.n	80048aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800489e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	68fa      	ldr	r2, [r7, #12]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a32      	ldr	r2, [pc, #200]	@ (8004978 <TIM_Base_SetConfig+0x120>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d02b      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048b8:	d027      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a2f      	ldr	r2, [pc, #188]	@ (800497c <TIM_Base_SetConfig+0x124>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d023      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a2e      	ldr	r2, [pc, #184]	@ (8004980 <TIM_Base_SetConfig+0x128>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d01f      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a2d      	ldr	r2, [pc, #180]	@ (8004984 <TIM_Base_SetConfig+0x12c>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d01b      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a2c      	ldr	r2, [pc, #176]	@ (8004988 <TIM_Base_SetConfig+0x130>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d017      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a2b      	ldr	r2, [pc, #172]	@ (800498c <TIM_Base_SetConfig+0x134>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d013      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a2a      	ldr	r2, [pc, #168]	@ (8004990 <TIM_Base_SetConfig+0x138>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d00f      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a29      	ldr	r2, [pc, #164]	@ (8004994 <TIM_Base_SetConfig+0x13c>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d00b      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a28      	ldr	r2, [pc, #160]	@ (8004998 <TIM_Base_SetConfig+0x140>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d007      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4a27      	ldr	r2, [pc, #156]	@ (800499c <TIM_Base_SetConfig+0x144>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d003      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a26      	ldr	r2, [pc, #152]	@ (80049a0 <TIM_Base_SetConfig+0x148>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d108      	bne.n	800491c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004910:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	68db      	ldr	r3, [r3, #12]
 8004916:	68fa      	ldr	r2, [r7, #12]
 8004918:	4313      	orrs	r3, r2
 800491a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	695b      	ldr	r3, [r3, #20]
 8004926:	4313      	orrs	r3, r2
 8004928:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	689a      	ldr	r2, [r3, #8]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a0e      	ldr	r2, [pc, #56]	@ (8004978 <TIM_Base_SetConfig+0x120>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d003      	beq.n	800494a <TIM_Base_SetConfig+0xf2>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	4a10      	ldr	r2, [pc, #64]	@ (8004988 <TIM_Base_SetConfig+0x130>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d103      	bne.n	8004952 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	691a      	ldr	r2, [r3, #16]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f043 0204 	orr.w	r2, r3, #4
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2201      	movs	r2, #1
 8004962:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	68fa      	ldr	r2, [r7, #12]
 8004968:	601a      	str	r2, [r3, #0]
}
 800496a:	bf00      	nop
 800496c:	3714      	adds	r7, #20
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	40010000 	.word	0x40010000
 800497c:	40000400 	.word	0x40000400
 8004980:	40000800 	.word	0x40000800
 8004984:	40000c00 	.word	0x40000c00
 8004988:	40010400 	.word	0x40010400
 800498c:	40014000 	.word	0x40014000
 8004990:	40014400 	.word	0x40014400
 8004994:	40014800 	.word	0x40014800
 8004998:	40001800 	.word	0x40001800
 800499c:	40001c00 	.word	0x40001c00
 80049a0:	40002000 	.word	0x40002000

080049a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b087      	sub	sp, #28
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a1b      	ldr	r3, [r3, #32]
 80049b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a1b      	ldr	r3, [r3, #32]
 80049b8:	f023 0201 	bic.w	r2, r3, #1
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	699b      	ldr	r3, [r3, #24]
 80049ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f023 0303 	bic.w	r3, r3, #3
 80049da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	68fa      	ldr	r2, [r7, #12]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	f023 0302 	bic.w	r3, r3, #2
 80049ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	697a      	ldr	r2, [r7, #20]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	4a20      	ldr	r2, [pc, #128]	@ (8004a7c <TIM_OC1_SetConfig+0xd8>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d003      	beq.n	8004a08 <TIM_OC1_SetConfig+0x64>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4a1f      	ldr	r2, [pc, #124]	@ (8004a80 <TIM_OC1_SetConfig+0xdc>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d10c      	bne.n	8004a22 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	f023 0308 	bic.w	r3, r3, #8
 8004a0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	697a      	ldr	r2, [r7, #20]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	f023 0304 	bic.w	r3, r3, #4
 8004a20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a15      	ldr	r2, [pc, #84]	@ (8004a7c <TIM_OC1_SetConfig+0xd8>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d003      	beq.n	8004a32 <TIM_OC1_SetConfig+0x8e>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a14      	ldr	r2, [pc, #80]	@ (8004a80 <TIM_OC1_SetConfig+0xdc>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d111      	bne.n	8004a56 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	695b      	ldr	r3, [r3, #20]
 8004a46:	693a      	ldr	r2, [r7, #16]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	4313      	orrs	r3, r2
 8004a54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	685a      	ldr	r2, [r3, #4]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	697a      	ldr	r2, [r7, #20]
 8004a6e:	621a      	str	r2, [r3, #32]
}
 8004a70:	bf00      	nop
 8004a72:	371c      	adds	r7, #28
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr
 8004a7c:	40010000 	.word	0x40010000
 8004a80:	40010400 	.word	0x40010400

08004a84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b087      	sub	sp, #28
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6a1b      	ldr	r3, [r3, #32]
 8004a92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6a1b      	ldr	r3, [r3, #32]
 8004a98:	f023 0210 	bic.w	r2, r3, #16
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	699b      	ldr	r3, [r3, #24]
 8004aaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ab2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004aba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	021b      	lsls	r3, r3, #8
 8004ac2:	68fa      	ldr	r2, [r7, #12]
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	f023 0320 	bic.w	r3, r3, #32
 8004ace:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	011b      	lsls	r3, r3, #4
 8004ad6:	697a      	ldr	r2, [r7, #20]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	4a22      	ldr	r2, [pc, #136]	@ (8004b68 <TIM_OC2_SetConfig+0xe4>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d003      	beq.n	8004aec <TIM_OC2_SetConfig+0x68>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a21      	ldr	r2, [pc, #132]	@ (8004b6c <TIM_OC2_SetConfig+0xe8>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d10d      	bne.n	8004b08 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004af2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	011b      	lsls	r3, r3, #4
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b06:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a17      	ldr	r2, [pc, #92]	@ (8004b68 <TIM_OC2_SetConfig+0xe4>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d003      	beq.n	8004b18 <TIM_OC2_SetConfig+0x94>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a16      	ldr	r2, [pc, #88]	@ (8004b6c <TIM_OC2_SetConfig+0xe8>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d113      	bne.n	8004b40 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	695b      	ldr	r3, [r3, #20]
 8004b2c:	009b      	lsls	r3, r3, #2
 8004b2e:	693a      	ldr	r2, [r7, #16]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	699b      	ldr	r3, [r3, #24]
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	693a      	ldr	r2, [r7, #16]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	693a      	ldr	r2, [r7, #16]
 8004b44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	68fa      	ldr	r2, [r7, #12]
 8004b4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	685a      	ldr	r2, [r3, #4]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	697a      	ldr	r2, [r7, #20]
 8004b58:	621a      	str	r2, [r3, #32]
}
 8004b5a:	bf00      	nop
 8004b5c:	371c      	adds	r7, #28
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	40010000 	.word	0x40010000
 8004b6c:	40010400 	.word	0x40010400

08004b70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b087      	sub	sp, #28
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a1b      	ldr	r3, [r3, #32]
 8004b7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a1b      	ldr	r3, [r3, #32]
 8004b84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	69db      	ldr	r3, [r3, #28]
 8004b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f023 0303 	bic.w	r3, r3, #3
 8004ba6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	68fa      	ldr	r2, [r7, #12]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004bb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	021b      	lsls	r3, r3, #8
 8004bc0:	697a      	ldr	r2, [r7, #20]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a21      	ldr	r2, [pc, #132]	@ (8004c50 <TIM_OC3_SetConfig+0xe0>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d003      	beq.n	8004bd6 <TIM_OC3_SetConfig+0x66>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a20      	ldr	r2, [pc, #128]	@ (8004c54 <TIM_OC3_SetConfig+0xe4>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d10d      	bne.n	8004bf2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	021b      	lsls	r3, r3, #8
 8004be4:	697a      	ldr	r2, [r7, #20]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004bf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a16      	ldr	r2, [pc, #88]	@ (8004c50 <TIM_OC3_SetConfig+0xe0>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d003      	beq.n	8004c02 <TIM_OC3_SetConfig+0x92>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a15      	ldr	r2, [pc, #84]	@ (8004c54 <TIM_OC3_SetConfig+0xe4>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d113      	bne.n	8004c2a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	695b      	ldr	r3, [r3, #20]
 8004c16:	011b      	lsls	r3, r3, #4
 8004c18:	693a      	ldr	r2, [r7, #16]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	011b      	lsls	r3, r3, #4
 8004c24:	693a      	ldr	r2, [r7, #16]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	693a      	ldr	r2, [r7, #16]
 8004c2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	685a      	ldr	r2, [r3, #4]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	621a      	str	r2, [r3, #32]
}
 8004c44:	bf00      	nop
 8004c46:	371c      	adds	r7, #28
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr
 8004c50:	40010000 	.word	0x40010000
 8004c54:	40010400 	.word	0x40010400

08004c58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b087      	sub	sp, #28
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a1b      	ldr	r3, [r3, #32]
 8004c66:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6a1b      	ldr	r3, [r3, #32]
 8004c6c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	69db      	ldr	r3, [r3, #28]
 8004c7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	021b      	lsls	r3, r3, #8
 8004c96:	68fa      	ldr	r2, [r7, #12]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ca2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	031b      	lsls	r3, r3, #12
 8004caa:	693a      	ldr	r2, [r7, #16]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	4a12      	ldr	r2, [pc, #72]	@ (8004cfc <TIM_OC4_SetConfig+0xa4>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d003      	beq.n	8004cc0 <TIM_OC4_SetConfig+0x68>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a11      	ldr	r2, [pc, #68]	@ (8004d00 <TIM_OC4_SetConfig+0xa8>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d109      	bne.n	8004cd4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004cc6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	695b      	ldr	r3, [r3, #20]
 8004ccc:	019b      	lsls	r3, r3, #6
 8004cce:	697a      	ldr	r2, [r7, #20]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	697a      	ldr	r2, [r7, #20]
 8004cd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	68fa      	ldr	r2, [r7, #12]
 8004cde:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	685a      	ldr	r2, [r3, #4]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	693a      	ldr	r2, [r7, #16]
 8004cec:	621a      	str	r2, [r3, #32]
}
 8004cee:	bf00      	nop
 8004cf0:	371c      	adds	r7, #28
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr
 8004cfa:	bf00      	nop
 8004cfc:	40010000 	.word	0x40010000
 8004d00:	40010400 	.word	0x40010400

08004d04 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b086      	sub	sp, #24
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d20:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	693a      	ldr	r2, [r7, #16]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	f023 0307 	bic.w	r3, r3, #7
 8004d32:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	693a      	ldr	r2, [r7, #16]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	693a      	ldr	r2, [r7, #16]
 8004d44:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	2b70      	cmp	r3, #112	@ 0x70
 8004d4c:	d01a      	beq.n	8004d84 <TIM_SlaveTimer_SetConfig+0x80>
 8004d4e:	2b70      	cmp	r3, #112	@ 0x70
 8004d50:	d860      	bhi.n	8004e14 <TIM_SlaveTimer_SetConfig+0x110>
 8004d52:	2b60      	cmp	r3, #96	@ 0x60
 8004d54:	d054      	beq.n	8004e00 <TIM_SlaveTimer_SetConfig+0xfc>
 8004d56:	2b60      	cmp	r3, #96	@ 0x60
 8004d58:	d85c      	bhi.n	8004e14 <TIM_SlaveTimer_SetConfig+0x110>
 8004d5a:	2b50      	cmp	r3, #80	@ 0x50
 8004d5c:	d046      	beq.n	8004dec <TIM_SlaveTimer_SetConfig+0xe8>
 8004d5e:	2b50      	cmp	r3, #80	@ 0x50
 8004d60:	d858      	bhi.n	8004e14 <TIM_SlaveTimer_SetConfig+0x110>
 8004d62:	2b40      	cmp	r3, #64	@ 0x40
 8004d64:	d019      	beq.n	8004d9a <TIM_SlaveTimer_SetConfig+0x96>
 8004d66:	2b40      	cmp	r3, #64	@ 0x40
 8004d68:	d854      	bhi.n	8004e14 <TIM_SlaveTimer_SetConfig+0x110>
 8004d6a:	2b30      	cmp	r3, #48	@ 0x30
 8004d6c:	d055      	beq.n	8004e1a <TIM_SlaveTimer_SetConfig+0x116>
 8004d6e:	2b30      	cmp	r3, #48	@ 0x30
 8004d70:	d850      	bhi.n	8004e14 <TIM_SlaveTimer_SetConfig+0x110>
 8004d72:	2b20      	cmp	r3, #32
 8004d74:	d051      	beq.n	8004e1a <TIM_SlaveTimer_SetConfig+0x116>
 8004d76:	2b20      	cmp	r3, #32
 8004d78:	d84c      	bhi.n	8004e14 <TIM_SlaveTimer_SetConfig+0x110>
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d04d      	beq.n	8004e1a <TIM_SlaveTimer_SetConfig+0x116>
 8004d7e:	2b10      	cmp	r3, #16
 8004d80:	d04b      	beq.n	8004e1a <TIM_SlaveTimer_SetConfig+0x116>
 8004d82:	e047      	b.n	8004e14 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8004d94:	f000 f8a6 	bl	8004ee4 <TIM_ETR_SetConfig>
      break;
 8004d98:	e040      	b.n	8004e1c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	2b05      	cmp	r3, #5
 8004da0:	d101      	bne.n	8004da6 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e03b      	b.n	8004e1e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	6a1b      	ldr	r3, [r3, #32]
 8004dac:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	6a1a      	ldr	r2, [r3, #32]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f022 0201 	bic.w	r2, r2, #1
 8004dbc:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	699b      	ldr	r3, [r3, #24]
 8004dc4:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dcc:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	691b      	ldr	r3, [r3, #16]
 8004dd2:	011b      	lsls	r3, r3, #4
 8004dd4:	68ba      	ldr	r2, [r7, #8]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	68ba      	ldr	r2, [r7, #8]
 8004de0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	68fa      	ldr	r2, [r7, #12]
 8004de8:	621a      	str	r2, [r3, #32]
      break;
 8004dea:	e017      	b.n	8004e1c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004df8:	461a      	mov	r2, r3
 8004dfa:	f000 f814 	bl	8004e26 <TIM_TI1_ConfigInputStage>
      break;
 8004dfe:	e00d      	b.n	8004e1c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	f000 f839 	bl	8004e84 <TIM_TI2_ConfigInputStage>
      break;
 8004e12:	e003      	b.n	8004e1c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	75fb      	strb	r3, [r7, #23]
      break;
 8004e18:	e000      	b.n	8004e1c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8004e1a:	bf00      	nop
  }

  return status;
 8004e1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3718      	adds	r7, #24
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}

08004e26 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e26:	b480      	push	{r7}
 8004e28:	b087      	sub	sp, #28
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	60f8      	str	r0, [r7, #12]
 8004e2e:	60b9      	str	r1, [r7, #8]
 8004e30:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6a1b      	ldr	r3, [r3, #32]
 8004e36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6a1b      	ldr	r3, [r3, #32]
 8004e3c:	f023 0201 	bic.w	r2, r3, #1
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	699b      	ldr	r3, [r3, #24]
 8004e48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	011b      	lsls	r3, r3, #4
 8004e56:	693a      	ldr	r2, [r7, #16]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	f023 030a 	bic.w	r3, r3, #10
 8004e62:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e64:	697a      	ldr	r2, [r7, #20]
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	693a      	ldr	r2, [r7, #16]
 8004e70:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	697a      	ldr	r2, [r7, #20]
 8004e76:	621a      	str	r2, [r3, #32]
}
 8004e78:	bf00      	nop
 8004e7a:	371c      	adds	r7, #28
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b087      	sub	sp, #28
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	60f8      	str	r0, [r7, #12]
 8004e8c:	60b9      	str	r1, [r7, #8]
 8004e8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6a1b      	ldr	r3, [r3, #32]
 8004e94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6a1b      	ldr	r3, [r3, #32]
 8004e9a:	f023 0210 	bic.w	r2, r3, #16
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	699b      	ldr	r3, [r3, #24]
 8004ea6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004eae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	031b      	lsls	r3, r3, #12
 8004eb4:	693a      	ldr	r2, [r7, #16]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ec0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	011b      	lsls	r3, r3, #4
 8004ec6:	697a      	ldr	r2, [r7, #20]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	697a      	ldr	r2, [r7, #20]
 8004ed6:	621a      	str	r2, [r3, #32]
}
 8004ed8:	bf00      	nop
 8004eda:	371c      	adds	r7, #28
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b087      	sub	sp, #28
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	607a      	str	r2, [r7, #4]
 8004ef0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004efe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	021a      	lsls	r2, r3, #8
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	431a      	orrs	r2, r3
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	697a      	ldr	r2, [r7, #20]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	697a      	ldr	r2, [r7, #20]
 8004f16:	609a      	str	r2, [r3, #8]
}
 8004f18:	bf00      	nop
 8004f1a:	371c      	adds	r7, #28
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b087      	sub	sp, #28
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60f8      	str	r0, [r7, #12]
 8004f2c:	60b9      	str	r1, [r7, #8]
 8004f2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	f003 031f 	and.w	r3, r3, #31
 8004f36:	2201      	movs	r2, #1
 8004f38:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	6a1a      	ldr	r2, [r3, #32]
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	43db      	mvns	r3, r3
 8004f46:	401a      	ands	r2, r3
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6a1a      	ldr	r2, [r3, #32]
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	f003 031f 	and.w	r3, r3, #31
 8004f56:	6879      	ldr	r1, [r7, #4]
 8004f58:	fa01 f303 	lsl.w	r3, r1, r3
 8004f5c:	431a      	orrs	r2, r3
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	621a      	str	r2, [r3, #32]
}
 8004f62:	bf00      	nop
 8004f64:	371c      	adds	r7, #28
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr
	...

08004f70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b085      	sub	sp, #20
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d101      	bne.n	8004f88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f84:	2302      	movs	r3, #2
 8004f86:	e05a      	b.n	800503e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2202      	movs	r2, #2
 8004f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	68fa      	ldr	r2, [r7, #12]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	68fa      	ldr	r2, [r7, #12]
 8004fc0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a21      	ldr	r2, [pc, #132]	@ (800504c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d022      	beq.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fd4:	d01d      	beq.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a1d      	ldr	r2, [pc, #116]	@ (8005050 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d018      	beq.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a1b      	ldr	r2, [pc, #108]	@ (8005054 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d013      	beq.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a1a      	ldr	r2, [pc, #104]	@ (8005058 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d00e      	beq.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a18      	ldr	r2, [pc, #96]	@ (800505c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d009      	beq.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4a17      	ldr	r2, [pc, #92]	@ (8005060 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d004      	beq.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a15      	ldr	r2, [pc, #84]	@ (8005064 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d10c      	bne.n	800502c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005018:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	68ba      	ldr	r2, [r7, #8]
 8005020:	4313      	orrs	r3, r2
 8005022:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68ba      	ldr	r2, [r7, #8]
 800502a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800503c:	2300      	movs	r3, #0
}
 800503e:	4618      	mov	r0, r3
 8005040:	3714      	adds	r7, #20
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	40010000 	.word	0x40010000
 8005050:	40000400 	.word	0x40000400
 8005054:	40000800 	.word	0x40000800
 8005058:	40000c00 	.word	0x40000c00
 800505c:	40010400 	.word	0x40010400
 8005060:	40014000 	.word	0x40014000
 8005064:	40001800 	.word	0x40001800

08005068 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005068:	b480      	push	{r7}
 800506a:	b085      	sub	sp, #20
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005072:	2300      	movs	r3, #0
 8005074:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800507c:	2b01      	cmp	r3, #1
 800507e:	d101      	bne.n	8005084 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005080:	2302      	movs	r3, #2
 8005082:	e03d      	b.n	8005100 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	4313      	orrs	r3, r2
 8005098:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	691b      	ldr	r3, [r3, #16]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	4313      	orrs	r3, r2
 80050de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	69db      	ldr	r3, [r3, #28]
 80050ea:	4313      	orrs	r3, r2
 80050ec:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68fa      	ldr	r2, [r7, #12]
 80050f4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3714      	adds	r7, #20
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr

0800510c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005114:	bf00      	nop
 8005116:	370c      	adds	r7, #12
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr

08005120 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005120:	b480      	push	{r7}
 8005122:	b083      	sub	sp, #12
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005128:	bf00      	nop
 800512a:	370c      	adds	r7, #12
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr

08005134 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d101      	bne.n	8005146 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e042      	b.n	80051cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800514c:	b2db      	uxtb	r3, r3
 800514e:	2b00      	cmp	r3, #0
 8005150:	d106      	bne.n	8005160 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f7fd fc40 	bl	80029e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2224      	movs	r2, #36	@ 0x24
 8005164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68da      	ldr	r2, [r3, #12]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005176:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f000 fe09 	bl	8005d90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	691a      	ldr	r2, [r3, #16]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800518c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	695a      	ldr	r2, [r3, #20]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800519c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	68da      	ldr	r2, [r3, #12]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80051ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2220      	movs	r2, #32
 80051b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2220      	movs	r2, #32
 80051c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80051ca:	2300      	movs	r3, #0
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	3708      	adds	r7, #8
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}

080051d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b08a      	sub	sp, #40	@ 0x28
 80051d8:	af02      	add	r7, sp, #8
 80051da:	60f8      	str	r0, [r7, #12]
 80051dc:	60b9      	str	r1, [r7, #8]
 80051de:	603b      	str	r3, [r7, #0]
 80051e0:	4613      	mov	r3, r2
 80051e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80051e4:	2300      	movs	r3, #0
 80051e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	2b20      	cmp	r3, #32
 80051f2:	d175      	bne.n	80052e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d002      	beq.n	8005200 <HAL_UART_Transmit+0x2c>
 80051fa:	88fb      	ldrh	r3, [r7, #6]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d101      	bne.n	8005204 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e06e      	b.n	80052e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2200      	movs	r2, #0
 8005208:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2221      	movs	r2, #33	@ 0x21
 800520e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005212:	f7fd fe55 	bl	8002ec0 <HAL_GetTick>
 8005216:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	88fa      	ldrh	r2, [r7, #6]
 800521c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	88fa      	ldrh	r2, [r7, #6]
 8005222:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800522c:	d108      	bne.n	8005240 <HAL_UART_Transmit+0x6c>
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	691b      	ldr	r3, [r3, #16]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d104      	bne.n	8005240 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005236:	2300      	movs	r3, #0
 8005238:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	61bb      	str	r3, [r7, #24]
 800523e:	e003      	b.n	8005248 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005244:	2300      	movs	r3, #0
 8005246:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005248:	e02e      	b.n	80052a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	9300      	str	r3, [sp, #0]
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	2200      	movs	r2, #0
 8005252:	2180      	movs	r1, #128	@ 0x80
 8005254:	68f8      	ldr	r0, [r7, #12]
 8005256:	f000 fb6d 	bl	8005934 <UART_WaitOnFlagUntilTimeout>
 800525a:	4603      	mov	r3, r0
 800525c:	2b00      	cmp	r3, #0
 800525e:	d005      	beq.n	800526c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2220      	movs	r2, #32
 8005264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005268:	2303      	movs	r3, #3
 800526a:	e03a      	b.n	80052e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10b      	bne.n	800528a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	881b      	ldrh	r3, [r3, #0]
 8005276:	461a      	mov	r2, r3
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005280:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005282:	69bb      	ldr	r3, [r7, #24]
 8005284:	3302      	adds	r3, #2
 8005286:	61bb      	str	r3, [r7, #24]
 8005288:	e007      	b.n	800529a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	781a      	ldrb	r2, [r3, #0]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	3301      	adds	r3, #1
 8005298:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800529e:	b29b      	uxth	r3, r3
 80052a0:	3b01      	subs	r3, #1
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d1cb      	bne.n	800524a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	9300      	str	r3, [sp, #0]
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	2200      	movs	r2, #0
 80052ba:	2140      	movs	r1, #64	@ 0x40
 80052bc:	68f8      	ldr	r0, [r7, #12]
 80052be:	f000 fb39 	bl	8005934 <UART_WaitOnFlagUntilTimeout>
 80052c2:	4603      	mov	r3, r0
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d005      	beq.n	80052d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2220      	movs	r2, #32
 80052cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e006      	b.n	80052e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2220      	movs	r2, #32
 80052d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80052dc:	2300      	movs	r3, #0
 80052de:	e000      	b.n	80052e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80052e0:	2302      	movs	r3, #2
  }
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3720      	adds	r7, #32
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}

080052ea <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b08c      	sub	sp, #48	@ 0x30
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	60f8      	str	r0, [r7, #12]
 80052f2:	60b9      	str	r1, [r7, #8]
 80052f4:	4613      	mov	r3, r2
 80052f6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	2b20      	cmp	r3, #32
 8005302:	d14a      	bne.n	800539a <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d002      	beq.n	8005310 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 800530a:	88fb      	ldrh	r3, [r7, #6]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d101      	bne.n	8005314 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e043      	b.n	800539c <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2201      	movs	r2, #1
 8005318:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8005320:	88fb      	ldrh	r3, [r7, #6]
 8005322:	461a      	mov	r2, r3
 8005324:	68b9      	ldr	r1, [r7, #8]
 8005326:	68f8      	ldr	r0, [r7, #12]
 8005328:	f000 fb5d 	bl	80059e6 <UART_Start_Receive_IT>
 800532c:	4603      	mov	r3, r0
 800532e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005332:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005336:	2b00      	cmp	r3, #0
 8005338:	d12c      	bne.n	8005394 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800533e:	2b01      	cmp	r3, #1
 8005340:	d125      	bne.n	800538e <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005342:	2300      	movs	r3, #0
 8005344:	613b      	str	r3, [r7, #16]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	613b      	str	r3, [r7, #16]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	613b      	str	r3, [r7, #16]
 8005356:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	330c      	adds	r3, #12
 800535e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	e853 3f00 	ldrex	r3, [r3]
 8005366:	617b      	str	r3, [r7, #20]
   return(result);
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	f043 0310 	orr.w	r3, r3, #16
 800536e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	330c      	adds	r3, #12
 8005376:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005378:	627a      	str	r2, [r7, #36]	@ 0x24
 800537a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537c:	6a39      	ldr	r1, [r7, #32]
 800537e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005380:	e841 2300 	strex	r3, r2, [r1]
 8005384:	61fb      	str	r3, [r7, #28]
   return(result);
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d1e5      	bne.n	8005358 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 800538c:	e002      	b.n	8005394 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8005394:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005398:	e000      	b.n	800539c <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800539a:	2302      	movs	r3, #2
  }
}
 800539c:	4618      	mov	r0, r3
 800539e:	3730      	adds	r7, #48	@ 0x30
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b0ba      	sub	sp, #232	@ 0xe8
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	695b      	ldr	r3, [r3, #20]
 80053c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80053ca:	2300      	movs	r3, #0
 80053cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80053d0:	2300      	movs	r3, #0
 80053d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80053d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053da:	f003 030f 	and.w	r3, r3, #15
 80053de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80053e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10f      	bne.n	800540a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053ee:	f003 0320 	and.w	r3, r3, #32
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d009      	beq.n	800540a <HAL_UART_IRQHandler+0x66>
 80053f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053fa:	f003 0320 	and.w	r3, r3, #32
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d003      	beq.n	800540a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 fc05 	bl	8005c12 <UART_Receive_IT>
      return;
 8005408:	e273      	b.n	80058f2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800540a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800540e:	2b00      	cmp	r3, #0
 8005410:	f000 80de 	beq.w	80055d0 <HAL_UART_IRQHandler+0x22c>
 8005414:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005418:	f003 0301 	and.w	r3, r3, #1
 800541c:	2b00      	cmp	r3, #0
 800541e:	d106      	bne.n	800542e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005420:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005424:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005428:	2b00      	cmp	r3, #0
 800542a:	f000 80d1 	beq.w	80055d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800542e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005432:	f003 0301 	and.w	r3, r3, #1
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00b      	beq.n	8005452 <HAL_UART_IRQHandler+0xae>
 800543a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800543e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005442:	2b00      	cmp	r3, #0
 8005444:	d005      	beq.n	8005452 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800544a:	f043 0201 	orr.w	r2, r3, #1
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005456:	f003 0304 	and.w	r3, r3, #4
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00b      	beq.n	8005476 <HAL_UART_IRQHandler+0xd2>
 800545e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005462:	f003 0301 	and.w	r3, r3, #1
 8005466:	2b00      	cmp	r3, #0
 8005468:	d005      	beq.n	8005476 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800546e:	f043 0202 	orr.w	r2, r3, #2
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800547a:	f003 0302 	and.w	r3, r3, #2
 800547e:	2b00      	cmp	r3, #0
 8005480:	d00b      	beq.n	800549a <HAL_UART_IRQHandler+0xf6>
 8005482:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005486:	f003 0301 	and.w	r3, r3, #1
 800548a:	2b00      	cmp	r3, #0
 800548c:	d005      	beq.n	800549a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005492:	f043 0204 	orr.w	r2, r3, #4
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800549a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800549e:	f003 0308 	and.w	r3, r3, #8
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d011      	beq.n	80054ca <HAL_UART_IRQHandler+0x126>
 80054a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054aa:	f003 0320 	and.w	r3, r3, #32
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d105      	bne.n	80054be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80054b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054b6:	f003 0301 	and.w	r3, r3, #1
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d005      	beq.n	80054ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054c2:	f043 0208 	orr.w	r2, r3, #8
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	f000 820a 	beq.w	80058e8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054d8:	f003 0320 	and.w	r3, r3, #32
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d008      	beq.n	80054f2 <HAL_UART_IRQHandler+0x14e>
 80054e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054e4:	f003 0320 	and.w	r3, r3, #32
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d002      	beq.n	80054f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f000 fb90 	bl	8005c12 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	695b      	ldr	r3, [r3, #20]
 80054f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054fc:	2b40      	cmp	r3, #64	@ 0x40
 80054fe:	bf0c      	ite	eq
 8005500:	2301      	moveq	r3, #1
 8005502:	2300      	movne	r3, #0
 8005504:	b2db      	uxtb	r3, r3
 8005506:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800550e:	f003 0308 	and.w	r3, r3, #8
 8005512:	2b00      	cmp	r3, #0
 8005514:	d103      	bne.n	800551e <HAL_UART_IRQHandler+0x17a>
 8005516:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800551a:	2b00      	cmp	r3, #0
 800551c:	d04f      	beq.n	80055be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 fa9b 	bl	8005a5a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800552e:	2b40      	cmp	r3, #64	@ 0x40
 8005530:	d141      	bne.n	80055b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	3314      	adds	r3, #20
 8005538:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800553c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005540:	e853 3f00 	ldrex	r3, [r3]
 8005544:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005548:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800554c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005550:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	3314      	adds	r3, #20
 800555a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800555e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005562:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005566:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800556a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800556e:	e841 2300 	strex	r3, r2, [r1]
 8005572:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005576:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d1d9      	bne.n	8005532 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005582:	2b00      	cmp	r3, #0
 8005584:	d013      	beq.n	80055ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800558a:	4a8a      	ldr	r2, [pc, #552]	@ (80057b4 <HAL_UART_IRQHandler+0x410>)
 800558c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005592:	4618      	mov	r0, r3
 8005594:	f7fd fe45 	bl	8003222 <HAL_DMA_Abort_IT>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d016      	beq.n	80055cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055a4:	687a      	ldr	r2, [r7, #4]
 80055a6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80055a8:	4610      	mov	r0, r2
 80055aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055ac:	e00e      	b.n	80055cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f000 f9b6 	bl	8005920 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055b4:	e00a      	b.n	80055cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 f9b2 	bl	8005920 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055bc:	e006      	b.n	80055cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 f9ae 	bl	8005920 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80055ca:	e18d      	b.n	80058e8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055cc:	bf00      	nop
    return;
 80055ce:	e18b      	b.n	80058e8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	f040 8167 	bne.w	80058a8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80055da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055de:	f003 0310 	and.w	r3, r3, #16
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	f000 8160 	beq.w	80058a8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80055e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055ec:	f003 0310 	and.w	r3, r3, #16
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	f000 8159 	beq.w	80058a8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055f6:	2300      	movs	r3, #0
 80055f8:	60bb      	str	r3, [r7, #8]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	60bb      	str	r3, [r7, #8]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	60bb      	str	r3, [r7, #8]
 800560a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	695b      	ldr	r3, [r3, #20]
 8005612:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005616:	2b40      	cmp	r3, #64	@ 0x40
 8005618:	f040 80ce 	bne.w	80057b8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005628:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800562c:	2b00      	cmp	r3, #0
 800562e:	f000 80a9 	beq.w	8005784 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005636:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800563a:	429a      	cmp	r2, r3
 800563c:	f080 80a2 	bcs.w	8005784 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005646:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800564c:	69db      	ldr	r3, [r3, #28]
 800564e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005652:	f000 8088 	beq.w	8005766 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	330c      	adds	r3, #12
 800565c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005660:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005664:	e853 3f00 	ldrex	r3, [r3]
 8005668:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800566c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005670:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005674:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	330c      	adds	r3, #12
 800567e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005682:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005686:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800568a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800568e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005692:	e841 2300 	strex	r3, r2, [r1]
 8005696:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800569a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d1d9      	bne.n	8005656 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	3314      	adds	r3, #20
 80056a8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056ac:	e853 3f00 	ldrex	r3, [r3]
 80056b0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80056b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80056b4:	f023 0301 	bic.w	r3, r3, #1
 80056b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	3314      	adds	r3, #20
 80056c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80056c6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80056ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056cc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80056ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80056d2:	e841 2300 	strex	r3, r2, [r1]
 80056d6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80056d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1e1      	bne.n	80056a2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	3314      	adds	r3, #20
 80056e4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056e8:	e853 3f00 	ldrex	r3, [r3]
 80056ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80056ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	3314      	adds	r3, #20
 80056fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005702:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005704:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005706:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005708:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800570a:	e841 2300 	strex	r3, r2, [r1]
 800570e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005710:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1e3      	bne.n	80056de <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2220      	movs	r2, #32
 800571a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	330c      	adds	r3, #12
 800572a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800572c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800572e:	e853 3f00 	ldrex	r3, [r3]
 8005732:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005734:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005736:	f023 0310 	bic.w	r3, r3, #16
 800573a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	330c      	adds	r3, #12
 8005744:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005748:	65ba      	str	r2, [r7, #88]	@ 0x58
 800574a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800574e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005750:	e841 2300 	strex	r3, r2, [r1]
 8005754:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005756:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005758:	2b00      	cmp	r3, #0
 800575a:	d1e3      	bne.n	8005724 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005760:	4618      	mov	r0, r3
 8005762:	f7fd fcee 	bl	8003142 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2202      	movs	r2, #2
 800576a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005774:	b29b      	uxth	r3, r3
 8005776:	1ad3      	subs	r3, r2, r3
 8005778:	b29b      	uxth	r3, r3
 800577a:	4619      	mov	r1, r3
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f7fc f881 	bl	8001884 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005782:	e0b3      	b.n	80058ec <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005788:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800578c:	429a      	cmp	r2, r3
 800578e:	f040 80ad 	bne.w	80058ec <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005796:	69db      	ldr	r3, [r3, #28]
 8005798:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800579c:	f040 80a6 	bne.w	80058ec <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2202      	movs	r2, #2
 80057a4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80057aa:	4619      	mov	r1, r3
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f7fc f869 	bl	8001884 <HAL_UARTEx_RxEventCallback>
      return;
 80057b2:	e09b      	b.n	80058ec <HAL_UART_IRQHandler+0x548>
 80057b4:	08005b21 	.word	0x08005b21
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	1ad3      	subs	r3, r2, r3
 80057c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057cc:	b29b      	uxth	r3, r3
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	f000 808e 	beq.w	80058f0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80057d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80057d8:	2b00      	cmp	r3, #0
 80057da:	f000 8089 	beq.w	80058f0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	330c      	adds	r3, #12
 80057e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057e8:	e853 3f00 	ldrex	r3, [r3]
 80057ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80057ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	330c      	adds	r3, #12
 80057fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005802:	647a      	str	r2, [r7, #68]	@ 0x44
 8005804:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005806:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005808:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800580a:	e841 2300 	strex	r3, r2, [r1]
 800580e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005810:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005812:	2b00      	cmp	r3, #0
 8005814:	d1e3      	bne.n	80057de <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	3314      	adds	r3, #20
 800581c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005820:	e853 3f00 	ldrex	r3, [r3]
 8005824:	623b      	str	r3, [r7, #32]
   return(result);
 8005826:	6a3b      	ldr	r3, [r7, #32]
 8005828:	f023 0301 	bic.w	r3, r3, #1
 800582c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	3314      	adds	r3, #20
 8005836:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800583a:	633a      	str	r2, [r7, #48]	@ 0x30
 800583c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005840:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005842:	e841 2300 	strex	r3, r2, [r1]
 8005846:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800584a:	2b00      	cmp	r3, #0
 800584c:	d1e3      	bne.n	8005816 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2220      	movs	r2, #32
 8005852:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	330c      	adds	r3, #12
 8005862:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	e853 3f00 	ldrex	r3, [r3]
 800586a:	60fb      	str	r3, [r7, #12]
   return(result);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f023 0310 	bic.w	r3, r3, #16
 8005872:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	330c      	adds	r3, #12
 800587c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005880:	61fa      	str	r2, [r7, #28]
 8005882:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005884:	69b9      	ldr	r1, [r7, #24]
 8005886:	69fa      	ldr	r2, [r7, #28]
 8005888:	e841 2300 	strex	r3, r2, [r1]
 800588c:	617b      	str	r3, [r7, #20]
   return(result);
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1e3      	bne.n	800585c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2202      	movs	r2, #2
 8005898:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800589a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800589e:	4619      	mov	r1, r3
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f7fb ffef 	bl	8001884 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058a6:	e023      	b.n	80058f0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80058a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d009      	beq.n	80058c8 <HAL_UART_IRQHandler+0x524>
 80058b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d003      	beq.n	80058c8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 f93e 	bl	8005b42 <UART_Transmit_IT>
    return;
 80058c6:	e014      	b.n	80058f2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80058c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00e      	beq.n	80058f2 <HAL_UART_IRQHandler+0x54e>
 80058d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d008      	beq.n	80058f2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 f97e 	bl	8005be2 <UART_EndTransmit_IT>
    return;
 80058e6:	e004      	b.n	80058f2 <HAL_UART_IRQHandler+0x54e>
    return;
 80058e8:	bf00      	nop
 80058ea:	e002      	b.n	80058f2 <HAL_UART_IRQHandler+0x54e>
      return;
 80058ec:	bf00      	nop
 80058ee:	e000      	b.n	80058f2 <HAL_UART_IRQHandler+0x54e>
      return;
 80058f0:	bf00      	nop
  }
}
 80058f2:	37e8      	adds	r7, #232	@ 0xe8
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b083      	sub	sp, #12
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005900:	bf00      	nop
 8005902:	370c      	adds	r7, #12
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr

0800590c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800590c:	b480      	push	{r7}
 800590e:	b083      	sub	sp, #12
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005914:	bf00      	nop
 8005916:	370c      	adds	r7, #12
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005920:	b480      	push	{r7}
 8005922:	b083      	sub	sp, #12
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005928:	bf00      	nop
 800592a:	370c      	adds	r7, #12
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr

08005934 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b086      	sub	sp, #24
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	603b      	str	r3, [r7, #0]
 8005940:	4613      	mov	r3, r2
 8005942:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005944:	e03b      	b.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005946:	6a3b      	ldr	r3, [r7, #32]
 8005948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800594c:	d037      	beq.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800594e:	f7fd fab7 	bl	8002ec0 <HAL_GetTick>
 8005952:	4602      	mov	r2, r0
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	1ad3      	subs	r3, r2, r3
 8005958:	6a3a      	ldr	r2, [r7, #32]
 800595a:	429a      	cmp	r2, r3
 800595c:	d302      	bcc.n	8005964 <UART_WaitOnFlagUntilTimeout+0x30>
 800595e:	6a3b      	ldr	r3, [r7, #32]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d101      	bne.n	8005968 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e03a      	b.n	80059de <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	f003 0304 	and.w	r3, r3, #4
 8005972:	2b00      	cmp	r3, #0
 8005974:	d023      	beq.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	2b80      	cmp	r3, #128	@ 0x80
 800597a:	d020      	beq.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	2b40      	cmp	r3, #64	@ 0x40
 8005980:	d01d      	beq.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 0308 	and.w	r3, r3, #8
 800598c:	2b08      	cmp	r3, #8
 800598e:	d116      	bne.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005990:	2300      	movs	r3, #0
 8005992:	617b      	str	r3, [r7, #20]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	617b      	str	r3, [r7, #20]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	617b      	str	r3, [r7, #20]
 80059a4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059a6:	68f8      	ldr	r0, [r7, #12]
 80059a8:	f000 f857 	bl	8005a5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2208      	movs	r2, #8
 80059b0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	e00f      	b.n	80059de <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	4013      	ands	r3, r2
 80059c8:	68ba      	ldr	r2, [r7, #8]
 80059ca:	429a      	cmp	r2, r3
 80059cc:	bf0c      	ite	eq
 80059ce:	2301      	moveq	r3, #1
 80059d0:	2300      	movne	r3, #0
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	461a      	mov	r2, r3
 80059d6:	79fb      	ldrb	r3, [r7, #7]
 80059d8:	429a      	cmp	r2, r3
 80059da:	d0b4      	beq.n	8005946 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059dc:	2300      	movs	r3, #0
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3718      	adds	r7, #24
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}

080059e6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059e6:	b480      	push	{r7}
 80059e8:	b085      	sub	sp, #20
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	60f8      	str	r0, [r7, #12]
 80059ee:	60b9      	str	r1, [r7, #8]
 80059f0:	4613      	mov	r3, r2
 80059f2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	68ba      	ldr	r2, [r7, #8]
 80059f8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	88fa      	ldrh	r2, [r7, #6]
 80059fe:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	88fa      	ldrh	r2, [r7, #6]
 8005a04:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2222      	movs	r2, #34	@ 0x22
 8005a10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d007      	beq.n	8005a2c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68da      	ldr	r2, [r3, #12]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a2a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	695a      	ldr	r2, [r3, #20]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f042 0201 	orr.w	r2, r2, #1
 8005a3a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68da      	ldr	r2, [r3, #12]
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f042 0220 	orr.w	r2, r2, #32
 8005a4a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a4c:	2300      	movs	r3, #0
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3714      	adds	r7, #20
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr

08005a5a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a5a:	b480      	push	{r7}
 8005a5c:	b095      	sub	sp, #84	@ 0x54
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	330c      	adds	r3, #12
 8005a68:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a6c:	e853 3f00 	ldrex	r3, [r3]
 8005a70:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	330c      	adds	r3, #12
 8005a80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a82:	643a      	str	r2, [r7, #64]	@ 0x40
 8005a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a86:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a8a:	e841 2300 	strex	r3, r2, [r1]
 8005a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1e5      	bne.n	8005a62 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	3314      	adds	r3, #20
 8005a9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9e:	6a3b      	ldr	r3, [r7, #32]
 8005aa0:	e853 3f00 	ldrex	r3, [r3]
 8005aa4:	61fb      	str	r3, [r7, #28]
   return(result);
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	f023 0301 	bic.w	r3, r3, #1
 8005aac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	3314      	adds	r3, #20
 8005ab4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ab6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005abc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005abe:	e841 2300 	strex	r3, r2, [r1]
 8005ac2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d1e5      	bne.n	8005a96 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d119      	bne.n	8005b06 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	330c      	adds	r3, #12
 8005ad8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	e853 3f00 	ldrex	r3, [r3]
 8005ae0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	f023 0310 	bic.w	r3, r3, #16
 8005ae8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	330c      	adds	r3, #12
 8005af0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005af2:	61ba      	str	r2, [r7, #24]
 8005af4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af6:	6979      	ldr	r1, [r7, #20]
 8005af8:	69ba      	ldr	r2, [r7, #24]
 8005afa:	e841 2300 	strex	r3, r2, [r1]
 8005afe:	613b      	str	r3, [r7, #16]
   return(result);
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d1e5      	bne.n	8005ad2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2220      	movs	r2, #32
 8005b0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005b14:	bf00      	nop
 8005b16:	3754      	adds	r7, #84	@ 0x54
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b084      	sub	sp, #16
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b2c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2200      	movs	r2, #0
 8005b32:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b34:	68f8      	ldr	r0, [r7, #12]
 8005b36:	f7ff fef3 	bl	8005920 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b3a:	bf00      	nop
 8005b3c:	3710      	adds	r7, #16
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}

08005b42 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b42:	b480      	push	{r7}
 8005b44:	b085      	sub	sp, #20
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	2b21      	cmp	r3, #33	@ 0x21
 8005b54:	d13e      	bne.n	8005bd4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b5e:	d114      	bne.n	8005b8a <UART_Transmit_IT+0x48>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	691b      	ldr	r3, [r3, #16]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d110      	bne.n	8005b8a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6a1b      	ldr	r3, [r3, #32]
 8005b6c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	881b      	ldrh	r3, [r3, #0]
 8005b72:	461a      	mov	r2, r3
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b7c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6a1b      	ldr	r3, [r3, #32]
 8005b82:	1c9a      	adds	r2, r3, #2
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	621a      	str	r2, [r3, #32]
 8005b88:	e008      	b.n	8005b9c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	1c59      	adds	r1, r3, #1
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	6211      	str	r1, [r2, #32]
 8005b94:	781a      	ldrb	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	4619      	mov	r1, r3
 8005baa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d10f      	bne.n	8005bd0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	68da      	ldr	r2, [r3, #12]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005bbe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	68da      	ldr	r2, [r3, #12]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	e000      	b.n	8005bd6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005bd4:	2302      	movs	r3, #2
  }
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3714      	adds	r7, #20
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr

08005be2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005be2:	b580      	push	{r7, lr}
 8005be4:	b082      	sub	sp, #8
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	68da      	ldr	r2, [r3, #12]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bf8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2220      	movs	r2, #32
 8005bfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f7ff fe78 	bl	80058f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c08:	2300      	movs	r3, #0
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3708      	adds	r7, #8
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}

08005c12 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c12:	b580      	push	{r7, lr}
 8005c14:	b08c      	sub	sp, #48	@ 0x30
 8005c16:	af00      	add	r7, sp, #0
 8005c18:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c28:	b2db      	uxtb	r3, r3
 8005c2a:	2b22      	cmp	r3, #34	@ 0x22
 8005c2c:	f040 80aa 	bne.w	8005d84 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c38:	d115      	bne.n	8005c66 <UART_Receive_IT+0x54>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d111      	bne.n	8005c66 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c46:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c54:	b29a      	uxth	r2, r3
 8005c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c58:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c5e:	1c9a      	adds	r2, r3, #2
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c64:	e024      	b.n	8005cb0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c74:	d007      	beq.n	8005c86 <UART_Receive_IT+0x74>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d10a      	bne.n	8005c94 <UART_Receive_IT+0x82>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d106      	bne.n	8005c94 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	b2da      	uxtb	r2, r3
 8005c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c90:	701a      	strb	r2, [r3, #0]
 8005c92:	e008      	b.n	8005ca6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ca0:	b2da      	uxtb	r2, r3
 8005ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ca4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005caa:	1c5a      	adds	r2, r3, #1
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	4619      	mov	r1, r3
 8005cbe:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d15d      	bne.n	8005d80 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68da      	ldr	r2, [r3, #12]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f022 0220 	bic.w	r2, r2, #32
 8005cd2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68da      	ldr	r2, [r3, #12]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ce2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	695a      	ldr	r2, [r3, #20]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f022 0201 	bic.w	r2, r2, #1
 8005cf2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2220      	movs	r2, #32
 8005cf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d135      	bne.n	8005d76 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	330c      	adds	r3, #12
 8005d16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	e853 3f00 	ldrex	r3, [r3]
 8005d1e:	613b      	str	r3, [r7, #16]
   return(result);
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	f023 0310 	bic.w	r3, r3, #16
 8005d26:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	330c      	adds	r3, #12
 8005d2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d30:	623a      	str	r2, [r7, #32]
 8005d32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d34:	69f9      	ldr	r1, [r7, #28]
 8005d36:	6a3a      	ldr	r2, [r7, #32]
 8005d38:	e841 2300 	strex	r3, r2, [r1]
 8005d3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d1e5      	bne.n	8005d10 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 0310 	and.w	r3, r3, #16
 8005d4e:	2b10      	cmp	r3, #16
 8005d50:	d10a      	bne.n	8005d68 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d52:	2300      	movs	r3, #0
 8005d54:	60fb      	str	r3, [r7, #12]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	60fb      	str	r3, [r7, #12]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	60fb      	str	r3, [r7, #12]
 8005d66:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d6c:	4619      	mov	r1, r3
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f7fb fd88 	bl	8001884 <HAL_UARTEx_RxEventCallback>
 8005d74:	e002      	b.n	8005d7c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f7ff fdc8 	bl	800590c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	e002      	b.n	8005d86 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005d80:	2300      	movs	r3, #0
 8005d82:	e000      	b.n	8005d86 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005d84:	2302      	movs	r3, #2
  }
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3730      	adds	r7, #48	@ 0x30
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
	...

08005d90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d94:	b0c0      	sub	sp, #256	@ 0x100
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	691b      	ldr	r3, [r3, #16]
 8005da4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dac:	68d9      	ldr	r1, [r3, #12]
 8005dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	ea40 0301 	orr.w	r3, r0, r1
 8005db8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dbe:	689a      	ldr	r2, [r3, #8]
 8005dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	431a      	orrs	r2, r3
 8005dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dcc:	695b      	ldr	r3, [r3, #20]
 8005dce:	431a      	orrs	r2, r3
 8005dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005de8:	f021 010c 	bic.w	r1, r1, #12
 8005dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005df6:	430b      	orrs	r3, r1
 8005df8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	695b      	ldr	r3, [r3, #20]
 8005e02:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e0a:	6999      	ldr	r1, [r3, #24]
 8005e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	ea40 0301 	orr.w	r3, r0, r1
 8005e16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	4b8f      	ldr	r3, [pc, #572]	@ (800605c <UART_SetConfig+0x2cc>)
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d005      	beq.n	8005e30 <UART_SetConfig+0xa0>
 8005e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	4b8d      	ldr	r3, [pc, #564]	@ (8006060 <UART_SetConfig+0x2d0>)
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d104      	bne.n	8005e3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e30:	f7fe f890 	bl	8003f54 <HAL_RCC_GetPCLK2Freq>
 8005e34:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005e38:	e003      	b.n	8005e42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e3a:	f7fe f877 	bl	8003f2c <HAL_RCC_GetPCLK1Freq>
 8005e3e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e46:	69db      	ldr	r3, [r3, #28]
 8005e48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e4c:	f040 810c 	bne.w	8006068 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e54:	2200      	movs	r2, #0
 8005e56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005e5a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005e5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005e62:	4622      	mov	r2, r4
 8005e64:	462b      	mov	r3, r5
 8005e66:	1891      	adds	r1, r2, r2
 8005e68:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005e6a:	415b      	adcs	r3, r3
 8005e6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e72:	4621      	mov	r1, r4
 8005e74:	eb12 0801 	adds.w	r8, r2, r1
 8005e78:	4629      	mov	r1, r5
 8005e7a:	eb43 0901 	adc.w	r9, r3, r1
 8005e7e:	f04f 0200 	mov.w	r2, #0
 8005e82:	f04f 0300 	mov.w	r3, #0
 8005e86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e92:	4690      	mov	r8, r2
 8005e94:	4699      	mov	r9, r3
 8005e96:	4623      	mov	r3, r4
 8005e98:	eb18 0303 	adds.w	r3, r8, r3
 8005e9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005ea0:	462b      	mov	r3, r5
 8005ea2:	eb49 0303 	adc.w	r3, r9, r3
 8005ea6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005eb6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005eba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	18db      	adds	r3, r3, r3
 8005ec2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	eb42 0303 	adc.w	r3, r2, r3
 8005eca:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ecc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ed0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ed4:	f7fa f978 	bl	80001c8 <__aeabi_uldivmod>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	460b      	mov	r3, r1
 8005edc:	4b61      	ldr	r3, [pc, #388]	@ (8006064 <UART_SetConfig+0x2d4>)
 8005ede:	fba3 2302 	umull	r2, r3, r3, r2
 8005ee2:	095b      	lsrs	r3, r3, #5
 8005ee4:	011c      	lsls	r4, r3, #4
 8005ee6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005eea:	2200      	movs	r2, #0
 8005eec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ef0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005ef4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005ef8:	4642      	mov	r2, r8
 8005efa:	464b      	mov	r3, r9
 8005efc:	1891      	adds	r1, r2, r2
 8005efe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005f00:	415b      	adcs	r3, r3
 8005f02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f08:	4641      	mov	r1, r8
 8005f0a:	eb12 0a01 	adds.w	sl, r2, r1
 8005f0e:	4649      	mov	r1, r9
 8005f10:	eb43 0b01 	adc.w	fp, r3, r1
 8005f14:	f04f 0200 	mov.w	r2, #0
 8005f18:	f04f 0300 	mov.w	r3, #0
 8005f1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f28:	4692      	mov	sl, r2
 8005f2a:	469b      	mov	fp, r3
 8005f2c:	4643      	mov	r3, r8
 8005f2e:	eb1a 0303 	adds.w	r3, sl, r3
 8005f32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f36:	464b      	mov	r3, r9
 8005f38:	eb4b 0303 	adc.w	r3, fp, r3
 8005f3c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f4c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005f50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005f54:	460b      	mov	r3, r1
 8005f56:	18db      	adds	r3, r3, r3
 8005f58:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f5a:	4613      	mov	r3, r2
 8005f5c:	eb42 0303 	adc.w	r3, r2, r3
 8005f60:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005f6a:	f7fa f92d 	bl	80001c8 <__aeabi_uldivmod>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	460b      	mov	r3, r1
 8005f72:	4611      	mov	r1, r2
 8005f74:	4b3b      	ldr	r3, [pc, #236]	@ (8006064 <UART_SetConfig+0x2d4>)
 8005f76:	fba3 2301 	umull	r2, r3, r3, r1
 8005f7a:	095b      	lsrs	r3, r3, #5
 8005f7c:	2264      	movs	r2, #100	@ 0x64
 8005f7e:	fb02 f303 	mul.w	r3, r2, r3
 8005f82:	1acb      	subs	r3, r1, r3
 8005f84:	00db      	lsls	r3, r3, #3
 8005f86:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005f8a:	4b36      	ldr	r3, [pc, #216]	@ (8006064 <UART_SetConfig+0x2d4>)
 8005f8c:	fba3 2302 	umull	r2, r3, r3, r2
 8005f90:	095b      	lsrs	r3, r3, #5
 8005f92:	005b      	lsls	r3, r3, #1
 8005f94:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005f98:	441c      	add	r4, r3
 8005f9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005fa4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005fa8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005fac:	4642      	mov	r2, r8
 8005fae:	464b      	mov	r3, r9
 8005fb0:	1891      	adds	r1, r2, r2
 8005fb2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005fb4:	415b      	adcs	r3, r3
 8005fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005fbc:	4641      	mov	r1, r8
 8005fbe:	1851      	adds	r1, r2, r1
 8005fc0:	6339      	str	r1, [r7, #48]	@ 0x30
 8005fc2:	4649      	mov	r1, r9
 8005fc4:	414b      	adcs	r3, r1
 8005fc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fc8:	f04f 0200 	mov.w	r2, #0
 8005fcc:	f04f 0300 	mov.w	r3, #0
 8005fd0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005fd4:	4659      	mov	r1, fp
 8005fd6:	00cb      	lsls	r3, r1, #3
 8005fd8:	4651      	mov	r1, sl
 8005fda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fde:	4651      	mov	r1, sl
 8005fe0:	00ca      	lsls	r2, r1, #3
 8005fe2:	4610      	mov	r0, r2
 8005fe4:	4619      	mov	r1, r3
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	4642      	mov	r2, r8
 8005fea:	189b      	adds	r3, r3, r2
 8005fec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005ff0:	464b      	mov	r3, r9
 8005ff2:	460a      	mov	r2, r1
 8005ff4:	eb42 0303 	adc.w	r3, r2, r3
 8005ff8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006008:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800600c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006010:	460b      	mov	r3, r1
 8006012:	18db      	adds	r3, r3, r3
 8006014:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006016:	4613      	mov	r3, r2
 8006018:	eb42 0303 	adc.w	r3, r2, r3
 800601c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800601e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006022:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006026:	f7fa f8cf 	bl	80001c8 <__aeabi_uldivmod>
 800602a:	4602      	mov	r2, r0
 800602c:	460b      	mov	r3, r1
 800602e:	4b0d      	ldr	r3, [pc, #52]	@ (8006064 <UART_SetConfig+0x2d4>)
 8006030:	fba3 1302 	umull	r1, r3, r3, r2
 8006034:	095b      	lsrs	r3, r3, #5
 8006036:	2164      	movs	r1, #100	@ 0x64
 8006038:	fb01 f303 	mul.w	r3, r1, r3
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	00db      	lsls	r3, r3, #3
 8006040:	3332      	adds	r3, #50	@ 0x32
 8006042:	4a08      	ldr	r2, [pc, #32]	@ (8006064 <UART_SetConfig+0x2d4>)
 8006044:	fba2 2303 	umull	r2, r3, r2, r3
 8006048:	095b      	lsrs	r3, r3, #5
 800604a:	f003 0207 	and.w	r2, r3, #7
 800604e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4422      	add	r2, r4
 8006056:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006058:	e106      	b.n	8006268 <UART_SetConfig+0x4d8>
 800605a:	bf00      	nop
 800605c:	40011000 	.word	0x40011000
 8006060:	40011400 	.word	0x40011400
 8006064:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006068:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800606c:	2200      	movs	r2, #0
 800606e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006072:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006076:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800607a:	4642      	mov	r2, r8
 800607c:	464b      	mov	r3, r9
 800607e:	1891      	adds	r1, r2, r2
 8006080:	6239      	str	r1, [r7, #32]
 8006082:	415b      	adcs	r3, r3
 8006084:	627b      	str	r3, [r7, #36]	@ 0x24
 8006086:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800608a:	4641      	mov	r1, r8
 800608c:	1854      	adds	r4, r2, r1
 800608e:	4649      	mov	r1, r9
 8006090:	eb43 0501 	adc.w	r5, r3, r1
 8006094:	f04f 0200 	mov.w	r2, #0
 8006098:	f04f 0300 	mov.w	r3, #0
 800609c:	00eb      	lsls	r3, r5, #3
 800609e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060a2:	00e2      	lsls	r2, r4, #3
 80060a4:	4614      	mov	r4, r2
 80060a6:	461d      	mov	r5, r3
 80060a8:	4643      	mov	r3, r8
 80060aa:	18e3      	adds	r3, r4, r3
 80060ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80060b0:	464b      	mov	r3, r9
 80060b2:	eb45 0303 	adc.w	r3, r5, r3
 80060b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80060ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	2200      	movs	r2, #0
 80060c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80060ca:	f04f 0200 	mov.w	r2, #0
 80060ce:	f04f 0300 	mov.w	r3, #0
 80060d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80060d6:	4629      	mov	r1, r5
 80060d8:	008b      	lsls	r3, r1, #2
 80060da:	4621      	mov	r1, r4
 80060dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060e0:	4621      	mov	r1, r4
 80060e2:	008a      	lsls	r2, r1, #2
 80060e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80060e8:	f7fa f86e 	bl	80001c8 <__aeabi_uldivmod>
 80060ec:	4602      	mov	r2, r0
 80060ee:	460b      	mov	r3, r1
 80060f0:	4b60      	ldr	r3, [pc, #384]	@ (8006274 <UART_SetConfig+0x4e4>)
 80060f2:	fba3 2302 	umull	r2, r3, r3, r2
 80060f6:	095b      	lsrs	r3, r3, #5
 80060f8:	011c      	lsls	r4, r3, #4
 80060fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060fe:	2200      	movs	r2, #0
 8006100:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006104:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006108:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800610c:	4642      	mov	r2, r8
 800610e:	464b      	mov	r3, r9
 8006110:	1891      	adds	r1, r2, r2
 8006112:	61b9      	str	r1, [r7, #24]
 8006114:	415b      	adcs	r3, r3
 8006116:	61fb      	str	r3, [r7, #28]
 8006118:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800611c:	4641      	mov	r1, r8
 800611e:	1851      	adds	r1, r2, r1
 8006120:	6139      	str	r1, [r7, #16]
 8006122:	4649      	mov	r1, r9
 8006124:	414b      	adcs	r3, r1
 8006126:	617b      	str	r3, [r7, #20]
 8006128:	f04f 0200 	mov.w	r2, #0
 800612c:	f04f 0300 	mov.w	r3, #0
 8006130:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006134:	4659      	mov	r1, fp
 8006136:	00cb      	lsls	r3, r1, #3
 8006138:	4651      	mov	r1, sl
 800613a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800613e:	4651      	mov	r1, sl
 8006140:	00ca      	lsls	r2, r1, #3
 8006142:	4610      	mov	r0, r2
 8006144:	4619      	mov	r1, r3
 8006146:	4603      	mov	r3, r0
 8006148:	4642      	mov	r2, r8
 800614a:	189b      	adds	r3, r3, r2
 800614c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006150:	464b      	mov	r3, r9
 8006152:	460a      	mov	r2, r1
 8006154:	eb42 0303 	adc.w	r3, r2, r3
 8006158:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800615c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006166:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006168:	f04f 0200 	mov.w	r2, #0
 800616c:	f04f 0300 	mov.w	r3, #0
 8006170:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006174:	4649      	mov	r1, r9
 8006176:	008b      	lsls	r3, r1, #2
 8006178:	4641      	mov	r1, r8
 800617a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800617e:	4641      	mov	r1, r8
 8006180:	008a      	lsls	r2, r1, #2
 8006182:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006186:	f7fa f81f 	bl	80001c8 <__aeabi_uldivmod>
 800618a:	4602      	mov	r2, r0
 800618c:	460b      	mov	r3, r1
 800618e:	4611      	mov	r1, r2
 8006190:	4b38      	ldr	r3, [pc, #224]	@ (8006274 <UART_SetConfig+0x4e4>)
 8006192:	fba3 2301 	umull	r2, r3, r3, r1
 8006196:	095b      	lsrs	r3, r3, #5
 8006198:	2264      	movs	r2, #100	@ 0x64
 800619a:	fb02 f303 	mul.w	r3, r2, r3
 800619e:	1acb      	subs	r3, r1, r3
 80061a0:	011b      	lsls	r3, r3, #4
 80061a2:	3332      	adds	r3, #50	@ 0x32
 80061a4:	4a33      	ldr	r2, [pc, #204]	@ (8006274 <UART_SetConfig+0x4e4>)
 80061a6:	fba2 2303 	umull	r2, r3, r2, r3
 80061aa:	095b      	lsrs	r3, r3, #5
 80061ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061b0:	441c      	add	r4, r3
 80061b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061b6:	2200      	movs	r2, #0
 80061b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80061ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80061bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80061c0:	4642      	mov	r2, r8
 80061c2:	464b      	mov	r3, r9
 80061c4:	1891      	adds	r1, r2, r2
 80061c6:	60b9      	str	r1, [r7, #8]
 80061c8:	415b      	adcs	r3, r3
 80061ca:	60fb      	str	r3, [r7, #12]
 80061cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061d0:	4641      	mov	r1, r8
 80061d2:	1851      	adds	r1, r2, r1
 80061d4:	6039      	str	r1, [r7, #0]
 80061d6:	4649      	mov	r1, r9
 80061d8:	414b      	adcs	r3, r1
 80061da:	607b      	str	r3, [r7, #4]
 80061dc:	f04f 0200 	mov.w	r2, #0
 80061e0:	f04f 0300 	mov.w	r3, #0
 80061e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80061e8:	4659      	mov	r1, fp
 80061ea:	00cb      	lsls	r3, r1, #3
 80061ec:	4651      	mov	r1, sl
 80061ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061f2:	4651      	mov	r1, sl
 80061f4:	00ca      	lsls	r2, r1, #3
 80061f6:	4610      	mov	r0, r2
 80061f8:	4619      	mov	r1, r3
 80061fa:	4603      	mov	r3, r0
 80061fc:	4642      	mov	r2, r8
 80061fe:	189b      	adds	r3, r3, r2
 8006200:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006202:	464b      	mov	r3, r9
 8006204:	460a      	mov	r2, r1
 8006206:	eb42 0303 	adc.w	r3, r2, r3
 800620a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800620c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	663b      	str	r3, [r7, #96]	@ 0x60
 8006216:	667a      	str	r2, [r7, #100]	@ 0x64
 8006218:	f04f 0200 	mov.w	r2, #0
 800621c:	f04f 0300 	mov.w	r3, #0
 8006220:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006224:	4649      	mov	r1, r9
 8006226:	008b      	lsls	r3, r1, #2
 8006228:	4641      	mov	r1, r8
 800622a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800622e:	4641      	mov	r1, r8
 8006230:	008a      	lsls	r2, r1, #2
 8006232:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006236:	f7f9 ffc7 	bl	80001c8 <__aeabi_uldivmod>
 800623a:	4602      	mov	r2, r0
 800623c:	460b      	mov	r3, r1
 800623e:	4b0d      	ldr	r3, [pc, #52]	@ (8006274 <UART_SetConfig+0x4e4>)
 8006240:	fba3 1302 	umull	r1, r3, r3, r2
 8006244:	095b      	lsrs	r3, r3, #5
 8006246:	2164      	movs	r1, #100	@ 0x64
 8006248:	fb01 f303 	mul.w	r3, r1, r3
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	011b      	lsls	r3, r3, #4
 8006250:	3332      	adds	r3, #50	@ 0x32
 8006252:	4a08      	ldr	r2, [pc, #32]	@ (8006274 <UART_SetConfig+0x4e4>)
 8006254:	fba2 2303 	umull	r2, r3, r2, r3
 8006258:	095b      	lsrs	r3, r3, #5
 800625a:	f003 020f 	and.w	r2, r3, #15
 800625e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4422      	add	r2, r4
 8006266:	609a      	str	r2, [r3, #8]
}
 8006268:	bf00      	nop
 800626a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800626e:	46bd      	mov	sp, r7
 8006270:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006274:	51eb851f 	.word	0x51eb851f

08006278 <memset>:
 8006278:	4402      	add	r2, r0
 800627a:	4603      	mov	r3, r0
 800627c:	4293      	cmp	r3, r2
 800627e:	d100      	bne.n	8006282 <memset+0xa>
 8006280:	4770      	bx	lr
 8006282:	f803 1b01 	strb.w	r1, [r3], #1
 8006286:	e7f9      	b.n	800627c <memset+0x4>

08006288 <__libc_init_array>:
 8006288:	b570      	push	{r4, r5, r6, lr}
 800628a:	4d0d      	ldr	r5, [pc, #52]	@ (80062c0 <__libc_init_array+0x38>)
 800628c:	4c0d      	ldr	r4, [pc, #52]	@ (80062c4 <__libc_init_array+0x3c>)
 800628e:	1b64      	subs	r4, r4, r5
 8006290:	10a4      	asrs	r4, r4, #2
 8006292:	2600      	movs	r6, #0
 8006294:	42a6      	cmp	r6, r4
 8006296:	d109      	bne.n	80062ac <__libc_init_array+0x24>
 8006298:	4d0b      	ldr	r5, [pc, #44]	@ (80062c8 <__libc_init_array+0x40>)
 800629a:	4c0c      	ldr	r4, [pc, #48]	@ (80062cc <__libc_init_array+0x44>)
 800629c:	f000 f818 	bl	80062d0 <_init>
 80062a0:	1b64      	subs	r4, r4, r5
 80062a2:	10a4      	asrs	r4, r4, #2
 80062a4:	2600      	movs	r6, #0
 80062a6:	42a6      	cmp	r6, r4
 80062a8:	d105      	bne.n	80062b6 <__libc_init_array+0x2e>
 80062aa:	bd70      	pop	{r4, r5, r6, pc}
 80062ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80062b0:	4798      	blx	r3
 80062b2:	3601      	adds	r6, #1
 80062b4:	e7ee      	b.n	8006294 <__libc_init_array+0xc>
 80062b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80062ba:	4798      	blx	r3
 80062bc:	3601      	adds	r6, #1
 80062be:	e7f2      	b.n	80062a6 <__libc_init_array+0x1e>
 80062c0:	08006388 	.word	0x08006388
 80062c4:	08006388 	.word	0x08006388
 80062c8:	08006388 	.word	0x08006388
 80062cc:	0800638c 	.word	0x0800638c

080062d0 <_init>:
 80062d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062d2:	bf00      	nop
 80062d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062d6:	bc08      	pop	{r3}
 80062d8:	469e      	mov	lr, r3
 80062da:	4770      	bx	lr

080062dc <_fini>:
 80062dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062de:	bf00      	nop
 80062e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062e2:	bc08      	pop	{r3}
 80062e4:	469e      	mov	lr, r3
 80062e6:	4770      	bx	lr
