#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  7 17:01:23 2022
# Process ID: 10488
# Current directory: D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2188 D:\Robot_Surveillance_V3\FPGA\projets\2020_2\project_DIJKSTRA\project_DIJKSTRA.xpr
# Log file: D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/vivado.log
# Journal file: D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.xpr
INFO: [Project 1-313] Project file moved from 'D:/projets/2020_2/project_DIJKSTRA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmes/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1143.633 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programmes/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dijkstra' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dijkstra_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_xlconstant_0_0/sim/design_dijkstra_all_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_dijkstra_all_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_xlconstant_0_1/sim/design_dijkstra_all_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_dijkstra_all_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_xlconstant_0_2/sim/design_dijkstra_all_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_dijkstra_all_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_dijkstra_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/pkg_dijkstra.vhd" into library robot
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/comparateur1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparateur1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/comparateur2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparateur2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/DPRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dpram'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/UPDATE_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UPDATE_RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/DIJKSTRA_CONTROLLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DIJKSTRA_CONTROLLER'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/NEAREST_NODE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NEAREST_NODE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_comparateur1_0_0/sim/design_dijkstra_all_comparateur1_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_comparateur1_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_comparateur2_0_0/sim/design_dijkstra_all_comparateur2_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_comparateur2_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_blk_mem_gen_0_0/design_dijkstra_all_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth'
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_v8_4_4'
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_blk_mem_gen_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_ROM_0_0/sim/design_dijkstra_all_ROM_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_ROM_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_dpram_0_0/sim/design_dijkstra_all_dpram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_dpram_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_ila_0_0/sim/design_dijkstra_all_ila_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_ila_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_clk_wiz_0_0/design_dijkstra_all_clk_wiz_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_clk_wiz_0_0_design_dijkstra_all_clk_wiz_0_0_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_clk_wiz_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_UPDATE_RAM_0_0/sim/design_dijkstra_all_UPDATE_RAM_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_UPDATE_RAM_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_DIJKSTRA_CONTROLLER_0_0/sim/design_dijkstra_all_DIJKSTRA_CONTROLLER_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_DIJKSTRA_CONTROLLER_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_NEAREST_NODE_0_0/sim/design_dijkstra_all_NEAREST_NODE_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_NEAREST_NODE_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/sim/design_dijkstra_all.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.gen/sources_1/bd/design_dijkstra_all/hdl/design_dijkstra_all_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sim_1/new/tb_dijkstra.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_dijkstra'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
"xelab -wto 188fec7ef2da41aea7b6047cf526264c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L robot -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dijkstra_behav xil_defaultlib.tb_dijkstra xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programmes/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 188fec7ef2da41aea7b6047cf526264c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L robot -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dijkstra_behav xil_defaultlib.tb_dijkstra xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package robot.pkg_dijkstra
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.DIJKSTRA_CONTROLLER [\DIJKSTRA_CONTROLLER(nb_bit_dist...]
Compiling architecture design_dijkstra_all_dijkstra_controller_0_0_arch of entity xil_defaultlib.design_dijkstra_all_DIJKSTRA_CONTROLLER_0_0 [design_dijkstra_all_dijkstra_con...]
Compiling architecture behavioral of entity xil_defaultlib.NEAREST_NODE [\NEAREST_NODE(nb_bit_dist=5,nb_b...]
Compiling architecture design_dijkstra_all_nearest_node_0_0_arch of entity xil_defaultlib.design_dijkstra_all_NEAREST_NODE_0_0 [design_dijkstra_all_nearest_node...]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture design_dijkstra_all_rom_0_0_arch of entity xil_defaultlib.design_dijkstra_all_ROM_0_0 [design_dijkstra_all_rom_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.UPDATE_RAM [\UPDATE_RAM(nb_bit_dist=5,nb_bit...]
Compiling architecture design_dijkstra_all_update_ram_0_0_arch of entity xil_defaultlib.design_dijkstra_all_UPDATE_RAM_0_0 [design_dijkstra_all_update_ram_0...]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=18,read_w...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_prim_width [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_generic_cstr [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_top [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0 [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=17,clki...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_clk_wiz_0_0_design_dijkstra_all_clk_wiz_0_0_clk_wiz [design_dijkstra_all_clk_wiz_0_0_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_clk_wiz_0_0 [design_dijkstra_all_clk_wiz_0_0_...]
Compiling architecture behavioral of entity xil_defaultlib.comparateur1 [\comparateur1(nb_bit_dist=5)\]
Compiling architecture design_dijkstra_all_comparateur1_0_0_arch of entity xil_defaultlib.design_dijkstra_all_comparateur1_0_0 [design_dijkstra_all_comparateur1...]
Compiling architecture behavioral of entity xil_defaultlib.comparateur2 [\comparateur2(nb_bit_dist=5,nb_b...]
Compiling architecture design_dijkstra_all_comparateur2_0_0_arch of entity xil_defaultlib.design_dijkstra_all_comparateur2_0_0 [design_dijkstra_all_comparateur2...]
Compiling architecture behavioral of entity xil_defaultlib.dpram [dpram_default]
Compiling architecture design_dijkstra_all_dpram_0_0_arch of entity xil_defaultlib.design_dijkstra_all_dpram_0_0 [design_dijkstra_all_dpram_0_0_de...]
Compiling architecture design_dijkstra_all_ila_0_0_arch of entity xil_defaultlib.design_dijkstra_all_ila_0_0 [design_dijkstra_all_ila_0_0_defa...]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_dijkstra_all_xlconstant_0...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_dijkstra_all_xlconstant_0...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_dijkstra_all_xlconstant_0...
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all [design_dijkstra_all_default]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_wrapper [design_dijkstra_all_wrapper_defa...]
Compiling architecture behavioral of entity xil_defaultlib.tb_dijkstra
Built simulation snapshot tb_dijkstra_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim/xsim.dir/tb_dijkstra_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun  7 17:02:29 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1143.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dijkstra_behav -key {Behavioral:sim_1:Functional:tb_dijkstra} -tclbatch {tb_dijkstra.tcl} -protoinst "protoinst_files/design_dijkstra_all.protoinst" -view {D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/tb_dijkstra_comp_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_dijkstra_all.protoinst
Time resolution is 1 ps
open_wave_config D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/tb_dijkstra_comp_behav.wcfg
WARNING: Simulation object /tb_dijkstra_comp/rst_n was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/clk was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/en was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/flag_fin was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/flag_finished was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/en_UpdateRam was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/en_NearestNode was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/node was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/node_seen was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/flag_RAM was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/flag_node was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/flag_end_write was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/flag_init was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/flag_read_path was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/next_node was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/current_state was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/we_ram_ext was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/comp_in1 was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/comp_in2 was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/comp_out was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/current_state was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/cpt_addr was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/comp was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/addr_ram was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/data_ram was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/addr_ram_ext was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/NEAREST_NODE_0/U0/din_ram_ext was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/addr_rom was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/data_rom was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/addr_ram was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/din_ram was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/we_ram was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/current_state was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/node_addr was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/cpt_ram was not found in the design.
WARNING: Simulation object /tb_dijkstra_comp/DUT1/design_dijkstra_all_i/UPDATE_RAM_0/U0/dist_rom was not found in the design.
source tb_dijkstra.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dijkstra_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1173.367 ; gain = 29.734
update_compile_order -fileset sources_1
run 15 us
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 1448 ns  Iteration: 5  Process: /tb_dijkstra/DUT1/design_dijkstra_all_i/clk_wiz_0/inst/plle2_adv_inst/pchk_p  File: /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/vhdl/src/unisims/primitive/PLLE2_ADV.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programmes/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dijkstra' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dijkstra_vlog.prj"
"xvhdl --incr --relax -prj tb_dijkstra_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
"xelab -wto 188fec7ef2da41aea7b6047cf526264c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L robot -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dijkstra_behav xil_defaultlib.tb_dijkstra xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programmes/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 188fec7ef2da41aea7b6047cf526264c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L robot -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dijkstra_behav xil_defaultlib.tb_dijkstra xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_dijkstra_all.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1186.043 ; gain = 11.871
run 15 us
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 1448 ns  Iteration: 5  Process: /tb_dijkstra/DUT1/design_dijkstra_all_i/clk_wiz_0/inst/plle2_adv_inst/pchk_p  File: /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/vhdl/src/unisims/primitive/PLLE2_ADV.vhd
run 15 us
run 15 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15 us
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 1448 ns  Iteration: 5  Process: /tb_dijkstra/DUT1/design_dijkstra_all_i/clk_wiz_0/inst/plle2_adv_inst/pchk_p  File: /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/vhdl/src/unisims/primitive/PLLE2_ADV.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1461.008 ; gain = 0.000
run 15 us
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 1448 ns  Iteration: 5  Process: /tb_dijkstra/DUT1/design_dijkstra_all_i/clk_wiz_0/inst/plle2_adv_inst/pchk_p  File: /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/vhdl/src/unisims/primitive/PLLE2_ADV.vhd
update_module_reference {design_dijkstra_NEAREST_NODE_0_0 design_dijkstra_all_NEAREST_NODE_0_0}
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'nb_bit_distD' by 5 for port or parameter 'nb_bit_dist'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'nb_bit_addrD' by 5 for port or parameter 'nb_bit_addr'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'nb_nodeD' by 17 for port or parameter 'nb_node'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra/design_dijkstra.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:comparateur1:1.0 - comparateur1_0
Adding component instance block -- xilinx.com:module_ref:comparateur2:1.0 - comparateur2_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:module_ref:ROM:1.0 - ROM_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:UPDATE_RAM:1.0 - UPDATE_RAM_0
Adding component instance block -- xilinx.com:module_ref:DIJKSTRA_CONTROLLER:1.0 - DIJKSTRA_CONTROLLER_0
Adding component instance block -- xilinx.com:module_ref:NEAREST_NODE:1.0 - NEAREST_NODE_0
Successfully read diagram <design_dijkstra> from block design file <D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra/design_dijkstra.bd>
Upgrading 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra/design_dijkstra.bd'
INFO: [IP_Flow 19-1972] Upgraded design_dijkstra_NEAREST_NODE_0_0 from NEAREST_NODE_v1_0 1.0 to NEAREST_NODE_v1_0 1.0
Wrote  : <D:\Robot_Surveillance_V3\FPGA\projets\2020_2\project_DIJKSTRA\project_DIJKSTRA.srcs\sources_1\bd\design_dijkstra\design_dijkstra.bd> 
Reading block design file <D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra_all/design_dijkstra_all.bd>...
Adding component instance block -- xilinx.com:module_ref:comparateur1:1.0 - comparateur1_0
Adding component instance block -- xilinx.com:module_ref:comparateur2:1.0 - comparateur2_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:ROM:1.0 - ROM_0
Adding component instance block -- xilinx.com:module_ref:dpram:1.0 - dpram_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:UPDATE_RAM:1.0 - UPDATE_RAM_0
Adding component instance block -- xilinx.com:module_ref:DIJKSTRA_CONTROLLER:1.0 - DIJKSTRA_CONTROLLER_0
Adding component instance block -- xilinx.com:module_ref:NEAREST_NODE:1.0 - NEAREST_NODE_0
Successfully read diagram <design_dijkstra_all> from block design file <D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra_all/design_dijkstra_all.bd>
Upgrading 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra_all/design_dijkstra_all.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.runs/design_dijkstra_all_NEAREST_NODE_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_dijkstra_all_NEAREST_NODE_0_0 from NEAREST_NODE_v1_0 1.0 to NEAREST_NODE_v1_0 1.0
Wrote  : <D:\Robot_Surveillance_V3\FPGA\projets\2020_2\project_DIJKSTRA\project_DIJKSTRA.srcs\sources_1\bd\design_dijkstra_all\design_dijkstra_all.bd> 
Wrote  : <D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra_all/ui/bd_c56f7819.ui> 
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1489.129 ; gain = 28.121
update_module_reference: Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 1489.129 ; gain = 28.121
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dpram_0/data_in_b
/dpram_0/rw_b

Wrote  : <D:\Robot_Surveillance_V3\FPGA\projets\2020_2\project_DIJKSTRA\project_DIJKSTRA.srcs\sources_1\bd\design_dijkstra_all\design_dijkstra_all.bd> 
VHDL Output written to : d:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.gen/sources_1/bd/design_dijkstra_all/synth/design_dijkstra_all.vhd
VHDL Output written to : d:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.gen/sources_1/bd/design_dijkstra_all/sim/design_dijkstra_all.vhd
VHDL Output written to : d:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.gen/sources_1/bd/design_dijkstra_all/hdl/design_dijkstra_all_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block NEAREST_NODE_0 .
Exporting to file d:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.gen/sources_1/bd/design_dijkstra_all/hw_handoff/design_dijkstra_all.hwh
Generated Block Design Tcl file d:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.gen/sources_1/bd/design_dijkstra_all/hw_handoff/design_dijkstra_all_bd.tcl
Generated Hardware Definition File d:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.gen/sources_1/bd/design_dijkstra_all/synth/design_dijkstra_all.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programmes/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dijkstra' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dijkstra_vlog.prj"
"xvhdl --incr --relax -prj tb_dijkstra_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/NEAREST_NODE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NEAREST_NODE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.gen/sources_1/bd/design_dijkstra_all/hdl/design_dijkstra_all_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 1613.840 ; gain = 124.711
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
"xelab -wto 188fec7ef2da41aea7b6047cf526264c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L robot -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dijkstra_behav xil_defaultlib.tb_dijkstra xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programmes/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 188fec7ef2da41aea7b6047cf526264c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L robot -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dijkstra_behav xil_defaultlib.tb_dijkstra xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package robot.pkg_dijkstra
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.DIJKSTRA_CONTROLLER [\DIJKSTRA_CONTROLLER(nb_bit_dist...]
Compiling architecture design_dijkstra_all_dijkstra_controller_0_0_arch of entity xil_defaultlib.design_dijkstra_all_DIJKSTRA_CONTROLLER_0_0 [design_dijkstra_all_dijkstra_con...]
Compiling architecture behavioral of entity xil_defaultlib.NEAREST_NODE [\NEAREST_NODE(nb_bit_dist=5,nb_b...]
Compiling architecture design_dijkstra_all_nearest_node_0_0_arch of entity xil_defaultlib.design_dijkstra_all_NEAREST_NODE_0_0 [design_dijkstra_all_nearest_node...]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture design_dijkstra_all_rom_0_0_arch of entity xil_defaultlib.design_dijkstra_all_ROM_0_0 [design_dijkstra_all_rom_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.UPDATE_RAM [\UPDATE_RAM(nb_bit_dist=5,nb_bit...]
Compiling architecture design_dijkstra_all_update_ram_0_0_arch of entity xil_defaultlib.design_dijkstra_all_UPDATE_RAM_0_0 [design_dijkstra_all_update_ram_0...]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=18,read_w...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_prim_width [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_generic_cstr [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_top [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0 [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=17,clki...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_clk_wiz_0_0_design_dijkstra_all_clk_wiz_0_0_clk_wiz [design_dijkstra_all_clk_wiz_0_0_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_clk_wiz_0_0 [design_dijkstra_all_clk_wiz_0_0_...]
Compiling architecture behavioral of entity xil_defaultlib.comparateur1 [\comparateur1(nb_bit_dist=5)\]
Compiling architecture design_dijkstra_all_comparateur1_0_0_arch of entity xil_defaultlib.design_dijkstra_all_comparateur1_0_0 [design_dijkstra_all_comparateur1...]
Compiling architecture behavioral of entity xil_defaultlib.comparateur2 [\comparateur2(nb_bit_dist=5,nb_b...]
Compiling architecture design_dijkstra_all_comparateur2_0_0_arch of entity xil_defaultlib.design_dijkstra_all_comparateur2_0_0 [design_dijkstra_all_comparateur2...]
Compiling architecture behavioral of entity xil_defaultlib.dpram [dpram_default]
Compiling architecture design_dijkstra_all_dpram_0_0_arch of entity xil_defaultlib.design_dijkstra_all_dpram_0_0 [design_dijkstra_all_dpram_0_0_de...]
Compiling architecture design_dijkstra_all_ila_0_0_arch of entity xil_defaultlib.design_dijkstra_all_ila_0_0 [design_dijkstra_all_ila_0_0_defa...]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_dijkstra_all_xlconstant_0...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_dijkstra_all_xlconstant_0...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_dijkstra_all_xlconstant_0...
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all [design_dijkstra_all_default]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_wrapper [design_dijkstra_all_wrapper_defa...]
Compiling architecture behavioral of entity xil_defaultlib.tb_dijkstra
Built simulation snapshot tb_dijkstra_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1613.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1613.840 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_dijkstra_all.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:41 . Memory (MB): peak = 1613.840 ; gain = 124.711
run 15 us
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 1448 ns  Iteration: 5  Process: /tb_dijkstra/DUT1/design_dijkstra_all_i/clk_wiz_0/inst/plle2_adv_inst/pchk_p  File: /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/vhdl/src/unisims/primitive/PLLE2_ADV.vhd
run 15 us
ERROR: Index 31 out of bound 16 downto 0
Time: 20728 ns  Iteration: 9  Process: /tb_dijkstra/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/line__74
  File: D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/DIJKSTRA_CONTROLLER.vhd

HDL Line: D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/DIJKSTRA_CONTROLLER.vhd:82
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1775.961 ; gain = 0.000
run 15 us
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 1448 ns  Iteration: 5  Process: /tb_dijkstra/DUT1/design_dijkstra_all_i/clk_wiz_0/inst/plle2_adv_inst/pchk_p  File: /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/vhdl/src/unisims/primitive/PLLE2_ADV.vhd
run 15 us
ERROR: Index 31 out of bound 16 downto 0
Time: 20728 ns  Iteration: 9  Process: /tb_dijkstra/DUT1/design_dijkstra_all_i/DIJKSTRA_CONTROLLER_0/U0/line__74
  File: D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/DIJKSTRA_CONTROLLER.vhd

HDL Line: D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/DIJKSTRA_CONTROLLER.vhd:82
open_bd_design {D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra_all/design_dijkstra_all.bd}
startgroup
set_property -dict [list CONFIG.CONST_VAL {15}] [get_bd_cells xlconstant_2]
endgroup
save_wave_config {D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/tb_dijkstra_comp_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <D:\Robot_Surveillance_V3\FPGA\projets\2020_2\project_DIJKSTRA\project_DIJKSTRA.srcs\sources_1\bd\design_dijkstra_all\design_dijkstra_all.bd> 
generate_target Simulation [get_files D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra_all/design_dijkstra_all.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dpram_0/data_in_b
/dpram_0/rw_b

Wrote  : <D:\Robot_Surveillance_V3\FPGA\projets\2020_2\project_DIJKSTRA\project_DIJKSTRA.srcs\sources_1\bd\design_dijkstra_all\design_dijkstra_all.bd> 
VHDL Output written to : d:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.gen/sources_1/bd/design_dijkstra_all/synth/design_dijkstra_all.vhd
VHDL Output written to : d:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.gen/sources_1/bd/design_dijkstra_all/sim/design_dijkstra_all.vhd
VHDL Output written to : d:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.gen/sources_1/bd/design_dijkstra_all/hdl/design_dijkstra_all_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'design_dijkstra_all_xlconstant_0_2' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_dijkstra_all_xlconstant_0_2' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
Exporting to file d:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.gen/sources_1/bd/design_dijkstra_all/hw_handoff/design_dijkstra_all.hwh
Generated Block Design Tcl file d:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.gen/sources_1/bd/design_dijkstra_all/hw_handoff/design_dijkstra_all_bd.tcl
Generated Hardware Definition File d:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.gen/sources_1/bd/design_dijkstra_all/synth/design_dijkstra_all.hwdef
export_ip_user_files -of_objects [get_files D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra_all/design_dijkstra_all.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra_all/design_dijkstra_all.bd] -directory D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/sim_scripts -ip_user_files_dir D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files -ipstatic_source_dir D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.cache/compile_simlib/modelsim} {questa=D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.cache/compile_simlib/questa} {riviera=D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.cache/compile_simlib/riviera} {activehdl=D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programmes/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dijkstra' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dijkstra_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_xlconstant_0_0/sim/design_dijkstra_all_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_dijkstra_all_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_xlconstant_0_1/sim/design_dijkstra_all_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_dijkstra_all_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_xlconstant_0_2/sim/design_dijkstra_all_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_dijkstra_all_xlconstant_0_2
"xvhdl --incr --relax -prj tb_dijkstra_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_DIJKSTRA_CONTROLLER_0_0/sim/design_dijkstra_all_DIJKSTRA_CONTROLLER_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_DIJKSTRA_CONTROLLER_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_NEAREST_NODE_0_0/sim/design_dijkstra_all_NEAREST_NODE_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_NEAREST_NODE_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/sim/design_dijkstra_all.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.gen/sources_1/bd/design_dijkstra_all/hdl/design_dijkstra_all_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_dijkstra_all_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
"xelab -wto 188fec7ef2da41aea7b6047cf526264c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L robot -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dijkstra_behav xil_defaultlib.tb_dijkstra xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programmes/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 188fec7ef2da41aea7b6047cf526264c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L robot -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dijkstra_behav xil_defaultlib.tb_dijkstra xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package robot.pkg_dijkstra
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.DIJKSTRA_CONTROLLER [\DIJKSTRA_CONTROLLER(nb_bit_dist...]
Compiling architecture design_dijkstra_all_dijkstra_controller_0_0_arch of entity xil_defaultlib.design_dijkstra_all_DIJKSTRA_CONTROLLER_0_0 [design_dijkstra_all_dijkstra_con...]
Compiling architecture behavioral of entity xil_defaultlib.NEAREST_NODE [\NEAREST_NODE(nb_bit_dist=5,nb_b...]
Compiling architecture design_dijkstra_all_nearest_node_0_0_arch of entity xil_defaultlib.design_dijkstra_all_NEAREST_NODE_0_0 [design_dijkstra_all_nearest_node...]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture design_dijkstra_all_rom_0_0_arch of entity xil_defaultlib.design_dijkstra_all_ROM_0_0 [design_dijkstra_all_rom_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.UPDATE_RAM [\UPDATE_RAM(nb_bit_dist=5,nb_bit...]
Compiling architecture design_dijkstra_all_update_ram_0_0_arch of entity xil_defaultlib.design_dijkstra_all_UPDATE_RAM_0_0 [design_dijkstra_all_update_ram_0...]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=18,read_w...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_prim_width [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_generic_cstr [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_top [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_blk_mem_gen_0_0 [design_dijkstra_all_blk_mem_gen_...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=17,clki...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_clk_wiz_0_0_design_dijkstra_all_clk_wiz_0_0_clk_wiz [design_dijkstra_all_clk_wiz_0_0_...]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_clk_wiz_0_0 [design_dijkstra_all_clk_wiz_0_0_...]
Compiling architecture behavioral of entity xil_defaultlib.comparateur1 [\comparateur1(nb_bit_dist=5)\]
Compiling architecture design_dijkstra_all_comparateur1_0_0_arch of entity xil_defaultlib.design_dijkstra_all_comparateur1_0_0 [design_dijkstra_all_comparateur1...]
Compiling architecture behavioral of entity xil_defaultlib.comparateur2 [\comparateur2(nb_bit_dist=5,nb_b...]
Compiling architecture design_dijkstra_all_comparateur2_0_0_arch of entity xil_defaultlib.design_dijkstra_all_comparateur2_0_0 [design_dijkstra_all_comparateur2...]
Compiling architecture behavioral of entity xil_defaultlib.dpram [dpram_default]
Compiling architecture design_dijkstra_all_dpram_0_0_arch of entity xil_defaultlib.design_dijkstra_all_dpram_0_0 [design_dijkstra_all_dpram_0_0_de...]
Compiling architecture design_dijkstra_all_ila_0_0_arch of entity xil_defaultlib.design_dijkstra_all_ila_0_0 [design_dijkstra_all_ila_0_0_defa...]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_dijkstra_all_xlconstant_0...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_dijkstra_all_xlconstant_0...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_dijkstra_all_xlconstant_0...
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all [design_dijkstra_all_default]
Compiling architecture structure of entity xil_defaultlib.design_dijkstra_all_wrapper [design_dijkstra_all_wrapper_defa...]
Compiling architecture behavioral of entity xil_defaultlib.tb_dijkstra
Built simulation snapshot tb_dijkstra_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2387.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dijkstra_behav -key {Behavioral:sim_1:Functional:tb_dijkstra} -tclbatch {tb_dijkstra.tcl} -protoinst "protoinst_files/design_dijkstra_all.protoinst" -view {D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/tb_dijkstra_comp_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_dijkstra_all.protoinst
Time resolution is 1 ps
open_wave_config D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/tb_dijkstra_comp_behav.wcfg
source tb_dijkstra.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2387.324 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dijkstra_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2387.324 ; gain = 0.000
