# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"lab7_waveform_tb_func_impl.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ALU32Bit.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Adder.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/BranchALU.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ControlSignalMux.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Controller.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/DataMemory.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/EX_MEM_Register.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/HazardDetectorUnit.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ID_EX_Register.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/IF_ID_Register.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/InstructionMemory.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/MEM_WB_Register.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Mux32Bit2To1.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/PCAdder.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ProgramCounter.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/RegisterFile.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SL2.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SignExtension.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/and.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/head.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/lab6_waveform_tb.v" \

# Do not sort compile order
nosort
