// Seed: 38156717
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output tri id_3;
  input logic [7:0] id_2;
  input wire id_1;
  assign id_3 = id_2[-1] == -1'b0;
  assign id_3 = id_5;
  wire id_8;
  assign id_3 = id_5;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  bufif0 primCall (id_4, id_6, id_2);
  input logic [7:0] id_5;
  output supply0 id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_3,
      id_2,
      id_2,
      id_2,
      id_6
  );
  localparam id_7 = 1;
  assign id_4 = id_5 ? -1 : id_2;
endmodule
