
*** Running vivado
    with args -log design_1_v_rgb2ycrcb_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_rgb2ycrcb_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_v_rgb2ycrcb_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 341.207 ; gain = 80.086
INFO: [Synth 8-638] synthesizing module 'design_1_v_rgb2ycrcb_0_1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_1/synth/design_1_v_rgb2ycrcb_0_1.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_rgb2ycrcb_0_1' (21#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_1/synth/design_1_v_rgb2ycrcb_0_1.vhd:77]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 385.277 ; gain = 124.156
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 385.277 ; gain = 124.156
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 711.457 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:01:25 . Memory (MB): peak = 711.457 ; gain = 450.336
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:01:25 . Memory (MB): peak = 711.457 ; gain = 450.336
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:01:25 . Memory (MB): peak = 711.457 ; gain = 450.336
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 711.457 ; gain = 450.336
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:30 . Memory (MB): peak = 711.457 ; gain = 450.336
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object                                                                               | Inference      | Size (Depth x Width) | Primitives   | 
+------------+------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|U0          | rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg     | User Attribute | 16 x 26              | RAM32M x 5   | 
|U0          | rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg | User Attribute | 16 x 26              | RAM32M x 5   | 
+------------+------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac         | (C+(A2*B2)'+CarryIn)' | 17     | 9      | 26     | -      | 26     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)'+CarryIn)' | 17     | 11     | 28     | -      | 28     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)'+CarryIn)' | 17     | 11     | 28     | -      | 28     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|v_rgb2ycrcb | (A*B)'                | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:55 . Memory (MB): peak = 719.047 ; gain = 457.926
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:56 . Memory (MB): peak = 745.219 ; gain = 484.098
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:57 . Memory (MB): peak = 753.355 ; gain = 492.234
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:58 . Memory (MB): peak = 753.355 ; gain = 492.234
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:58 . Memory (MB): peak = 753.355 ; gain = 492.234
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:58 . Memory (MB): peak = 753.355 ; gain = 492.234
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:58 . Memory (MB): peak = 753.355 ; gain = 492.234
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:58 . Memory (MB): peak = 753.355 ; gain = 492.234
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:58 . Memory (MB): peak = 753.355 ; gain = 492.234

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    72|
|2     |DSP48E1   |     3|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |    83|
|5     |LUT2      |   135|
|6     |LUT3      |    56|
|7     |LUT4      |   158|
|8     |LUT5      |    17|
|9     |LUT6      |    57|
|10    |RAM32M    |    10|
|11    |SRL16E    |    34|
|12    |FDRE      |   326|
|13    |FDSE      |     9|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:58 . Memory (MB): peak = 753.355 ; gain = 492.234
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:02:02 . Memory (MB): peak = 753.355 ; gain = 493.859
