Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  7 19:35:43 2022
| Host         : DESKTOP-31QEL6U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     80          
TIMING-18  Warning           Missing input or output delay   21          
TIMING-20  Warning           Non-clocked latch               18          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (262)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (212)
5. checking no_input_delay (2)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (262)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line52/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: uart/receiver/received_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (212)
--------------------------------------------------
 There are 212 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.580        0.000                      0                  239        0.198        0.000                      0                  239        4.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.580        0.000                      0                  239        0.198        0.000                      0                  239        4.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/thousands_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 2.915ns (40.847%)  route 4.221ns (59.153%))
  Logic Levels:           9  (CARRY4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X49Y5          FDRE                                         r  ALU/ALU_Result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[5]/Q
                         net (fo=2, routed)           1.018     6.565    inputControl/prevData_reg[15][5]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.689 r  inputControl/counter2_carry_i_14/O
                         net (fo=1, routed)           0.000     6.689    inputControl/counter2_carry_i_14_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.239    inputControl/counter2_carry_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  inputControl/counter2_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.353    inputControl/counter2_carry_i_5_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.687 r  inputControl/counter2_carry__0_i_3/O[1]
                         net (fo=1, routed)           0.814     8.502    binary2DIG/numberCounter/counter3[13]
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.303     8.805 r  binary2DIG/numberCounter/counter2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.805    binary2DIG/numberCounter/counter2_carry__0_i_2_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.262 f  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.879    10.141    binary2DIG/numberCounter/counter2
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.329    10.470 r  binary2DIG/numberCounter/tens[3]_i_1/O
                         net (fo=5, routed)           0.492    10.961    binary2DIG/numberCounter/tens[3]_i_1_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I0_O)        0.124    11.085 r  binary2DIG/numberCounter/hundreds[3]_i_1/O
                         net (fo=5, routed)           0.462    11.548    binary2DIG/numberCounter/hundreds
    SLICE_X56Y12         LUT5 (Prop_lut5_I0_O)        0.124    11.672 r  binary2DIG/numberCounter/thousands[3]_i_1/O
                         net (fo=4, routed)           0.556    12.228    binary2DIG/numberCounter/thousands
    SLICE_X55Y13         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.447    14.788    binary2DIG/numberCounter/CLK
    SLICE_X55Y13         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.808    binary2DIG/numberCounter/thousands_reg[0]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/thousands_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 2.915ns (40.847%)  route 4.221ns (59.153%))
  Logic Levels:           9  (CARRY4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X49Y5          FDRE                                         r  ALU/ALU_Result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[5]/Q
                         net (fo=2, routed)           1.018     6.565    inputControl/prevData_reg[15][5]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.689 r  inputControl/counter2_carry_i_14/O
                         net (fo=1, routed)           0.000     6.689    inputControl/counter2_carry_i_14_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.239    inputControl/counter2_carry_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  inputControl/counter2_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.353    inputControl/counter2_carry_i_5_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.687 r  inputControl/counter2_carry__0_i_3/O[1]
                         net (fo=1, routed)           0.814     8.502    binary2DIG/numberCounter/counter3[13]
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.303     8.805 r  binary2DIG/numberCounter/counter2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.805    binary2DIG/numberCounter/counter2_carry__0_i_2_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.262 f  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.879    10.141    binary2DIG/numberCounter/counter2
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.329    10.470 r  binary2DIG/numberCounter/tens[3]_i_1/O
                         net (fo=5, routed)           0.492    10.961    binary2DIG/numberCounter/tens[3]_i_1_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I0_O)        0.124    11.085 r  binary2DIG/numberCounter/hundreds[3]_i_1/O
                         net (fo=5, routed)           0.462    11.548    binary2DIG/numberCounter/hundreds
    SLICE_X56Y12         LUT5 (Prop_lut5_I0_O)        0.124    11.672 r  binary2DIG/numberCounter/thousands[3]_i_1/O
                         net (fo=4, routed)           0.556    12.228    binary2DIG/numberCounter/thousands
    SLICE_X55Y13         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.447    14.788    binary2DIG/numberCounter/CLK
    SLICE_X55Y13         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.808    binary2DIG/numberCounter/thousands_reg[1]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/thousands_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 2.915ns (41.813%)  route 4.057ns (58.187%))
  Logic Levels:           9  (CARRY4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X49Y5          FDRE                                         r  ALU/ALU_Result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[5]/Q
                         net (fo=2, routed)           1.018     6.565    inputControl/prevData_reg[15][5]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.689 r  inputControl/counter2_carry_i_14/O
                         net (fo=1, routed)           0.000     6.689    inputControl/counter2_carry_i_14_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.239    inputControl/counter2_carry_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  inputControl/counter2_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.353    inputControl/counter2_carry_i_5_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.687 r  inputControl/counter2_carry__0_i_3/O[1]
                         net (fo=1, routed)           0.814     8.502    binary2DIG/numberCounter/counter3[13]
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.303     8.805 r  binary2DIG/numberCounter/counter2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.805    binary2DIG/numberCounter/counter2_carry__0_i_2_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.262 f  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.879    10.141    binary2DIG/numberCounter/counter2
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.329    10.470 r  binary2DIG/numberCounter/tens[3]_i_1/O
                         net (fo=5, routed)           0.492    10.961    binary2DIG/numberCounter/tens[3]_i_1_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I0_O)        0.124    11.085 r  binary2DIG/numberCounter/hundreds[3]_i_1/O
                         net (fo=5, routed)           0.462    11.548    binary2DIG/numberCounter/hundreds
    SLICE_X56Y12         LUT5 (Prop_lut5_I0_O)        0.124    11.672 r  binary2DIG/numberCounter/thousands[3]_i_1/O
                         net (fo=4, routed)           0.391    12.063    binary2DIG/numberCounter/thousands
    SLICE_X56Y12         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.449    14.790    binary2DIG/numberCounter/CLK
    SLICE_X56Y12         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[2]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y12         FDRE (Setup_fdre_C_CE)      -0.169    14.846    binary2DIG/numberCounter/thousands_reg[2]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/thousands_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 2.915ns (41.813%)  route 4.057ns (58.187%))
  Logic Levels:           9  (CARRY4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X49Y5          FDRE                                         r  ALU/ALU_Result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[5]/Q
                         net (fo=2, routed)           1.018     6.565    inputControl/prevData_reg[15][5]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.689 r  inputControl/counter2_carry_i_14/O
                         net (fo=1, routed)           0.000     6.689    inputControl/counter2_carry_i_14_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.239    inputControl/counter2_carry_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  inputControl/counter2_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.353    inputControl/counter2_carry_i_5_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.687 r  inputControl/counter2_carry__0_i_3/O[1]
                         net (fo=1, routed)           0.814     8.502    binary2DIG/numberCounter/counter3[13]
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.303     8.805 r  binary2DIG/numberCounter/counter2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.805    binary2DIG/numberCounter/counter2_carry__0_i_2_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.262 f  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.879    10.141    binary2DIG/numberCounter/counter2
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.329    10.470 r  binary2DIG/numberCounter/tens[3]_i_1/O
                         net (fo=5, routed)           0.492    10.961    binary2DIG/numberCounter/tens[3]_i_1_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I0_O)        0.124    11.085 r  binary2DIG/numberCounter/hundreds[3]_i_1/O
                         net (fo=5, routed)           0.462    11.548    binary2DIG/numberCounter/hundreds
    SLICE_X56Y12         LUT5 (Prop_lut5_I0_O)        0.124    11.672 r  binary2DIG/numberCounter/thousands[3]_i_1/O
                         net (fo=4, routed)           0.391    12.063    binary2DIG/numberCounter/thousands
    SLICE_X56Y12         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.449    14.790    binary2DIG/numberCounter/CLK
    SLICE_X56Y12         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[3]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y12         FDRE (Setup_fdre_C_CE)      -0.169    14.846    binary2DIG/numberCounter/thousands_reg[3]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/prevData_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 2.660ns (40.868%)  route 3.849ns (59.132%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X49Y5          FDRE                                         r  ALU/ALU_Result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[5]/Q
                         net (fo=2, routed)           1.018     6.565    inputControl/prevData_reg[15][5]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.689 r  inputControl/counter2_carry_i_14/O
                         net (fo=1, routed)           0.000     6.689    inputControl/counter2_carry_i_14_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.239    inputControl/counter2_carry_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  inputControl/counter2_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.353    inputControl/counter2_carry_i_5_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.687 r  inputControl/counter2_carry__0_i_3/O[1]
                         net (fo=1, routed)           0.814     8.502    binary2DIG/numberCounter/counter3[13]
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.303     8.805 r  binary2DIG/numberCounter/counter2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.805    binary2DIG/numberCounter/counter2_carry__0_i_2_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.262 r  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.853    10.115    binary2DIG/numberCounter/counter2
    SLICE_X50Y8          LUT4 (Prop_lut4_I1_O)        0.322    10.437 r  binary2DIG/numberCounter/prevData[15]_i_1/O
                         net (fo=16, routed)          1.163    11.600    binary2DIG/numberCounter/prevData
    SLICE_X41Y6          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.447    14.788    binary2DIG/numberCounter/CLK
    SLICE_X41Y6          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[12]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.429    14.584    binary2DIG/numberCounter/prevData_reg[12]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/prevData_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 2.660ns (40.868%)  route 3.849ns (59.132%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X49Y5          FDRE                                         r  ALU/ALU_Result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[5]/Q
                         net (fo=2, routed)           1.018     6.565    inputControl/prevData_reg[15][5]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.689 r  inputControl/counter2_carry_i_14/O
                         net (fo=1, routed)           0.000     6.689    inputControl/counter2_carry_i_14_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.239    inputControl/counter2_carry_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  inputControl/counter2_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.353    inputControl/counter2_carry_i_5_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.687 r  inputControl/counter2_carry__0_i_3/O[1]
                         net (fo=1, routed)           0.814     8.502    binary2DIG/numberCounter/counter3[13]
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.303     8.805 r  binary2DIG/numberCounter/counter2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.805    binary2DIG/numberCounter/counter2_carry__0_i_2_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.262 r  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.853    10.115    binary2DIG/numberCounter/counter2
    SLICE_X50Y8          LUT4 (Prop_lut4_I1_O)        0.322    10.437 r  binary2DIG/numberCounter/prevData[15]_i_1/O
                         net (fo=16, routed)          1.163    11.600    binary2DIG/numberCounter/prevData
    SLICE_X41Y6          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.447    14.788    binary2DIG/numberCounter/CLK
    SLICE_X41Y6          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[13]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.429    14.584    binary2DIG/numberCounter/prevData_reg[13]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/prevData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 2.660ns (41.122%)  route 3.809ns (58.878%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X49Y5          FDRE                                         r  ALU/ALU_Result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[5]/Q
                         net (fo=2, routed)           1.018     6.565    inputControl/prevData_reg[15][5]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.689 r  inputControl/counter2_carry_i_14/O
                         net (fo=1, routed)           0.000     6.689    inputControl/counter2_carry_i_14_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.239    inputControl/counter2_carry_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  inputControl/counter2_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.353    inputControl/counter2_carry_i_5_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.687 r  inputControl/counter2_carry__0_i_3/O[1]
                         net (fo=1, routed)           0.814     8.502    binary2DIG/numberCounter/counter3[13]
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.303     8.805 r  binary2DIG/numberCounter/counter2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.805    binary2DIG/numberCounter/counter2_carry__0_i_2_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.262 r  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.853    10.115    binary2DIG/numberCounter/counter2
    SLICE_X50Y8          LUT4 (Prop_lut4_I1_O)        0.322    10.437 r  binary2DIG/numberCounter/prevData[15]_i_1/O
                         net (fo=16, routed)          1.123    11.560    binary2DIG/numberCounter/prevData
    SLICE_X42Y5          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.447    14.788    binary2DIG/numberCounter/CLK
    SLICE_X42Y5          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y5          FDRE (Setup_fdre_C_CE)      -0.393    14.620    binary2DIG/numberCounter/prevData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/prevData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 2.660ns (41.122%)  route 3.809ns (58.878%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X49Y5          FDRE                                         r  ALU/ALU_Result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[5]/Q
                         net (fo=2, routed)           1.018     6.565    inputControl/prevData_reg[15][5]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.689 r  inputControl/counter2_carry_i_14/O
                         net (fo=1, routed)           0.000     6.689    inputControl/counter2_carry_i_14_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.239    inputControl/counter2_carry_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  inputControl/counter2_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.353    inputControl/counter2_carry_i_5_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.687 r  inputControl/counter2_carry__0_i_3/O[1]
                         net (fo=1, routed)           0.814     8.502    binary2DIG/numberCounter/counter3[13]
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.303     8.805 r  binary2DIG/numberCounter/counter2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.805    binary2DIG/numberCounter/counter2_carry__0_i_2_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.262 r  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.853    10.115    binary2DIG/numberCounter/counter2
    SLICE_X50Y8          LUT4 (Prop_lut4_I1_O)        0.322    10.437 r  binary2DIG/numberCounter/prevData[15]_i_1/O
                         net (fo=16, routed)          1.123    11.560    binary2DIG/numberCounter/prevData
    SLICE_X42Y5          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.447    14.788    binary2DIG/numberCounter/CLK
    SLICE_X42Y5          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y5          FDRE (Setup_fdre_C_CE)      -0.393    14.620    binary2DIG/numberCounter/prevData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/prevData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 2.660ns (41.122%)  route 3.809ns (58.878%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X49Y5          FDRE                                         r  ALU/ALU_Result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[5]/Q
                         net (fo=2, routed)           1.018     6.565    inputControl/prevData_reg[15][5]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.689 r  inputControl/counter2_carry_i_14/O
                         net (fo=1, routed)           0.000     6.689    inputControl/counter2_carry_i_14_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.239    inputControl/counter2_carry_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  inputControl/counter2_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.353    inputControl/counter2_carry_i_5_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.687 r  inputControl/counter2_carry__0_i_3/O[1]
                         net (fo=1, routed)           0.814     8.502    binary2DIG/numberCounter/counter3[13]
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.303     8.805 r  binary2DIG/numberCounter/counter2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.805    binary2DIG/numberCounter/counter2_carry__0_i_2_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.262 r  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.853    10.115    binary2DIG/numberCounter/counter2
    SLICE_X50Y8          LUT4 (Prop_lut4_I1_O)        0.322    10.437 r  binary2DIG/numberCounter/prevData[15]_i_1/O
                         net (fo=16, routed)          1.123    11.560    binary2DIG/numberCounter/prevData
    SLICE_X42Y5          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.447    14.788    binary2DIG/numberCounter/CLK
    SLICE_X42Y5          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[5]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y5          FDRE (Setup_fdre_C_CE)      -0.393    14.620    binary2DIG/numberCounter/prevData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/prevData_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 2.660ns (42.092%)  route 3.660ns (57.908%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X49Y5          FDRE                                         r  ALU/ALU_Result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[5]/Q
                         net (fo=2, routed)           1.018     6.565    inputControl/prevData_reg[15][5]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.689 r  inputControl/counter2_carry_i_14/O
                         net (fo=1, routed)           0.000     6.689    inputControl/counter2_carry_i_14_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.239 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.239    inputControl/counter2_carry_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  inputControl/counter2_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.353    inputControl/counter2_carry_i_5_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.687 r  inputControl/counter2_carry__0_i_3/O[1]
                         net (fo=1, routed)           0.814     8.502    binary2DIG/numberCounter/counter3[13]
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.303     8.805 r  binary2DIG/numberCounter/counter2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.805    binary2DIG/numberCounter/counter2_carry__0_i_2_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.262 r  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.853    10.115    binary2DIG/numberCounter/counter2
    SLICE_X50Y8          LUT4 (Prop_lut4_I1_O)        0.322    10.437 r  binary2DIG/numberCounter/prevData[15]_i_1/O
                         net (fo=16, routed)          0.974    11.411    binary2DIG/numberCounter/prevData
    SLICE_X40Y6          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.447    14.788    binary2DIG/numberCounter/CLK
    SLICE_X40Y6          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[14]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y6          FDRE (Setup_fdre_C_CE)      -0.429    14.584    binary2DIG/numberCounter/prevData_reg[14]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -11.411    
  -------------------------------------------------------------------
                         slack                                  3.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    vga_sync/CLK
    SLICE_X51Y14         FDCE                                         r  vga_sync/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga_sync/h_count_reg_reg[6]/Q
                         net (fo=14, routed)          0.145     1.731    vga_sync/h_count_reg_reg[6]_0[4]
    SLICE_X50Y14         LUT4 (Prop_lut4_I1_O)        0.045     1.776 r  vga_sync/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.776    vga_sync/h_count_reg[7]_i_1_n_0
    SLICE_X50Y14         FDCE                                         r  vga_sync/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.832     1.959    vga_sync/CLK
    SLICE_X50Y14         FDCE                                         r  vga_sync/h_count_reg_reg[7]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X50Y14         FDCE (Hold_fdce_C_D)         0.120     1.578    vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    vga_sync/CLK
    SLICE_X51Y14         FDCE                                         r  vga_sync/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga_sync/h_count_reg_reg[6]/Q
                         net (fo=14, routed)          0.149     1.735    vga_sync/h_count_reg_reg[6]_0[4]
    SLICE_X50Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.780 r  vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.780    vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X50Y14         FDCE                                         r  vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.832     1.959    vga_sync/CLK
    SLICE_X50Y14         FDCE                                         r  vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X50Y14         FDCE (Hold_fdce_C_D)         0.121     1.579    vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    vga_sync/CLK
    SLICE_X48Y14         FDCE                                         r  vga_sync/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga_sync/v_count_reg_reg[9]/Q
                         net (fo=5, routed)           0.140     1.726    vga_sync/y[9]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.771 r  vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.771    vga_sync/vsync_next
    SLICE_X49Y15         FDCE                                         r  vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.830     1.957    vga_sync/CLK
    SLICE_X49Y15         FDCE                                         r  vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.498     1.459    
    SLICE_X49Y15         FDCE (Hold_fdce_C_D)         0.092     1.551    vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    vga_sync/CLK
    SLICE_X49Y13         FDCE                                         r  vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga_sync/v_count_reg_reg[5]/Q
                         net (fo=5, routed)           0.134     1.720    vga_sync/Q[3]
    SLICE_X49Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.765 r  vga_sync/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.765    vga_sync/v_count_reg[5]_i_1_n_0
    SLICE_X49Y13         FDCE                                         r  vga_sync/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.831     1.958    vga_sync/CLK
    SLICE_X49Y13         FDCE                                         r  vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X49Y13         FDCE (Hold_fdce_C_D)         0.092     1.537    vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/tens_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/tens_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.190ns (53.519%)  route 0.165ns (46.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    binary2DIG/numberCounter/CLK
    SLICE_X55Y14         FDRE                                         r  binary2DIG/numberCounter/tens_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  binary2DIG/numberCounter/tens_reg[2]/Q
                         net (fo=14, routed)          0.165     1.751    binary2DIG/numberCounter/tens_reg[3]_0[2]
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.049     1.800 r  binary2DIG/numberCounter/tens[3]_i_2/O
                         net (fo=1, routed)           0.000     1.800    binary2DIG/numberCounter/tens[3]_i_2_n_0
    SLICE_X55Y14         FDRE                                         r  binary2DIG/numberCounter/tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.832     1.959    binary2DIG/numberCounter/CLK
    SLICE_X55Y14         FDRE                                         r  binary2DIG/numberCounter/tens_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y14         FDRE (Hold_fdre_C_D)         0.107     1.552    binary2DIG/numberCounter/tens_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.873%)  route 0.173ns (48.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    vga_sync/CLK
    SLICE_X48Y15         FDCE                                         r  vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga_sync/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.173     1.759    vga_sync/y[7]
    SLICE_X48Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  vga_sync/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.804    vga_sync/v_count_reg[9]_i_2_n_0
    SLICE_X48Y14         FDCE                                         r  vga_sync/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.831     1.958    vga_sync/CLK
    SLICE_X48Y14         FDCE                                         r  vga_sync/v_count_reg_reg[9]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X48Y14         FDCE (Hold_fdce_C_D)         0.092     1.552    vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.855%)  route 0.174ns (45.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    vga_sync/CLK
    SLICE_X50Y15         FDCE                                         r  vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.174     1.784    vga_sync/h_count_reg_reg[6]_0[0]
    SLICE_X50Y15         LUT4 (Prop_lut4_I3_O)        0.048     1.832 r  vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.832    vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X50Y15         FDCE                                         r  vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.831     1.958    vga_sync/CLK
    SLICE_X50Y15         FDCE                                         r  vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X50Y15         FDCE (Hold_fdce_C_D)         0.131     1.576    vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/tens_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/tens_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.989%)  route 0.165ns (47.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    binary2DIG/numberCounter/CLK
    SLICE_X55Y14         FDRE                                         r  binary2DIG/numberCounter/tens_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  binary2DIG/numberCounter/tens_reg[2]/Q
                         net (fo=14, routed)          0.165     1.751    binary2DIG/numberCounter/tens_reg[3]_0[2]
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.796 r  binary2DIG/numberCounter/tens[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    binary2DIG/numberCounter/tens[1]_i_1_n_0
    SLICE_X55Y14         FDRE                                         r  binary2DIG/numberCounter/tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.832     1.959    binary2DIG/numberCounter/CLK
    SLICE_X55Y14         FDRE                                         r  binary2DIG/numberCounter/tens_reg[1]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y14         FDRE (Hold_fdre_C_D)         0.092     1.537    binary2DIG/numberCounter/tens_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.965%)  route 0.171ns (45.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    vga_sync/CLK
    SLICE_X50Y14         FDCE                                         r  vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  vga_sync/h_count_reg_reg[5]/Q
                         net (fo=13, routed)          0.171     1.780    vga_sync/h_count_reg_reg[6]_0[3]
    SLICE_X50Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.825 r  vga_sync/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.825    vga_sync/h_count_reg[5]_i_1_n_0
    SLICE_X50Y14         FDCE                                         r  vga_sync/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.832     1.959    vga_sync/CLK
    SLICE_X50Y14         FDCE                                         r  vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X50Y14         FDCE (Hold_fdce_C_D)         0.121     1.566    vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.671%)  route 0.119ns (30.329%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.447    uart/baudrate_gen/CLK
    SLICE_X38Y0          FDRE                                         r  uart/baudrate_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart/baudrate_gen/counter_reg[2]/Q
                         net (fo=2, routed)           0.119     1.730    uart/baudrate_gen/counter_reg[2]
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  uart/baudrate_gen/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.840    uart/baudrate_gen/counter_reg[0]_i_2_n_5
    SLICE_X38Y0          FDRE                                         r  uart/baudrate_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.833     1.960    uart/baudrate_gen/CLK
    SLICE_X38Y0          FDRE                                         r  uart/baudrate_gen/counter_reg[2]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X38Y0          FDRE (Hold_fdre_C_D)         0.134     1.581    uart/baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    vga_control/cdr/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y4    ALU/ALU_Result_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y7    ALU/ALU_Result_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y7    ALU/ALU_Result_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y7    ALU/ALU_Result_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y8    ALU/ALU_Result_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y8    ALU/ALU_Result_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y7    ALU/ALU_Result_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y4    ALU/ALU_Result_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y4    ALU/ALU_Result_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y4    ALU/ALU_Result_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y7    ALU/ALU_Result_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y7    ALU/ALU_Result_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y7    ALU/ALU_Result_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y7    ALU/ALU_Result_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y7    ALU/ALU_Result_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y7    ALU/ALU_Result_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8    ALU/ALU_Result_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8    ALU/ALU_Result_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y4    ALU/ALU_Result_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y4    ALU/ALU_Result_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y7    ALU/ALU_Result_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y7    ALU/ALU_Result_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y7    ALU/ALU_Result_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y7    ALU/ALU_Result_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y7    ALU/ALU_Result_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y7    ALU/ALU_Result_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8    ALU/ALU_Result_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8    ALU/ALU_Result_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           212 Endpoints
Min Delay           212 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputControl/B_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.902ns  (logic 4.296ns (36.092%)  route 7.606ns (63.908%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[15]/C
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[15]/Q
                         net (fo=27, routed)          3.275     3.793    inputControl/B[15]
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.124     3.917 r  inputControl/led_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.656     4.573    inputControl/led_OBUF[1]_inst_i_5_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.697 r  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.676     8.372    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.902 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.902    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.830ns  (logic 4.801ns (44.330%)  route 6.029ns (55.670%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  q7seg/ps_reg[0]/Q
                         net (fo=41, routed)          1.491     2.009    q7seg/ps_reg[1]_0[0]
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.152     2.161 f  q7seg/seg_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.820     2.980    binary2DIG/numberCounter/seg_OBUF[2]_inst_i_4_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.348     3.328 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.594     3.922    binary2DIG/numberCounter/seg_OBUF[2]_inst_i_7_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.046 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.956     5.002    binary2DIG/numberCounter/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.126 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.169     7.295    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.830 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.830    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.814ns  (logic 4.755ns (43.969%)  route 6.059ns (56.031%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=41, routed)          1.329     1.847    q7seg/ps_reg[1]_0[0]
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.152     1.999 f  q7seg/seg_OBUF[3]_inst_i_13/O
                         net (fo=2, routed)           0.683     2.682    binary2DIG/numberCounter/seg_OBUF[5]_inst_i_2_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I5_O)        0.326     3.008 r  binary2DIG/numberCounter/seg_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.857     3.864    binary2DIG/numberCounter/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.988 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.898     4.886    binary2DIG/numberCounter/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.010 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.293     7.303    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.814 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.814    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.667ns  (logic 4.910ns (46.030%)  route 5.757ns (53.970%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  q7seg/ps_reg[0]/Q
                         net (fo=41, routed)          1.491     2.009    q7seg/ps_reg[1]_0[0]
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.152     2.161 f  q7seg/seg_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.589     2.750    binary2DIG/numberCounter/seg_OBUF[2]_inst_i_4_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.348     3.098 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_10/O
                         net (fo=1, routed)           0.416     3.514    binary2DIG/numberCounter/seg_OBUF[4]_inst_i_10_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.638 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_9/O
                         net (fo=1, routed)           0.574     4.212    binary2DIG/numberCounter/seg_OBUF[4]_inst_i_9_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.336 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.800     5.136    q7seg/seg[4]
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.260 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.887     7.147    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.667 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.667    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.570ns  (logic 4.337ns (41.034%)  route 6.233ns (58.966%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[6]/G
    SLICE_X48Y12         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/cdr/data_reg[6]/Q
                         net (fo=1, routed)           1.076     1.635    vga_control/cdr/digit_word[6]
    SLICE_X48Y13         LUT6 (Prop_lut6_I1_O)        0.124     1.759 f  vga_control/cdr/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433     2.192    vga_control/cdr/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y13         LUT4 (Prop_lut4_I3_O)        0.124     2.316 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.724     7.040    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.570 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.570    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.090ns  (logic 4.336ns (42.973%)  route 5.754ns (57.027%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[6]/G
    SLICE_X48Y12         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/cdr/data_reg[6]/Q
                         net (fo=1, routed)           1.076     1.635    vga_control/cdr/digit_word[6]
    SLICE_X48Y13         LUT6 (Prop_lut6_I1_O)        0.124     1.759 f  vga_control/cdr/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433     2.192    vga_control/cdr/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y13         LUT4 (Prop_lut4_I3_O)        0.124     2.316 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.245     6.561    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.090 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.090    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.054ns  (logic 4.748ns (47.231%)  route 5.305ns (52.769%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=41, routed)          1.329     1.847    q7seg/ps_reg[1]_0[0]
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.152     1.999 f  q7seg/seg_OBUF[3]_inst_i_13/O
                         net (fo=2, routed)           1.071     3.070    binary2DIG/numberCounter/seg_OBUF[5]_inst_i_2_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.326     3.396 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.433     3.829    binary2DIG/numberCounter/seg_OBUF[5]_inst_i_6_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124     3.953 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.530     4.483    binary2DIG/numberCounter/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.607 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.942     6.549    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.054 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.054    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.934ns  (logic 4.331ns (43.597%)  route 5.603ns (56.403%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[6]/G
    SLICE_X48Y12         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/cdr/data_reg[6]/Q
                         net (fo=1, routed)           1.076     1.635    vga_control/cdr/digit_word[6]
    SLICE_X48Y13         LUT6 (Prop_lut6_I1_O)        0.124     1.759 f  vga_control/cdr/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433     2.192    vga_control/cdr/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y13         LUT4 (Prop_lut4_I3_O)        0.124     2.316 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.094     6.410    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.934 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.934    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.893ns  (logic 4.419ns (44.669%)  route 5.474ns (55.331%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=40, routed)          1.667     2.185    binary2DIG/numberCounter/seg_OBUF[4]_inst_i_5_0[1]
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.124     2.309 r  binary2DIG/numberCounter/seg_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.665     2.975    binary2DIG/numberCounter/seg_OBUF[3]_inst_i_8_n_0
    SLICE_X57Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.099 f  binary2DIG/numberCounter/seg_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.101     4.200    binary2DIG/numberCounter/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124     4.324 r  binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.040     6.364    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.893 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.893    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.783ns  (logic 4.332ns (44.277%)  route 5.452ns (55.723%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[6]/G
    SLICE_X48Y12         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/cdr/data_reg[6]/Q
                         net (fo=1, routed)           1.076     1.635    vga_control/cdr/digit_word[6]
    SLICE_X48Y13         LUT6 (Prop_lut6_I1_O)        0.124     1.759 f  vga_control/cdr/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433     2.192    vga_control/cdr/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y13         LUT4 (Prop_lut4_I3_O)        0.124     2.316 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.942     6.259    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525     9.783 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.783    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 singlePulser/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            singlePulser/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE                         0.000     0.000 r  singlePulser/state_reg/C
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/state_reg/Q
                         net (fo=2, routed)           0.102     0.243    singlePulser/p_0_in[0]
    SLICE_X54Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.288 r  singlePulser/d_i_1/O
                         net (fo=1, routed)           0.000     0.288    singlePulser/d_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  singlePulser/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/opcode_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/opcode_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (57.996%)  route 0.135ns (42.004%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE                         0.000     0.000 r  inputControl/opcode_reg_reg[1]/C
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inputControl/opcode_reg_reg[1]/Q
                         net (fo=18, routed)          0.135     0.276    inputControl/opcode[1]
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.045     0.321 r  inputControl/opcode_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.321    inputControl/opcode_reg[1]_i_1_n_0
    SLICE_X43Y3          FDRE                                         r  inputControl/opcode_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[12].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[12].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[12].fDiv/clkDiv_reg/C
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[12].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[12].fDiv/clkDiv_reg_0
    SLICE_X55Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[12].fDiv/clkDiv_i_1__11/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[12].fDiv/clkDiv_i_1__11_n_0
    SLICE_X55Y19         FDRE                                         r  nolabel_line52/genblk1[12].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[13].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[13].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[13].fDiv/clkDiv_reg/C
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[13].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[13].fDiv/clkDiv_reg_0
    SLICE_X55Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[13].fDiv/clkDiv_i_1__12/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[13].fDiv/clkDiv_i_1__12_n_0
    SLICE_X55Y18         FDRE                                         r  nolabel_line52/genblk1[13].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[17].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[17].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[17].fDiv/clkDiv_reg/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[17].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[17].fDiv/clkDiv_reg_0
    SLICE_X53Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[17].fDiv/clkDiv_i_1__16/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[17].fDiv/clkDiv_i_1__16_n_0
    SLICE_X53Y17         FDRE                                         r  nolabel_line52/genblk1[17].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[5].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[5].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[5].fDiv/clkDiv_reg/C
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[5].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[5].fDiv/clkDiv_reg_0
    SLICE_X51Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[5].fDiv/clkDiv_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[5].fDiv/clkDiv_i_1__4_n_0
    SLICE_X51Y20         FDRE                                         r  nolabel_line52/genblk1[5].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[7].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[7].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[7].fDiv/clkDiv_reg/C
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[7].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[7].fDiv/clkDiv_reg_0
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[7].fDiv/clkDiv_i_1__6/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[7].fDiv/clkDiv_i_1__6_n_0
    SLICE_X55Y20         FDRE                                         r  nolabel_line52/genblk1[7].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE                         0.000     0.000 r  uart/receiver/received_reg/C
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/received_reg/Q
                         net (fo=2, routed)           0.170     0.311    uart/receiver/received
    SLICE_X43Y0          LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  uart/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.356    uart/receiver/received_i_1_n_0
    SLICE_X43Y0          FDRE                                         r  uart/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/opcode_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/opcode_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE                         0.000     0.000 r  inputControl/opcode_reg_reg[0]/C
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inputControl/opcode_reg_reg[0]/Q
                         net (fo=34, routed)          0.180     0.321    inputControl/opcode[0]
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.045     0.366 r  inputControl/opcode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    inputControl/opcode_reg[0]_i_1_n_0
    SLICE_X43Y3          FDRE                                         r  inputControl/opcode_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/fdivTarget/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/fdivTarget/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE                         0.000     0.000 r  nolabel_line52/fdivTarget/clkDiv_reg/C
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/fdivTarget/clkDiv_reg/Q
                         net (fo=5, routed)           0.181     0.322    nolabel_line52/fdivTarget/clkDiv_reg_0
    SLICE_X53Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.367 r  nolabel_line52/fdivTarget/clkDiv_i_1__17/O
                         net (fo=1, routed)           0.000     0.367    nolabel_line52/fdivTarget/clkDiv_i_1__17_n_0
    SLICE_X53Y16         FDRE                                         r  nolabel_line52/fdivTarget/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.414ns  (logic 4.482ns (36.109%)  route 7.931ns (63.891%))
  Logic Levels:           5  (LUT4=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.565     5.086    vga_sync/CLK
    SLICE_X49Y13         FDCE                                         r  vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  vga_sync/v_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.880     6.423    vga_sync/y[1]
    SLICE_X49Y13         LUT5 (Prop_lut5_I0_O)        0.124     6.547 f  vga_sync/v_count_reg[0]_i_2/O
                         net (fo=3, routed)           0.815     7.362    vga_sync/v_count_reg[0]_i_2_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I3_O)        0.124     7.486 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=2, routed)           0.485     7.971    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.095 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=14, routed)          1.027     9.122    vga_control/cdr/E[0]
    SLICE_X48Y13         LUT4 (Prop_lut4_I0_O)        0.124     9.246 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.724    13.969    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    17.500 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.500    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.934ns  (logic 4.481ns (37.550%)  route 7.452ns (62.450%))
  Logic Levels:           5  (LUT4=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.565     5.086    vga_sync/CLK
    SLICE_X49Y13         FDCE                                         r  vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  vga_sync/v_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.880     6.423    vga_sync/y[1]
    SLICE_X49Y13         LUT5 (Prop_lut5_I0_O)        0.124     6.547 f  vga_sync/v_count_reg[0]_i_2/O
                         net (fo=3, routed)           0.815     7.362    vga_sync/v_count_reg[0]_i_2_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I3_O)        0.124     7.486 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=2, routed)           0.485     7.971    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.095 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=14, routed)          1.027     9.122    vga_control/cdr/E[0]
    SLICE_X48Y13         LUT4 (Prop_lut4_I0_O)        0.124     9.246 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.245    13.491    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    17.020 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.020    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.777ns  (logic 4.476ns (38.005%)  route 7.301ns (61.995%))
  Logic Levels:           5  (LUT4=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.565     5.086    vga_sync/CLK
    SLICE_X49Y13         FDCE                                         r  vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  vga_sync/v_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.880     6.423    vga_sync/y[1]
    SLICE_X49Y13         LUT5 (Prop_lut5_I0_O)        0.124     6.547 f  vga_sync/v_count_reg[0]_i_2/O
                         net (fo=3, routed)           0.815     7.362    vga_sync/v_count_reg[0]_i_2_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I3_O)        0.124     7.486 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=2, routed)           0.485     7.971    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.095 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=14, routed)          1.027     9.122    vga_control/cdr/E[0]
    SLICE_X48Y13         LUT4 (Prop_lut4_I0_O)        0.124     9.246 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.094    13.339    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    16.863 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.863    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.627ns  (logic 4.477ns (38.504%)  route 7.150ns (61.496%))
  Logic Levels:           5  (LUT4=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.565     5.086    vga_sync/CLK
    SLICE_X49Y13         FDCE                                         r  vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  vga_sync/v_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.880     6.423    vga_sync/y[1]
    SLICE_X49Y13         LUT5 (Prop_lut5_I0_O)        0.124     6.547 f  vga_sync/v_count_reg[0]_i_2/O
                         net (fo=3, routed)           0.815     7.362    vga_sync/v_count_reg[0]_i_2_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I3_O)        0.124     7.486 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=2, routed)           0.485     7.971    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.095 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=14, routed)          1.027     9.122    vga_control/cdr/E[0]
    SLICE_X48Y13         LUT4 (Prop_lut4_I0_O)        0.124     9.246 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.942    13.188    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.713 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.713    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.469ns  (logic 4.471ns (38.981%)  route 6.998ns (61.019%))
  Logic Levels:           5  (LUT4=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.565     5.086    vga_sync/CLK
    SLICE_X49Y13         FDCE                                         r  vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  vga_sync/v_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.880     6.423    vga_sync/y[1]
    SLICE_X49Y13         LUT5 (Prop_lut5_I0_O)        0.124     6.547 f  vga_sync/v_count_reg[0]_i_2/O
                         net (fo=3, routed)           0.815     7.362    vga_sync/v_count_reg[0]_i_2_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I3_O)        0.124     7.486 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=2, routed)           0.485     7.971    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.095 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=14, routed)          1.027     9.122    vga_control/cdr/E[0]
    SLICE_X48Y13         LUT4 (Prop_lut4_I0_O)        0.124     9.246 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.791    13.037    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.556 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.556    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.162ns  (logic 4.454ns (39.907%)  route 6.708ns (60.093%))
  Logic Levels:           5  (LUT4=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.565     5.086    vga_sync/CLK
    SLICE_X49Y13         FDCE                                         r  vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  vga_sync/v_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.880     6.423    vga_sync/y[1]
    SLICE_X49Y13         LUT5 (Prop_lut5_I0_O)        0.124     6.547 f  vga_sync/v_count_reg[0]_i_2/O
                         net (fo=3, routed)           0.815     7.362    vga_sync/v_count_reg[0]_i_2_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I3_O)        0.124     7.486 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=2, routed)           0.485     7.971    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.095 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=14, routed)          1.027     9.122    vga_control/cdr/E[0]
    SLICE_X48Y13         LUT4 (Prop_lut4_I0_O)        0.124     9.246 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.500    12.746    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.248 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.248    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.919ns  (logic 4.932ns (45.170%)  route 5.987ns (54.830%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.566     5.087    binary2DIG/numberCounter/CLK
    SLICE_X52Y14         FDRE                                         r  binary2DIG/numberCounter/ones_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  binary2DIG/numberCounter/ones_reg[3]/Q
                         net (fo=14, routed)          1.448     7.014    q7seg/seg_OBUF[2]_inst_i_7[2]
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.323     7.337 f  q7seg/seg_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.820     8.156    binary2DIG/numberCounter/seg_OBUF[2]_inst_i_4_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.348     8.504 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.594     9.098    binary2DIG/numberCounter/seg_OBUF[2]_inst_i_7_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.222 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.956    10.178    binary2DIG/numberCounter/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.302 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.169    12.471    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.006 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.006    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.857ns  (logic 4.691ns (43.203%)  route 6.167ns (56.797%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.566     5.087    binary2DIG/numberCounter/CLK
    SLICE_X55Y13         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  binary2DIG/numberCounter/thousands_reg[0]/Q
                         net (fo=18, routed)          1.437     6.980    q7seg/seg_OBUF[6]_inst_i_3[0]
    SLICE_X59Y14         LUT3 (Prop_lut3_I2_O)        0.150     7.130 f  q7seg/seg_OBUF[3]_inst_i_13/O
                         net (fo=2, routed)           0.683     7.813    binary2DIG/numberCounter/seg_OBUF[5]_inst_i_2_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I5_O)        0.326     8.139 r  binary2DIG/numberCounter/seg_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.857     8.995    binary2DIG/numberCounter/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.119 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.898    10.017    binary2DIG/numberCounter/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.141 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.293    12.434    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.945 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.945    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.755ns  (logic 5.041ns (46.869%)  route 5.714ns (53.131%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.566     5.087    binary2DIG/numberCounter/CLK
    SLICE_X52Y14         FDRE                                         r  binary2DIG/numberCounter/ones_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  binary2DIG/numberCounter/ones_reg[3]/Q
                         net (fo=14, routed)          1.448     7.014    q7seg/seg_OBUF[2]_inst_i_7[2]
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.323     7.337 f  q7seg/seg_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.589     7.926    binary2DIG/numberCounter/seg_OBUF[2]_inst_i_4_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.348     8.274 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_10/O
                         net (fo=1, routed)           0.416     8.690    binary2DIG/numberCounter/seg_OBUF[4]_inst_i_10_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.814 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_9/O
                         net (fo=1, routed)           0.574     9.388    binary2DIG/numberCounter/seg_OBUF[4]_inst_i_9_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     9.512 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.800    10.312    q7seg/seg[4]
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.436 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.887    12.323    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.843 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.843    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.097ns  (logic 4.684ns (46.393%)  route 5.413ns (53.607%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.566     5.087    binary2DIG/numberCounter/CLK
    SLICE_X55Y13         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  binary2DIG/numberCounter/thousands_reg[0]/Q
                         net (fo=18, routed)          1.437     6.980    q7seg/seg_OBUF[6]_inst_i_3[0]
    SLICE_X59Y14         LUT3 (Prop_lut3_I2_O)        0.150     7.130 f  q7seg/seg_OBUF[3]_inst_i_13/O
                         net (fo=2, routed)           1.071     8.201    binary2DIG/numberCounter/seg_OBUF[5]_inst_i_2_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.326     8.527 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.433     8.960    binary2DIG/numberCounter/seg_OBUF[5]_inst_i_6_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.530     9.614    binary2DIG/numberCounter/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.738 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.942    11.680    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.185 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.185    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.128ns (44.506%)  route 0.160ns (55.494%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    vga_sync/CLK
    SLICE_X49Y13         FDCE                                         r  vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  vga_sync/v_count_reg_reg[4]/Q
                         net (fo=6, routed)           0.160     1.733    vga_control/addr_reg_reg_rep[2]
    SLICE_X49Y12         LDCE                                         r  vga_control/row_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.128ns (38.024%)  route 0.209ns (61.976%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    vga_sync/CLK
    SLICE_X48Y14         FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  vga_sync/v_count_reg_reg[3]/Q
                         net (fo=10, routed)          0.209     1.782    vga_control/addr_reg_reg_rep[1]
    SLICE_X48Y13         LDCE                                         r  vga_control/row_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.141ns (38.574%)  route 0.225ns (61.426%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    vga_sync/CLK
    SLICE_X49Y13         FDCE                                         r  vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga_sync/v_count_reg_reg[5]/Q
                         net (fo=5, routed)           0.225     1.811    vga_control/addr_reg_reg_rep[3]
    SLICE_X49Y12         LDCE                                         r  vga_control/row_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.141ns (36.512%)  route 0.245ns (63.488%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    vga_sync/CLK
    SLICE_X48Y14         FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.245     1.831    vga_control/addr_reg_reg_rep[0]
    SLICE_X48Y13         LDCE                                         r  vga_control/row_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.164ns (42.464%)  route 0.222ns (57.536%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    vga_sync/CLK
    SLICE_X50Y15         FDCE                                         r  vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.222     1.831    vga_control/Q[0]
    SLICE_X50Y13         LDCE                                         r  vga_control/bit_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.148ns (33.615%)  route 0.292ns (66.385%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    vga_sync/CLK
    SLICE_X50Y15         FDCE                                         r  vga_sync/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  vga_sync/h_count_reg_reg[3]/Q
                         net (fo=4, routed)           0.292     1.885    vga_control/Q[1]
    SLICE_X50Y13         LDCE                                         r  vga_control/bit_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.141ns (31.358%)  route 0.309ns (68.642%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    vga_sync/CLK
    SLICE_X51Y15         FDCE                                         r  vga_sync/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga_sync/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           0.309     1.895    vga_control/Q[2]
    SLICE_X50Y13         LDCE                                         r  vga_control/bit_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.209ns (34.615%)  route 0.395ns (65.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    binary2DIG/numberCounter/CLK
    SLICE_X52Y13         FDRE                                         r  binary2DIG/numberCounter/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  binary2DIG/numberCounter/ones_reg[0]/Q
                         net (fo=21, routed)          0.180     1.790    vga_sync/addr_reg_reg[6][0]
    SLICE_X52Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.835 r  vga_sync/char_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.214     2.049    vga_control/D[0]
    SLICE_X49Y12         LDCE                                         r  vga_control/char_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.209ns (33.439%)  route 0.416ns (66.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    binary2DIG/numberCounter/CLK
    SLICE_X52Y14         FDRE                                         r  binary2DIG/numberCounter/ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  binary2DIG/numberCounter/ones_reg[2]/Q
                         net (fo=15, routed)          0.202     1.811    vga_sync/addr_reg_reg[6][1]
    SLICE_X52Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.856 r  vga_sync/char_addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.214     2.070    vga_control/D[2]
    SLICE_X49Y12         LDCE                                         r  vga_control/char_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.232ns (33.345%)  route 0.464ns (66.655%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    binary2DIG/numberCounter/CLK
    SLICE_X55Y13         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  binary2DIG/numberCounter/thousands_reg[1]/Q
                         net (fo=16, routed)          0.176     1.762    binary2DIG/numberCounter/thousands_reg[1]
    SLICE_X54Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.807 r  binary2DIG/numberCounter/char_addr_reg[1]_i_2/O
                         net (fo=1, routed)           0.288     2.095    binary2DIG/numberCounter/char_addr_reg[1]_i_2_n_0
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.046     2.141 r  binary2DIG/numberCounter/char_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.141    vga_control/D[1]
    SLICE_X48Y13         LDCE                                         r  vga_control/char_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        47.343ns  (logic 20.973ns (44.300%)  route 26.370ns (55.700%))
  Logic Levels:           92  (CARRY4=74 FDRE=1 LUT1=1 LUT2=1 LUT3=14 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[6]/C
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[6]/Q
                         net (fo=27, routed)          2.651     3.169    inputControl/B[6]
    SLICE_X44Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.293 r  inputControl/ALU_Result0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.293    ALU/ALU_Result[14]_i_18_0[2]
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.691 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.691    ALU/ALU_Result0_carry__0_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.805 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.805    ALU/ALU_Result0_carry__1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.919    inputControl/CO[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.190 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.027     5.217    inputControl/ALU_Result0_carry__2[14]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.373     5.590 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.590    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.123 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.123    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.240    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.357    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.474 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.474    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.631 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.385     8.016    inputControl/ALU_Result0_carry__2[13]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332     8.348 r  inputControl/ALU_Result[13]_i_17/O
                         net (fo=1, routed)           0.000     8.348    inputControl/ALU_Result[13]_i_17_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.749    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.863    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.977    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.134 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.589    10.723    inputControl/ALU_Result0_carry__2[12]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    11.052 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.052    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.602 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.602    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.716    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.830    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.944    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.101 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.721    13.822    inputControl/ALU_Result0_carry__2[11]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    14.151 r  inputControl/ALU_Result[11]_i_21/O
                         net (fo=1, routed)           0.000    14.151    inputControl/ALU_Result[11]_i_21_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.552 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.552    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.666 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.666    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.780    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.894    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.051 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.546    16.597    ALU_Result0[11]
    SLICE_X51Y14         LUT2 (Prop_lut2_I0_O)        0.329    16.926 r  ALU_Result[10]_i_4/O
                         net (fo=1, routed)           0.000    16.926    inputControl/ALU_Result_reg[10][0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    17.417 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.473    18.890    inputControl/ALU_Result0_carry__2[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    19.219 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.219    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.752 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.752    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.869 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.869    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.103    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.260 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.682    21.941    inputControl/ALU_Result0_carry__2[8]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    22.273 r  inputControl/ALU_Result[8]_i_22/O
                         net (fo=1, routed)           0.000    22.273    inputControl/ALU_Result[8]_i_22_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.671 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.671    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.785 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.785    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.899 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.899    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.013 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.013    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.170 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.714    24.884    inputControl/ALU_Result0_carry__2[7]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.213 r  inputControl/ALU_Result[7]_i_21/O
                         net (fo=1, routed)           0.000    25.213    inputControl/ALU_Result[7]_i_21_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.589 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.589    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.706 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.706    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.823 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.823    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.940 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.940    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.097 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.681    27.778    inputControl/ALU_Result0_carry__2[6]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    28.110 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    28.110    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.643 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.643    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.760 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.760    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.877 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.877    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.994 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.994    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.151 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          2.051    31.202    inputControl/ALU_Result0_carry__2[5]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.332    31.534 r  inputControl/ALU_Result0__972_carry_i_40/O
                         net (fo=1, routed)           0.000    31.534    inputControl/ALU_Result0__972_carry_i_40_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.910 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.910    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.027 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.027    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.144 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.144    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.261 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.261    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.418 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.955    33.372    inputControl/ALU_Result0_carry__2[4]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.332    33.704 r  inputControl/ALU_Result0__972_carry_i_39/O
                         net (fo=1, routed)           0.000    33.704    inputControl/ALU_Result0__972_carry_i_39_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.254 r  inputControl/ALU_Result0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.254    inputControl/ALU_Result0__972_carry_i_28_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.368 r  inputControl/ALU_Result0__972_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.368    inputControl/ALU_Result0__972_carry_i_23_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.482 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.482    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.596 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.596    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.753 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          1.958    36.711    inputControl/ALU_Result0_carry__2[3]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    37.040 r  inputControl/ALU_Result0__972_carry_i_31/O
                         net (fo=1, routed)           0.000    37.040    inputControl/ALU_Result0__972_carry_i_31_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.573 r  inputControl/ALU_Result0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.573    inputControl/ALU_Result0__972_carry_i_19_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.690 r  inputControl/ALU_Result0__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.690    inputControl/ALU_Result0__972_carry__0_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.807 r  inputControl/ALU_Result0__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.807    inputControl/ALU_Result0__972_carry_i_14_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.924 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.924    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.081 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          1.372    39.453    inputControl/ALU_Result0_carry__2[2]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.332    39.785 r  inputControl/ALU_Result0__972_carry_i_20/O
                         net (fo=1, routed)           0.000    39.785    inputControl/ALU_Result0__972_carry_i_20_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.186 r  inputControl/ALU_Result0__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.186    inputControl/ALU_Result0__972_carry_i_10_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.300 r  inputControl/ALU_Result0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.300    inputControl/ALU_Result0__972_carry__0_i_6_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.414 r  inputControl/ALU_Result0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.414    inputControl/ALU_Result0__972_carry__1_i_6_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.528 r  inputControl/ALU_Result0__972_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    40.528    inputControl/ALU_Result0__972_carry_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.685 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          1.685    42.369    inputControl/ALU_Result0_carry__2[1]
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.329    42.698 r  inputControl/ALU_Result0__972_carry_i_12/O
                         net (fo=1, routed)           0.000    42.698    inputControl/ALU_Result0__972_carry_i_12_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.096 r  inputControl/ALU_Result0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.096    inputControl/ALU_Result0__972_carry_i_2_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.210 r  inputControl/ALU_Result0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.210    inputControl/ALU_Result0__972_carry__0_i_1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.324 r  inputControl/ALU_Result0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.324    inputControl/ALU_Result0__972_carry__1_i_1_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.438 r  inputControl/ALU_Result0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.438    inputControl/ALU_Result0__972_carry__2_i_1_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.595 r  inputControl/ALU_Result0__972_carry_i_1/CO[1]
                         net (fo=20, routed)          1.386    44.981    inputControl/ALU_Result0_carry__2[0]
    SLICE_X36Y4          LUT3 (Prop_lut3_I0_O)        0.329    45.310 r  inputControl/ALU_Result0__972_carry_i_5/O
                         net (fo=1, routed)           0.000    45.310    ALU/ALU_Result0__972_carry__0_1[1]
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.860 r  ALU/ALU_Result0__972_carry/CO[3]
                         net (fo=1, routed)           0.000    45.860    ALU/ALU_Result0__972_carry_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.974 r  ALU/ALU_Result0__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.974    ALU/ALU_Result0__972_carry__0_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.088 r  ALU/ALU_Result0__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.088    ALU/ALU_Result0__972_carry__1_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.202 r  ALU/ALU_Result0__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.202    ALU/ALU_Result0__972_carry__2_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.473 r  ALU/ALU_Result0__972_carry__3/CO[0]
                         net (fo=1, routed)           0.497    46.970    ALU/ALU_Result0__0[0]
    SLICE_X45Y4          LUT5 (Prop_lut5_I1_O)        0.373    47.343 r  ALU/ALU_Result[0]_i_1/O
                         net (fo=1, routed)           0.000    47.343    ALU/ALU_Result[0]_i_1_n_0
    SLICE_X45Y4          FDRE                                         r  ALU/ALU_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.448     4.789    ALU/CLK
    SLICE_X45Y4          FDRE                                         r  ALU/ALU_Result_reg[0]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.720ns  (logic 19.437ns (43.464%)  route 25.283ns (56.536%))
  Logic Levels:           86  (CARRY4=69 FDRE=1 LUT1=1 LUT2=1 LUT3=13 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[6]/C
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[6]/Q
                         net (fo=27, routed)          2.651     3.169    inputControl/B[6]
    SLICE_X44Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.293 r  inputControl/ALU_Result0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.293    ALU/ALU_Result[14]_i_18_0[2]
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.691 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.691    ALU/ALU_Result0_carry__0_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.805 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.805    ALU/ALU_Result0_carry__1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.919    inputControl/CO[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.190 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.027     5.217    inputControl/ALU_Result0_carry__2[14]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.373     5.590 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.590    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.123 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.123    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.240    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.357    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.474 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.474    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.631 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.385     8.016    inputControl/ALU_Result0_carry__2[13]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332     8.348 r  inputControl/ALU_Result[13]_i_17/O
                         net (fo=1, routed)           0.000     8.348    inputControl/ALU_Result[13]_i_17_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.749    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.863    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.977    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.134 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.589    10.723    inputControl/ALU_Result0_carry__2[12]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    11.052 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.052    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.602 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.602    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.716    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.830    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.944    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.101 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.721    13.822    inputControl/ALU_Result0_carry__2[11]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    14.151 r  inputControl/ALU_Result[11]_i_21/O
                         net (fo=1, routed)           0.000    14.151    inputControl/ALU_Result[11]_i_21_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.552 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.552    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.666 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.666    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.780    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.894    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.051 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.546    16.597    ALU_Result0[11]
    SLICE_X51Y14         LUT2 (Prop_lut2_I0_O)        0.329    16.926 r  ALU_Result[10]_i_4/O
                         net (fo=1, routed)           0.000    16.926    inputControl/ALU_Result_reg[10][0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    17.417 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.473    18.890    inputControl/ALU_Result0_carry__2[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    19.219 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.219    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.752 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.752    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.869 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.869    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.103    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.260 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.682    21.941    inputControl/ALU_Result0_carry__2[8]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    22.273 r  inputControl/ALU_Result[8]_i_22/O
                         net (fo=1, routed)           0.000    22.273    inputControl/ALU_Result[8]_i_22_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.671 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.671    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.785 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.785    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.899 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.899    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.013 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.013    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.170 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.714    24.884    inputControl/ALU_Result0_carry__2[7]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.213 r  inputControl/ALU_Result[7]_i_21/O
                         net (fo=1, routed)           0.000    25.213    inputControl/ALU_Result[7]_i_21_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.589 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.589    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.706 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.706    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.823 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.823    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.940 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.940    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.097 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.681    27.778    inputControl/ALU_Result0_carry__2[6]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    28.110 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    28.110    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.643 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.643    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.760 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.760    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.877 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.877    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.994 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.994    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.151 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          2.051    31.202    inputControl/ALU_Result0_carry__2[5]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.332    31.534 r  inputControl/ALU_Result0__972_carry_i_40/O
                         net (fo=1, routed)           0.000    31.534    inputControl/ALU_Result0__972_carry_i_40_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.910 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.910    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.027 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.027    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.144 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.144    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.261 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.261    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.418 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.955    33.372    inputControl/ALU_Result0_carry__2[4]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.332    33.704 r  inputControl/ALU_Result0__972_carry_i_39/O
                         net (fo=1, routed)           0.000    33.704    inputControl/ALU_Result0__972_carry_i_39_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.254 r  inputControl/ALU_Result0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.254    inputControl/ALU_Result0__972_carry_i_28_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.368 r  inputControl/ALU_Result0__972_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.368    inputControl/ALU_Result0__972_carry_i_23_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.482 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.482    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.596 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.596    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.753 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          1.958    36.711    inputControl/ALU_Result0_carry__2[3]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    37.040 r  inputControl/ALU_Result0__972_carry_i_31/O
                         net (fo=1, routed)           0.000    37.040    inputControl/ALU_Result0__972_carry_i_31_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.573 r  inputControl/ALU_Result0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.573    inputControl/ALU_Result0__972_carry_i_19_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.690 r  inputControl/ALU_Result0__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.690    inputControl/ALU_Result0__972_carry__0_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.807 r  inputControl/ALU_Result0__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.807    inputControl/ALU_Result0__972_carry_i_14_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.924 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.924    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.081 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          1.372    39.453    inputControl/ALU_Result0_carry__2[2]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.332    39.785 r  inputControl/ALU_Result0__972_carry_i_20/O
                         net (fo=1, routed)           0.000    39.785    inputControl/ALU_Result0__972_carry_i_20_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.186 r  inputControl/ALU_Result0__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.186    inputControl/ALU_Result0__972_carry_i_10_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.300 r  inputControl/ALU_Result0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.300    inputControl/ALU_Result0__972_carry__0_i_6_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.414 r  inputControl/ALU_Result0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.414    inputControl/ALU_Result0__972_carry__1_i_6_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.528 r  inputControl/ALU_Result0__972_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    40.528    inputControl/ALU_Result0__972_carry_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.685 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          1.685    42.369    inputControl/ALU_Result0_carry__2[1]
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.329    42.698 r  inputControl/ALU_Result0__972_carry_i_12/O
                         net (fo=1, routed)           0.000    42.698    inputControl/ALU_Result0__972_carry_i_12_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.096 r  inputControl/ALU_Result0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.096    inputControl/ALU_Result0__972_carry_i_2_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.210 r  inputControl/ALU_Result0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.210    inputControl/ALU_Result0__972_carry__0_i_1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.324 r  inputControl/ALU_Result0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.324    inputControl/ALU_Result0__972_carry__1_i_1_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.438 r  inputControl/ALU_Result0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.438    inputControl/ALU_Result0__972_carry__2_i_1_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.595 r  inputControl/ALU_Result0__972_carry_i_1/CO[1]
                         net (fo=20, routed)          0.795    44.391    ALU/ALU_Result_reg[15]_1[0]
    SLICE_X49Y4          LUT5 (Prop_lut5_I0_O)        0.329    44.720 r  ALU/ALU_Result[1]_i_1/O
                         net (fo=1, routed)           0.000    44.720    ALU/ALU_Result[1]_i_1_n_0
    SLICE_X49Y4          FDRE                                         r  ALU/ALU_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.451     4.792    ALU/CLK
    SLICE_X49Y4          FDRE                                         r  ALU/ALU_Result_reg[1]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.985ns  (logic 18.211ns (42.366%)  route 24.774ns (57.634%))
  Logic Levels:           80  (CARRY4=64 FDRE=1 LUT1=1 LUT2=1 LUT3=12 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[6]/C
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[6]/Q
                         net (fo=27, routed)          2.651     3.169    inputControl/B[6]
    SLICE_X44Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.293 r  inputControl/ALU_Result0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.293    ALU/ALU_Result[14]_i_18_0[2]
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.691 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.691    ALU/ALU_Result0_carry__0_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.805 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.805    ALU/ALU_Result0_carry__1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.919    inputControl/CO[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.190 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.027     5.217    inputControl/ALU_Result0_carry__2[14]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.373     5.590 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.590    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.123 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.123    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.240    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.357    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.474 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.474    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.631 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.385     8.016    inputControl/ALU_Result0_carry__2[13]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332     8.348 r  inputControl/ALU_Result[13]_i_17/O
                         net (fo=1, routed)           0.000     8.348    inputControl/ALU_Result[13]_i_17_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.749    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.863    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.977    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.134 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.589    10.723    inputControl/ALU_Result0_carry__2[12]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    11.052 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.052    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.602 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.602    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.716    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.830    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.944    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.101 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.721    13.822    inputControl/ALU_Result0_carry__2[11]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    14.151 r  inputControl/ALU_Result[11]_i_21/O
                         net (fo=1, routed)           0.000    14.151    inputControl/ALU_Result[11]_i_21_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.552 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.552    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.666 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.666    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.780    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.894    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.051 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.546    16.597    ALU_Result0[11]
    SLICE_X51Y14         LUT2 (Prop_lut2_I0_O)        0.329    16.926 r  ALU_Result[10]_i_4/O
                         net (fo=1, routed)           0.000    16.926    inputControl/ALU_Result_reg[10][0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    17.417 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.473    18.890    inputControl/ALU_Result0_carry__2[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    19.219 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.219    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.752 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.752    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.869 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.869    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.103    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.260 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.682    21.941    inputControl/ALU_Result0_carry__2[8]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    22.273 r  inputControl/ALU_Result[8]_i_22/O
                         net (fo=1, routed)           0.000    22.273    inputControl/ALU_Result[8]_i_22_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.671 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.671    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.785 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.785    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.899 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.899    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.013 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.013    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.170 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.714    24.884    inputControl/ALU_Result0_carry__2[7]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.213 r  inputControl/ALU_Result[7]_i_21/O
                         net (fo=1, routed)           0.000    25.213    inputControl/ALU_Result[7]_i_21_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.589 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.589    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.706 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.706    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.823 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.823    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.940 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.940    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.097 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.681    27.778    inputControl/ALU_Result0_carry__2[6]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    28.110 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    28.110    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.643 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.643    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.760 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.760    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.877 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.877    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.994 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.994    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.151 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          2.051    31.202    inputControl/ALU_Result0_carry__2[5]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.332    31.534 r  inputControl/ALU_Result0__972_carry_i_40/O
                         net (fo=1, routed)           0.000    31.534    inputControl/ALU_Result0__972_carry_i_40_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.910 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.910    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.027 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.027    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.144 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.144    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.261 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.261    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.418 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.955    33.372    inputControl/ALU_Result0_carry__2[4]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.332    33.704 r  inputControl/ALU_Result0__972_carry_i_39/O
                         net (fo=1, routed)           0.000    33.704    inputControl/ALU_Result0__972_carry_i_39_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.254 r  inputControl/ALU_Result0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.254    inputControl/ALU_Result0__972_carry_i_28_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.368 r  inputControl/ALU_Result0__972_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.368    inputControl/ALU_Result0__972_carry_i_23_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.482 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.482    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.596 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.596    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.753 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          1.958    36.711    inputControl/ALU_Result0_carry__2[3]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    37.040 r  inputControl/ALU_Result0__972_carry_i_31/O
                         net (fo=1, routed)           0.000    37.040    inputControl/ALU_Result0__972_carry_i_31_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.573 r  inputControl/ALU_Result0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.573    inputControl/ALU_Result0__972_carry_i_19_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.690 r  inputControl/ALU_Result0__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.690    inputControl/ALU_Result0__972_carry__0_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.807 r  inputControl/ALU_Result0__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.807    inputControl/ALU_Result0__972_carry_i_14_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.924 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.924    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.081 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          1.372    39.453    inputControl/ALU_Result0_carry__2[2]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.332    39.785 r  inputControl/ALU_Result0__972_carry_i_20/O
                         net (fo=1, routed)           0.000    39.785    inputControl/ALU_Result0__972_carry_i_20_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.186 r  inputControl/ALU_Result0__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.186    inputControl/ALU_Result0__972_carry_i_10_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.300 r  inputControl/ALU_Result0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.300    inputControl/ALU_Result0__972_carry__0_i_6_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.414 r  inputControl/ALU_Result0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.414    inputControl/ALU_Result0__972_carry__1_i_6_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.528 r  inputControl/ALU_Result0__972_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    40.528    inputControl/ALU_Result0__972_carry_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.685 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          1.971    42.656    ALU/ALU_Result_reg[15]_1[1]
    SLICE_X43Y4          LUT5 (Prop_lut5_I3_O)        0.329    42.985 r  ALU/ALU_Result[2]_i_1/O
                         net (fo=1, routed)           0.000    42.985    ALU/ALU_Result[2]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  ALU/ALU_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.447     4.788    ALU/CLK
    SLICE_X43Y4          FDRE                                         r  ALU/ALU_Result_reg[2]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.536ns  (logic 16.982ns (42.953%)  route 22.554ns (57.047%))
  Logic Levels:           74  (CARRY4=59 FDRE=1 LUT1=1 LUT2=1 LUT3=11 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[6]/C
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[6]/Q
                         net (fo=27, routed)          2.651     3.169    inputControl/B[6]
    SLICE_X44Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.293 r  inputControl/ALU_Result0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.293    ALU/ALU_Result[14]_i_18_0[2]
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.691 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.691    ALU/ALU_Result0_carry__0_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.805 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.805    ALU/ALU_Result0_carry__1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.919    inputControl/CO[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.190 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.027     5.217    inputControl/ALU_Result0_carry__2[14]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.373     5.590 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.590    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.123 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.123    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.240    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.357    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.474 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.474    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.631 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.385     8.016    inputControl/ALU_Result0_carry__2[13]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332     8.348 r  inputControl/ALU_Result[13]_i_17/O
                         net (fo=1, routed)           0.000     8.348    inputControl/ALU_Result[13]_i_17_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.749    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.863    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.977    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.134 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.589    10.723    inputControl/ALU_Result0_carry__2[12]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    11.052 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.052    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.602 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.602    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.716    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.830    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.944    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.101 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.721    13.822    inputControl/ALU_Result0_carry__2[11]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    14.151 r  inputControl/ALU_Result[11]_i_21/O
                         net (fo=1, routed)           0.000    14.151    inputControl/ALU_Result[11]_i_21_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.552 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.552    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.666 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.666    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.780    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.894    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.051 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.546    16.597    ALU_Result0[11]
    SLICE_X51Y14         LUT2 (Prop_lut2_I0_O)        0.329    16.926 r  ALU_Result[10]_i_4/O
                         net (fo=1, routed)           0.000    16.926    inputControl/ALU_Result_reg[10][0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    17.417 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.473    18.890    inputControl/ALU_Result0_carry__2[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    19.219 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.219    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.752 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.752    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.869 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.869    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.103    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.260 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.682    21.941    inputControl/ALU_Result0_carry__2[8]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    22.273 r  inputControl/ALU_Result[8]_i_22/O
                         net (fo=1, routed)           0.000    22.273    inputControl/ALU_Result[8]_i_22_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.671 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.671    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.785 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.785    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.899 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.899    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.013 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.013    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.170 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.714    24.884    inputControl/ALU_Result0_carry__2[7]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.213 r  inputControl/ALU_Result[7]_i_21/O
                         net (fo=1, routed)           0.000    25.213    inputControl/ALU_Result[7]_i_21_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.589 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.589    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.706 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.706    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.823 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.823    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.940 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.940    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.097 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.681    27.778    inputControl/ALU_Result0_carry__2[6]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    28.110 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    28.110    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.643 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.643    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.760 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.760    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.877 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.877    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.994 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.994    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.151 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          2.051    31.202    inputControl/ALU_Result0_carry__2[5]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.332    31.534 r  inputControl/ALU_Result0__972_carry_i_40/O
                         net (fo=1, routed)           0.000    31.534    inputControl/ALU_Result0__972_carry_i_40_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.910 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.910    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.027 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.027    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.144 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.144    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.261 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.261    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.418 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.955    33.372    inputControl/ALU_Result0_carry__2[4]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.332    33.704 r  inputControl/ALU_Result0__972_carry_i_39/O
                         net (fo=1, routed)           0.000    33.704    inputControl/ALU_Result0__972_carry_i_39_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.254 r  inputControl/ALU_Result0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.254    inputControl/ALU_Result0__972_carry_i_28_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.368 r  inputControl/ALU_Result0__972_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.368    inputControl/ALU_Result0__972_carry_i_23_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.482 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.482    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.596 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.596    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.753 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          1.958    36.711    inputControl/ALU_Result0_carry__2[3]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    37.040 r  inputControl/ALU_Result0__972_carry_i_31/O
                         net (fo=1, routed)           0.000    37.040    inputControl/ALU_Result0__972_carry_i_31_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.573 r  inputControl/ALU_Result0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.573    inputControl/ALU_Result0__972_carry_i_19_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.690 r  inputControl/ALU_Result0__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.690    inputControl/ALU_Result0__972_carry__0_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.807 r  inputControl/ALU_Result0__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.807    inputControl/ALU_Result0__972_carry_i_14_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.924 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.924    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.081 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          1.123    39.204    ALU/ALU_Result_reg[15]_1[2]
    SLICE_X45Y4          LUT5 (Prop_lut5_I1_O)        0.332    39.536 r  ALU/ALU_Result[3]_i_1/O
                         net (fo=1, routed)           0.000    39.536    ALU/ALU_Result[3]_i_1_n_0
    SLICE_X45Y4          FDRE                                         r  ALU/ALU_Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.448     4.789    ALU/CLK
    SLICE_X45Y4          FDRE                                         r  ALU/ALU_Result_reg[3]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.114ns  (logic 15.609ns (43.222%)  route 20.505ns (56.778%))
  Logic Levels:           68  (CARRY4=54 FDRE=1 LUT1=1 LUT2=1 LUT3=10 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[6]/C
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[6]/Q
                         net (fo=27, routed)          2.651     3.169    inputControl/B[6]
    SLICE_X44Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.293 r  inputControl/ALU_Result0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.293    ALU/ALU_Result[14]_i_18_0[2]
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.691 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.691    ALU/ALU_Result0_carry__0_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.805 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.805    ALU/ALU_Result0_carry__1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.919    inputControl/CO[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.190 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.027     5.217    inputControl/ALU_Result0_carry__2[14]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.373     5.590 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.590    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.123 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.123    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.240    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.357    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.474 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.474    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.631 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.385     8.016    inputControl/ALU_Result0_carry__2[13]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332     8.348 r  inputControl/ALU_Result[13]_i_17/O
                         net (fo=1, routed)           0.000     8.348    inputControl/ALU_Result[13]_i_17_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.749    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.863    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.977    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.134 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.589    10.723    inputControl/ALU_Result0_carry__2[12]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    11.052 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.052    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.602 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.602    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.716    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.830    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.944    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.101 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.721    13.822    inputControl/ALU_Result0_carry__2[11]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    14.151 r  inputControl/ALU_Result[11]_i_21/O
                         net (fo=1, routed)           0.000    14.151    inputControl/ALU_Result[11]_i_21_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.552 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.552    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.666 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.666    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.780    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.894    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.051 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.546    16.597    ALU_Result0[11]
    SLICE_X51Y14         LUT2 (Prop_lut2_I0_O)        0.329    16.926 r  ALU_Result[10]_i_4/O
                         net (fo=1, routed)           0.000    16.926    inputControl/ALU_Result_reg[10][0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    17.417 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.473    18.890    inputControl/ALU_Result0_carry__2[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    19.219 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.219    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.752 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.752    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.869 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.869    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.103    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.260 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.682    21.941    inputControl/ALU_Result0_carry__2[8]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    22.273 r  inputControl/ALU_Result[8]_i_22/O
                         net (fo=1, routed)           0.000    22.273    inputControl/ALU_Result[8]_i_22_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.671 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.671    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.785 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.785    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.899 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.899    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.013 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.013    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.170 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.714    24.884    inputControl/ALU_Result0_carry__2[7]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.213 r  inputControl/ALU_Result[7]_i_21/O
                         net (fo=1, routed)           0.000    25.213    inputControl/ALU_Result[7]_i_21_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.589 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.589    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.706 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.706    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.823 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.823    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.940 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.940    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.097 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.681    27.778    inputControl/ALU_Result0_carry__2[6]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    28.110 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    28.110    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.643 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.643    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.760 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.760    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.877 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.877    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.994 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.994    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.151 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          2.051    31.202    inputControl/ALU_Result0_carry__2[5]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.332    31.534 r  inputControl/ALU_Result0__972_carry_i_40/O
                         net (fo=1, routed)           0.000    31.534    inputControl/ALU_Result0__972_carry_i_40_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.910 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.910    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.027 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.027    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.144 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.144    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.261 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.261    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.418 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.955    33.372    inputControl/ALU_Result0_carry__2[4]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.332    33.704 r  inputControl/ALU_Result0__972_carry_i_39/O
                         net (fo=1, routed)           0.000    33.704    inputControl/ALU_Result0__972_carry_i_39_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.254 r  inputControl/ALU_Result0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.254    inputControl/ALU_Result0__972_carry_i_28_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.368 r  inputControl/ALU_Result0__972_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.368    inputControl/ALU_Result0__972_carry_i_23_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.482 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.482    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.596 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.596    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.753 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          1.031    35.785    ALU/ALU_Result_reg[15]_1[3]
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.329    36.114 r  ALU/ALU_Result[4]_i_1/O
                         net (fo=1, routed)           0.000    36.114    ALU/ALU_Result[4]_i_1_n_0
    SLICE_X49Y5          FDRE                                         r  ALU/ALU_Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.451     4.792    ALU/CLK
    SLICE_X49Y5          FDRE                                         r  ALU/ALU_Result_reg[4]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        34.141ns  (logic 14.231ns (41.683%)  route 19.910ns (58.317%))
  Logic Levels:           62  (CARRY4=49 FDRE=1 LUT1=1 LUT2=1 LUT3=9 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[6]/C
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[6]/Q
                         net (fo=27, routed)          2.651     3.169    inputControl/B[6]
    SLICE_X44Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.293 r  inputControl/ALU_Result0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.293    ALU/ALU_Result[14]_i_18_0[2]
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.691 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.691    ALU/ALU_Result0_carry__0_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.805 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.805    ALU/ALU_Result0_carry__1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.919    inputControl/CO[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.190 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.027     5.217    inputControl/ALU_Result0_carry__2[14]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.373     5.590 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.590    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.123 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.123    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.240    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.357    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.474 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.474    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.631 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.385     8.016    inputControl/ALU_Result0_carry__2[13]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332     8.348 r  inputControl/ALU_Result[13]_i_17/O
                         net (fo=1, routed)           0.000     8.348    inputControl/ALU_Result[13]_i_17_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.749    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.863    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.977    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.134 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.589    10.723    inputControl/ALU_Result0_carry__2[12]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    11.052 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.052    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.602 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.602    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.716    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.830    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.944    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.101 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.721    13.822    inputControl/ALU_Result0_carry__2[11]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    14.151 r  inputControl/ALU_Result[11]_i_21/O
                         net (fo=1, routed)           0.000    14.151    inputControl/ALU_Result[11]_i_21_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.552 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.552    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.666 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.666    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.780    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.894    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.051 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.546    16.597    ALU_Result0[11]
    SLICE_X51Y14         LUT2 (Prop_lut2_I0_O)        0.329    16.926 r  ALU_Result[10]_i_4/O
                         net (fo=1, routed)           0.000    16.926    inputControl/ALU_Result_reg[10][0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    17.417 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.473    18.890    inputControl/ALU_Result0_carry__2[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    19.219 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.219    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.752 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.752    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.869 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.869    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.103    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.260 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.682    21.941    inputControl/ALU_Result0_carry__2[8]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    22.273 r  inputControl/ALU_Result[8]_i_22/O
                         net (fo=1, routed)           0.000    22.273    inputControl/ALU_Result[8]_i_22_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.671 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.671    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.785 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.785    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.899 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.899    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.013 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.013    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.170 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.714    24.884    inputControl/ALU_Result0_carry__2[7]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.213 r  inputControl/ALU_Result[7]_i_21/O
                         net (fo=1, routed)           0.000    25.213    inputControl/ALU_Result[7]_i_21_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.589 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.589    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.706 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.706    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.823 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.823    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.940 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.940    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.097 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.681    27.778    inputControl/ALU_Result0_carry__2[6]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    28.110 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    28.110    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.643 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.643    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.760 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.760    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.877 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.877    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.994 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.994    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.151 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          2.051    31.202    inputControl/ALU_Result0_carry__2[5]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.332    31.534 r  inputControl/ALU_Result0__972_carry_i_40/O
                         net (fo=1, routed)           0.000    31.534    inputControl/ALU_Result0__972_carry_i_40_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.910 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.910    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.027 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.027    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.144 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.144    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.261 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.261    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.418 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          1.392    33.809    ALU/ALU_Result_reg[15]_1[4]
    SLICE_X49Y5          LUT5 (Prop_lut5_I1_O)        0.332    34.141 r  ALU/ALU_Result[5]_i_1/O
                         net (fo=1, routed)           0.000    34.141    ALU/ALU_Result[5]_i_1_n_0
    SLICE_X49Y5          FDRE                                         r  ALU/ALU_Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.451     4.792    ALU/CLK
    SLICE_X49Y5          FDRE                                         r  ALU/ALU_Result_reg[5]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.917ns  (logic 13.015ns (42.096%)  route 17.902ns (57.904%))
  Logic Levels:           56  (CARRY4=44 FDRE=1 LUT1=1 LUT2=1 LUT3=8 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[6]/C
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[6]/Q
                         net (fo=27, routed)          2.651     3.169    inputControl/B[6]
    SLICE_X44Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.293 r  inputControl/ALU_Result0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.293    ALU/ALU_Result[14]_i_18_0[2]
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.691 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.691    ALU/ALU_Result0_carry__0_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.805 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.805    ALU/ALU_Result0_carry__1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.919    inputControl/CO[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.190 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.027     5.217    inputControl/ALU_Result0_carry__2[14]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.373     5.590 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.590    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.123 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.123    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.240    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.357    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.474 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.474    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.631 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.385     8.016    inputControl/ALU_Result0_carry__2[13]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332     8.348 r  inputControl/ALU_Result[13]_i_17/O
                         net (fo=1, routed)           0.000     8.348    inputControl/ALU_Result[13]_i_17_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.749    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.863    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.977    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.134 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.589    10.723    inputControl/ALU_Result0_carry__2[12]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    11.052 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.052    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.602 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.602    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.716    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.830    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.944    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.101 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.721    13.822    inputControl/ALU_Result0_carry__2[11]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    14.151 r  inputControl/ALU_Result[11]_i_21/O
                         net (fo=1, routed)           0.000    14.151    inputControl/ALU_Result[11]_i_21_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.552 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.552    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.666 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.666    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.780    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.894    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.051 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.546    16.597    ALU_Result0[11]
    SLICE_X51Y14         LUT2 (Prop_lut2_I0_O)        0.329    16.926 r  ALU_Result[10]_i_4/O
                         net (fo=1, routed)           0.000    16.926    inputControl/ALU_Result_reg[10][0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    17.417 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.473    18.890    inputControl/ALU_Result0_carry__2[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    19.219 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.219    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.752 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.752    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.869 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.869    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.103    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.260 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.682    21.941    inputControl/ALU_Result0_carry__2[8]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    22.273 r  inputControl/ALU_Result[8]_i_22/O
                         net (fo=1, routed)           0.000    22.273    inputControl/ALU_Result[8]_i_22_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.671 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.671    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.785 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.785    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.899 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.899    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.013 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.013    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.170 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.714    24.884    inputControl/ALU_Result0_carry__2[7]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.213 r  inputControl/ALU_Result[7]_i_21/O
                         net (fo=1, routed)           0.000    25.213    inputControl/ALU_Result[7]_i_21_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.589 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.589    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.706 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.706    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.823 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.823    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.940 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.940    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.097 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.681    27.778    inputControl/ALU_Result0_carry__2[6]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    28.110 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    28.110    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.643 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.643    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.760 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.760    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.877 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.877    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.994 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.994    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.151 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          1.435    30.585    ALU/ALU_Result_reg[15]_1[5]
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.332    30.917 r  ALU/ALU_Result[6]_i_1/O
                         net (fo=1, routed)           0.000    30.917    ALU/ALU_Result[6]_i_1_n_0
    SLICE_X49Y5          FDRE                                         r  ALU/ALU_Result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.451     4.792    ALU/CLK
    SLICE_X49Y5          FDRE                                         r  ALU/ALU_Result_reg[6]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.718ns  (logic 11.642ns (42.002%)  route 16.076ns (57.998%))
  Logic Levels:           50  (CARRY4=39 FDRE=1 LUT1=1 LUT2=1 LUT3=7 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[6]/C
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[6]/Q
                         net (fo=27, routed)          2.651     3.169    inputControl/B[6]
    SLICE_X44Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.293 r  inputControl/ALU_Result0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.293    ALU/ALU_Result[14]_i_18_0[2]
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.691 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.691    ALU/ALU_Result0_carry__0_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.805 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.805    ALU/ALU_Result0_carry__1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.919    inputControl/CO[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.190 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.027     5.217    inputControl/ALU_Result0_carry__2[14]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.373     5.590 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.590    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.123 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.123    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.240    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.357    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.474 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.474    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.631 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.385     8.016    inputControl/ALU_Result0_carry__2[13]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332     8.348 r  inputControl/ALU_Result[13]_i_17/O
                         net (fo=1, routed)           0.000     8.348    inputControl/ALU_Result[13]_i_17_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.749    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.863    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.977    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.134 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.589    10.723    inputControl/ALU_Result0_carry__2[12]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    11.052 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.052    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.602 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.602    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.716    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.830    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.944    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.101 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.721    13.822    inputControl/ALU_Result0_carry__2[11]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    14.151 r  inputControl/ALU_Result[11]_i_21/O
                         net (fo=1, routed)           0.000    14.151    inputControl/ALU_Result[11]_i_21_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.552 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.552    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.666 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.666    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.780    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.894    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.051 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.546    16.597    ALU_Result0[11]
    SLICE_X51Y14         LUT2 (Prop_lut2_I0_O)        0.329    16.926 r  ALU_Result[10]_i_4/O
                         net (fo=1, routed)           0.000    16.926    inputControl/ALU_Result_reg[10][0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    17.417 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.473    18.890    inputControl/ALU_Result0_carry__2[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    19.219 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.219    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.752 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.752    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.869 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.869    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.103    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.260 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.682    21.941    inputControl/ALU_Result0_carry__2[8]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    22.273 r  inputControl/ALU_Result[8]_i_22/O
                         net (fo=1, routed)           0.000    22.273    inputControl/ALU_Result[8]_i_22_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.671 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.671    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.785 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.785    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.899 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.899    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.013 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.013    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.170 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.714    24.884    inputControl/ALU_Result0_carry__2[7]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    25.213 r  inputControl/ALU_Result[7]_i_21/O
                         net (fo=1, routed)           0.000    25.213    inputControl/ALU_Result[7]_i_21_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.589 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.589    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.706 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.706    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.823 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.823    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.940 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.940    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.097 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.289    27.386    ALU/ALU_Result_reg[15]_1[6]
    SLICE_X53Y6          LUT5 (Prop_lut5_I0_O)        0.332    27.718 r  ALU/ALU_Result[7]_i_1/O
                         net (fo=1, routed)           0.000    27.718    ALU/ALU_Result[7]_i_1_n_0
    SLICE_X53Y6          FDRE                                         r  ALU/ALU_Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.452     4.793    ALU/CLK
    SLICE_X53Y6          FDRE                                         r  ALU/ALU_Result_reg[7]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.309ns  (logic 10.426ns (42.890%)  route 13.883ns (57.110%))
  Logic Levels:           44  (CARRY4=34 FDRE=1 LUT1=1 LUT2=1 LUT3=6 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[6]/C
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[6]/Q
                         net (fo=27, routed)          2.651     3.169    inputControl/B[6]
    SLICE_X44Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.293 r  inputControl/ALU_Result0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.293    ALU/ALU_Result[14]_i_18_0[2]
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.691 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.691    ALU/ALU_Result0_carry__0_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.805 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.805    ALU/ALU_Result0_carry__1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.919    inputControl/CO[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.190 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.027     5.217    inputControl/ALU_Result0_carry__2[14]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.373     5.590 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.590    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.123 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.123    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.240    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.357    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.474 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.474    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.631 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.385     8.016    inputControl/ALU_Result0_carry__2[13]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332     8.348 r  inputControl/ALU_Result[13]_i_17/O
                         net (fo=1, routed)           0.000     8.348    inputControl/ALU_Result[13]_i_17_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.749    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.863    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.977    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.134 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.589    10.723    inputControl/ALU_Result0_carry__2[12]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    11.052 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.052    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.602 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.602    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.716    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.830    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.944    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.101 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.721    13.822    inputControl/ALU_Result0_carry__2[11]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    14.151 r  inputControl/ALU_Result[11]_i_21/O
                         net (fo=1, routed)           0.000    14.151    inputControl/ALU_Result[11]_i_21_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.552 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.552    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.666 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.666    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.780    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.894    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.051 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.546    16.597    ALU_Result0[11]
    SLICE_X51Y14         LUT2 (Prop_lut2_I0_O)        0.329    16.926 r  ALU_Result[10]_i_4/O
                         net (fo=1, routed)           0.000    16.926    inputControl/ALU_Result_reg[10][0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    17.417 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.473    18.890    inputControl/ALU_Result0_carry__2[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    19.219 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.219    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.752 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.752    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.869 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.869    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.103    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.260 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.682    21.941    inputControl/ALU_Result0_carry__2[8]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    22.273 r  inputControl/ALU_Result[8]_i_22/O
                         net (fo=1, routed)           0.000    22.273    inputControl/ALU_Result[8]_i_22_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.671 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.671    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.785 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.785    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.899 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.899    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.013 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.013    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.170 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.810    23.980    ALU/ALU_Result_reg[15]_1[7]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.329    24.309 r  ALU/ALU_Result[8]_i_1/O
                         net (fo=1, routed)           0.000    24.309    ALU/ALU_Result[8]_i_1_n_0
    SLICE_X48Y7          FDRE                                         r  ALU/ALU_Result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.450     4.791    ALU/CLK
    SLICE_X48Y7          FDRE                                         r  ALU/ALU_Result_reg[8]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.076ns  (logic 9.200ns (41.674%)  route 12.876ns (58.326%))
  Logic Levels:           38  (CARRY4=29 FDRE=1 LUT1=1 LUT2=1 LUT3=5 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[6]/C
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[6]/Q
                         net (fo=27, routed)          2.651     3.169    inputControl/B[6]
    SLICE_X44Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.293 r  inputControl/ALU_Result0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.293    ALU/ALU_Result[14]_i_18_0[2]
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.691 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.691    ALU/ALU_Result0_carry__0_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.805 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.805    ALU/ALU_Result0_carry__1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.919    inputControl/CO[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.190 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.027     5.217    inputControl/ALU_Result0_carry__2[14]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.373     5.590 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.590    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.123 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.123    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.240    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.357    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.474 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.474    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.631 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.385     8.016    inputControl/ALU_Result0_carry__2[13]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332     8.348 r  inputControl/ALU_Result[13]_i_17/O
                         net (fo=1, routed)           0.000     8.348    inputControl/ALU_Result[13]_i_17_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.749    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.863    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.977    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.134 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.589    10.723    inputControl/ALU_Result0_carry__2[12]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    11.052 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.052    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.602 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.602    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.716    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.830    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.944    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.101 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.721    13.822    inputControl/ALU_Result0_carry__2[11]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.329    14.151 r  inputControl/ALU_Result[11]_i_21/O
                         net (fo=1, routed)           0.000    14.151    inputControl/ALU_Result[11]_i_21_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.552 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.552    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.666 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.666    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.780    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.894    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.051 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.546    16.597    ALU_Result0[11]
    SLICE_X51Y14         LUT2 (Prop_lut2_I0_O)        0.329    16.926 r  ALU_Result[10]_i_4/O
                         net (fo=1, routed)           0.000    16.926    inputControl/ALU_Result_reg[10][0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    17.417 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.473    18.890    inputControl/ALU_Result0_carry__2[9]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    19.219 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.219    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.752 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.752    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.869 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.869    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.103    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.260 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.485    21.744    ALU/ALU_Result_reg[15]_1[8]
    SLICE_X53Y7          LUT5 (Prop_lut5_I1_O)        0.332    22.076 r  ALU/ALU_Result[9]_i_1/O
                         net (fo=1, routed)           0.000    22.076    ALU/ALU_Result[9]_i_1_n_0
    SLICE_X53Y7          FDRE                                         r  ALU/ALU_Result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.451     4.792    ALU/CLK
    SLICE_X53Y7          FDRE                                         r  ALU/ALU_Result_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_control/row_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.158ns (51.082%)  route 0.151ns (48.918%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         LDCE                         0.000     0.000 r  vga_control/row_addr_reg[1]/G
    SLICE_X48Y13         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_control/row_addr_reg[1]/Q
                         net (fo=1, routed)           0.151     0.309    vga_control/cdr/ADDRARDADDR[1]
    RAMB18_X1Y4          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.873     2.001    vga_control/cdr/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 vga_control/row_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.158ns (50.954%)  route 0.152ns (49.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         LDCE                         0.000     0.000 r  vga_control/row_addr_reg[0]/G
    SLICE_X48Y13         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_control/row_addr_reg[0]/Q
                         net (fo=1, routed)           0.152     0.310    vga_control/cdr/ADDRARDADDR[0]
    RAMB18_X1Y4          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.873     2.001    vga_control/cdr/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 inputControl/opcode_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.042%)  route 0.171ns (47.958%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE                         0.000     0.000 r  inputControl/opcode_reg_reg[0]/C
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inputControl/opcode_reg_reg[0]/Q
                         net (fo=34, routed)          0.171     0.312    ALU/opcode[0]
    SLICE_X43Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.357 r  ALU/ALU_Result[2]_i_1/O
                         net (fo=1, routed)           0.000     0.357    ALU/ALU_Result[2]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  ALU/ALU_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.833     1.960    ALU/CLK
    SLICE_X43Y4          FDRE                                         r  ALU/ALU_Result_reg[2]/C

Slack:                    inf
  Source:                 vga_control/row_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.158ns (43.944%)  route 0.202ns (56.056%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  vga_control/row_addr_reg[2]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_control/row_addr_reg[2]/Q
                         net (fo=1, routed)           0.202     0.360    vga_control/cdr/ADDRARDADDR[2]
    RAMB18_X1Y4          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.873     2.001    vga_control/cdr/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 vga_control/char_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.158ns (42.305%)  route 0.215ns (57.695%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         LDCE                         0.000     0.000 r  vga_control/char_addr_reg[2]/G
    SLICE_X49Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_control/char_addr_reg[2]/Q
                         net (fo=2, routed)           0.215     0.373    vga_control/cdr/ADDRARDADDR[6]
    RAMB18_X1Y4          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.873     2.001    vga_control/cdr/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 vga_control/char_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.158ns (41.470%)  route 0.223ns (58.530%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         LDCE                         0.000     0.000 r  vga_control/char_addr_reg[1]/G
    SLICE_X48Y13         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_control/char_addr_reg[1]/Q
                         net (fo=2, routed)           0.223     0.381    vga_control/cdr/ADDRARDADDR[5]
    RAMB18_X1Y4          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.873     2.001    vga_control/cdr/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.266%)  route 0.243ns (59.734%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  singlePulser/d_reg/Q
                         net (fo=24, routed)          0.243     0.407    vga_sync/AR[0]
    SLICE_X50Y15         FDCE                                         f  vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.831     1.958    vga_sync/CLK
    SLICE_X50Y15         FDCE                                         r  vga_sync/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.266%)  route 0.243ns (59.734%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  singlePulser/d_reg/Q
                         net (fo=24, routed)          0.243     0.407    vga_sync/AR[0]
    SLICE_X50Y15         FDCE                                         f  vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.831     1.958    vga_sync/CLK
    SLICE_X50Y15         FDCE                                         r  vga_sync/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.266%)  route 0.243ns (59.734%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  singlePulser/d_reg/Q
                         net (fo=24, routed)          0.243     0.407    vga_sync/AR[0]
    SLICE_X50Y15         FDCE                                         f  vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.831     1.958    vga_sync/CLK
    SLICE_X50Y15         FDCE                                         r  vga_sync/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.266%)  route 0.243ns (59.734%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  singlePulser/d_reg/Q
                         net (fo=24, routed)          0.243     0.407    vga_sync/AR[0]
    SLICE_X50Y15         FDCE                                         f  vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.831     1.958    vga_sync/CLK
    SLICE_X50Y15         FDCE                                         r  vga_sync/h_count_reg_reg[3]/C





