enabling storing illegal instruction bits in mtval.
setting ram-size to 131072 MB
setting signature-granularity to 8 bytes
using lb.aq-01.sail.sig for test-signature output.
tohost located at 0x80001000
Running file lb.aq-01.
ELF Entry @ 0x80000000
begin_signature: 0x80003104
end_signature: 0x8000318c
CSR mstatus <- 0x0000000000000000 (input: 0x00000000)
mem[X,0b0000000000000000000001000000000000] -> 0x0297
mem[X,0b0000000000000000000001000000000010] -> 0x0000
[0] [M]: 0x00001000 (0x00000297) auipc t0, 0x0
x5 <- 0x00001000

mem[X,0b0000000000000000000001000000000100] -> 0x8593
mem[X,0b0000000000000000000001000000000110] -> 0x0202
[1] [M]: 0x00001004 (0x02028593) addi a1, t0, 0x20
x11 <- 0x00001020

mem[X,0b0000000000000000000001000000001000] -> 0x2573
mem[X,0b0000000000000000000001000000001010] -> 0xF140
[2] [M]: 0x00001008 (0xF1402573) csrrs a0, mhartid, zero
CSR mhartid -> 0x00000000
x10 <- 0x00000000

mem[X,0b0000000000000000000001000000001100] -> 0xA283
mem[X,0b0000000000000000000001000000001110] -> 0x0182
[3] [M]: 0x0000100C (0x0182A283) lw t0, 0x18(t0)
mem[R,0b0000000000000000000001000000011000] -> 0x80000000
x5 <- 0x80000000

mem[X,0b0000000000000000000001000000010000] -> 0x8067
mem[X,0b0000000000000000000001000000010010] -> 0x0002
[4] [M]: 0x00001010 (0x00028067) jalr zero, 0x0(t0)

within_phys_mem: 0b0010000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x80000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
  plat_ram_size: 0b0000000000000000000000000000000000
trapping from M to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0x00000000
CSR mstatus <- 0x0000000000001800
within_phys_mem: 0b0000000000000000000000000000000000 not within phys-mem:
  plat_rom_base: 0b0000000000000000000001000000000000
  plat_rom_size: 0b0000000000000000000001000000000000
  plat_ram_base: 0b0010000000000000000000000000000000
