<html><body><samp><pre>
<!@TC:1396199476>
#Build: Synplify Pro C-2009.06, Build 063R, May 19 2009
#install: C:\Program Files (x86)\Synplicity\fpga_C200906
#OS:  6.1
#Hostname: PERL

#Implementation: liaison

#Sun Mar 30 19:11:16 2014

<a name=compilerReport1>$ Start of Compile</a>
#Sun Mar 30 19:11:16 2014

Synopsys VHDL Compiler, version comp400rc, Build 020R, built May 20 2009
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Program Files (x86)\Synplicity\fpga_C200906\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1396199476> | Setting time resolution to ns
Top entity isn't set yet!
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\liaison.vhd:4:7:4:14:@N:CD630:@XP_MSG">liaison.vhd(4)</a><!@TM:1396199476> | Synthesizing liaison_post_synthesis.liaison.liaison 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\ECC.vhd:4:7:4:10:@N:CD630:@XP_MSG">ECC.vhd(4)</a><!@TM:1396199476> | Synthesizing liaison_post_synthesis.ecc.ecc 
Post processing for liaison_post_synthesis.ecc.ecc
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\registers.vhd:4:7:4:16:@N:CD630:@XP_MSG">registers.vhd(4)</a><!@TM:1396199476> | Synthesizing liaison_post_synthesis.registers.registers 
Post processing for liaison_post_synthesis.registers.registers
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\controller.vhd:4:7:4:17:@N:CD630:@XP_MSG">controller.vhd(4)</a><!@TM:1396199476> | Synthesizing liaison_post_synthesis.controller.controller 
Post processing for liaison_post_synthesis.controller.controller
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\onebitvoter.vhd:14:7:14:18:@N:CD630:@XP_MSG">onebitvoter.vhd(14)</a><!@TM:1396199476> | Synthesizing liaison_post_synthesis.onebitvoter.behavioral 
Post processing for liaison_post_synthesis.onebitvoter.behavioral
Post processing for liaison_post_synthesis.liaison.liaison
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\controller.vhd:37:1:37:3:@N:CL201:@XP_MSG">controller.vhd(37)</a><!@TM:1396199476> | Trying to extract state machine for register control_signals_internal
Extracted state machine for register control_signals_internal
State machine has 11 reachable states with original encodings of:
   0000000000
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\controller.vhd:37:1:37:3:@N:CL201:@XP_MSG">controller.vhd(37)</a><!@TM:1396199476> | Trying to extract state machine for register vdsi
Extracted state machine for register vdsi
State machine has 15 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 30 19:11:16 2014

###########################################################]
<a name=mapperReport2>Synopsys Xilinx Technology Mapper, Version map450rc, Build 029R, Built May 22 2009 15:55:09</a>
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved
Product Version C-2009.06
<font color=#A52A2A>@W: : <!@TM:1396199477> | Ignoring top level module 'liaison_post_synthesis.liaison' as specified in project file</font> 
@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1396199477> | Running in 32-bit mode. 
@N:<a href="@N:MF257:@XP_HELP">MF257</a> : <!@TM:1396199477> | Gated clock conversion enabled  
Reading Xilinx I/O pad type table from file [C:\Program Files (x86)\Synplicity\fpga_C200906\lib\xilinx\x_io_tbl.txt] 
Reading Xilinx Rocket I/O parameter type table from file [C:\Program Files (x86)\Synplicity\fpga_C200906\lib\xilinx\gttype.txt] 
@N: : <!@TM:1396199477> | Running in logic synthesis mode without enhanced optimization 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1396199477> | User specified initial value found in some of the sequential elements in the design. Applying an initial value to a register may not deliver the best synthesis results. For example, registers with initial values may be preserved and retiming/pipelining may not be performed. To improve synthesis results you may want to remove the register initialization from the RTL code </font> 

Automatic dissolve at startup in view:liaison_post_synthesis.liaison(liaison) of registers(registers)

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1396199477> | Applying Initial value "000" on instance: onebitvoter.last_status[2:0]  
Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 63MB peak: 66MB)

Encoding state machine liaison_post_synthesis.controller(controller)-vdsi[0:14]
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine liaison_post_synthesis.controller(controller)-control_signals_internal[0:10]
original code -> new code
   0000000000 -> 00000000001
   0000000001 -> 00000000010
   0000000010 -> 00000000100
   0000000100 -> 00000001000
   0000001000 -> 00000010000
   0000010000 -> 00000100000
   0000100000 -> 00001000000
   0001000000 -> 00010000000
   0010000000 -> 00100000000
   0100000000 -> 01000000000
   1000000000 -> 10000000000
Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 65MB peak: 66MB)

@N:<a href="@N:BN116:@XP_HELP">BN116</a> : <a href="c:\users\student.ad-ime-ntnu-no\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\onebitvoter.vhd:54:4:54:6:@N:BN116:@XP_MSG">onebitvoter.vhd(54)</a><!@TM:1396199477> | Removing sequential instance onebitvoter.y_cl of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 


#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)


Clock Buffers:
  Inserting Clock buffer for port clk,
Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\student.ad-ime-ntnu-no\documents\github\term-assigment-tfe4140-mod-anal-dig-sys\project\liaison\src\controller.vhd:37:1:37:3:@W:BN132:@XP_MSG">controller.vhd(37)</a><!@TM:1396199477> | Removing instance controller.do_ready_internal,  because it is equivalent to instance controller.control_signals_internal[9]</font>
Finished preparing to map (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Finished technology mapping (Time elapsed 0h:00m:00s; Memory used current: 65MB peak: 66MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

Net buffering Report for view:liaison_post_synthesis.liaison(liaison):
No nets needed buffering.

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:00s; Memory used current: 65MB peak: 66MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1396199477> | The option to pack flops in the IOB has not been specified  
Finished restoring hierarchy (Time elapsed 0h:00m:00s; Memory used current: 65MB peak: 66MB)

Writing Analyst data base C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srm
Finished Writing Netlist Databases (Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 66MB)

Writing EDIF Netlist and constraint files
Reading Xilinx net attributes from file [C:\Program Files (x86)\Synplicity\fpga_C200906\lib\xilinx\netattr.txt] 
C-2009.06
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:00s; Memory used current: 65MB peak: 66MB)

Writing VHDL Simulation files
Finished Writing VHDL Simulation files (Time elapsed 0h:00m:00s; Memory used current: 65MB peak: 66MB)

Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:00s; Memory used current: 65MB peak: 66MB)

@N:<a href="@N:MF276:@XP_HELP">MF276</a> : <!@TM:1396199477> | Gated clock conversion enabled, but no gated clocks found in design  
Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:00s; Memory used current: 65MB peak: 66MB)

Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:00s; Memory used current: 65MB peak: 66MB)

@N:<a href="@N:MF333:@XP_HELP">MF333</a> : <!@TM:1396199477> | Generated clock conversion enabled, but no generated clocks found in design  
Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:00s; Memory used current: 65MB peak: 66MB)

Found clock liaison|clk with period 1000.00ns 


<a name=timingReport3>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sun Mar 30 19:11:17 2014
#


Top view:               liaison
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1396199477> | This timing report estimates place and route data. Please look at the place and route timing report for final timing.. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1396199477> | Clock constraints cover only FF-to-FF paths associated with the clock.. 



<a name=performanceSummary4>Performance Summary </a>
*******************


Worst slack in design: 995.320

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
liaison|clk        1.0 MHz       213.7 MHz     1000.000      4.680         995.320     inferred     Inferred_clkgroup_0
=======================================================================================================================





<a name=clockRelationships5>Clock Relationships</a>
*******************

Clocks                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------
Starting     Ending       |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------
liaison|clk  liaison|clk  |  1000.000    995.320  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo6>Interface Information </a>
*********************

		No IO constraint found 



====================================
<a name=clockReport7>Detailed Report for Clock: liaison|clk</a>
====================================



<a name=startingSlack8>Starting Points with Worst Slack</a>
********************************

                                           Starting                                                Arrival            
Instance                                   Reference       Type     Pin     Net                    Time        Slack  
                                           Clock                                                                      
----------------------------------------------------------------------------------------------------------------------
onebitvoter.state_c                        liaison|clk     FD       Q       state_c                0.265       995.320
onebitvoter.state_d                        liaison|clk     FD       Q       state_d                0.265       995.320
onebitvoter.state_b                        liaison|clk     FD       Q       state_b                0.265       995.965
onebitvoter.state_a                        liaison|clk     FD       Q       state_a                0.265       995.975
onebitvoter.last_status[1]                 liaison|clk     FD       Q       last_status[1]         0.265       996.596
onebitvoter.last_status[2]                 liaison|clk     FD       Q       last_status[2]         0.265       997.261
onebitvoter.last_status[0]                 liaison|clk     FD       Q       last_status[0]         0.265       998.002
controller.control_signals_internal[2]     liaison|clk     FDR      Q       control_signals[7]     0.265       998.309
controller.control_signals_internal[3]     liaison|clk     FDR      Q       control_signals[6]     0.265       998.309
controller.control_signals_internal[4]     liaison|clk     FDR      Q       control_signals[5]     0.265       998.309
======================================================================================================================


<a name=endingSlack9>Ending Points with Worst Slack</a>
******************************

                               Starting                                              Required            
Instance                       Reference       Type     Pin     Net                  Time         Slack  
                               Clock                                                                     
---------------------------------------------------------------------------------------------------------
onebitvoter.last_status[0]     liaison|clk     FD       D       last_status_0[0]     999.986      995.320
onebitvoter.last_status[2]     liaison|clk     FD       D       last_status_0[2]     999.986      995.320
onebitvoter.last_status[1]     liaison|clk     FD       D       last_status_0[1]     999.986      995.677
onebitvoter.status[0]          liaison|clk     FDE      D       N_70_i               999.986      995.677
onebitvoter.status[1]          liaison|clk     FDE      D       N_72_i               999.986      995.677
onebitvoter.status[2]          liaison|clk     FDE      D       N_79_i               999.986      995.677
onebitvoter.state_a            liaison|clk     FD       D       N_75_i               999.986      996.343
onebitvoter.state_b            liaison|clk     FD       D       N_76_i               999.986      996.384
onebitvoter.state_c            liaison|clk     FD       D       N_77_i               999.986      996.384
onebitvoter.state_d            liaison|clk     FD       D       N_78_i               999.986      996.384
=========================================================================================================



<a name=worstPaths10>Worst Path Information</a>
<a href="C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\synthesis\liaison\liaison.srr:fp:16339:18859:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
    Requested Period:                        1000.000
    - Setup time:                            0.014
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.986

    - Propagation time:                      4.665
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     995.320

    Number of logic level(s):                7
    Starting point:                          onebitvoter.state_c / Q
    Ending point:                            onebitvoter.last_status[0] / D
    The start point is clocked by            liaison|clk [rising] on pin C
    The end   point is clocked by            liaison|clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
onebitvoter.state_c                        FD         Q        Out     0.265     0.265       -         
state_c                                    Net        -        -       0.542     -           2         
onebitvoter.extended_c[0]                  LUT2       I1       In      -         0.807       -         
onebitvoter.extended_c[0]                  LUT2       O        Out     0.146     0.954       -         
extended_c[0]                              Net        -        -       0.508     -           2         
onebitvoter.N_31_1.CO0                     LUT4       I1       In      -         1.462       -         
onebitvoter.N_31_1.CO0                     LUT4       O        Out     0.146     1.608       -         
N_74                                       Net        -        -       0.475     -           1         
onebitvoter.un1_voted_data_0_sqmuxa.m5     LUT4       I1       In      -         2.083       -         
onebitvoter.un1_voted_data_0_sqmuxa.m5     LUT4       O        Out     0.146     2.229       -         
N_6                                        Net        -        -       0.552     -           5         
onebitvoter.extended_vote_b[0]             LUT4       I3       In      -         2.781       -         
onebitvoter.extended_vote_b[0]             LUT4       O        Out     0.146     2.928       -         
extended_vote_b[0]                         Net        -        -       0.527     -           3         
onebitvoter.N_24_1.CO0                     LUT3       I0       In      -         3.455       -         
onebitvoter.N_24_1.CO0                     LUT3       O        Out     0.146     3.602       -         
N_51_i                                     Net        -        -       0.561     -           6         
onebitvoter.status_internal[0]             LUT4_L     I1       In      -         4.162       -         
onebitvoter.status_internal[0]             LUT4_L     LO       Out     0.146     4.309       -         
N_70                                       Net        -        -       0.210     -           1         
onebitvoter.last_status_0[0]               LUT2_L     I0       In      -         4.519       -         
onebitvoter.last_status_0[0]               LUT2_L     LO       Out     0.146     4.665       -         
last_status_0[0]                           Net        -        -       0.000     -           1         
onebitvoter.last_status[0]                 FD         D        In      -         4.665       -         
=======================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 4.680 is 1.305(27.9%) logic and 3.375(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint



##### END OF TIMING REPORT #####]

---------------------------------------
<a name=resourceUsage11>Resource Usage Report for liaison </a>

Mapping to part: xc4vfx12sf363-12
Cell usage:
FD              7 uses
FDE             4 uses
FDR             24 uses
FDRE            15 uses
FDS             2 uses
MUXF5           3 uses
LUT1            2 uses
LUT2            13 uses
LUT3            16 uses
LUT4            31 uses

I/O ports: 9
I/O primitives: 9
IBUF           6 uses
IBUFG          1 use
OBUF           2 uses

BUFG           1 use

I/O Register bits:                  0
Register bits not including I/Os:   52 (0%)

Global Clock Buffers: 1 of 32 (3%)

Total load per clock:
   liaison|clk: 52

Mapping Summary:
Total  LUTs: 62 (0%)

Mapper successful!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 30 19:11:17 2014

###########################################################]
