module register #(parameter WIDTH = 8) (
	input [WIDTH-1:0] in,
	input load,
	input clear,
	
	output reg [WIDTH-1:0] out
);
	
	always @ (posedge load) out <= in;
	always @ (clear) out <= {WIDTH{1'b0}};
	
endmodule
	