{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620884498964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620884498989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 14:41:38 2021 " "Processing started: Thu May 13 14:41:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620884498989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884498989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_pipeline -c simple_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_pipeline -c simple_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884498989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620884500750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620884500751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/momon/le3hw/simple_test/character_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/momon/le3hw/simple_test/character_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 character_display " "Found entity 1: character_display" {  } { { "../simple_test/character_display.v" "" { Text "C:/Users/momon/le3hw/simple_test/character_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884523863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884523863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/momon/le3hw/simple_test/display_for_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/momon/le3hw/simple_test/display_for_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_for_16bit " "Found entity 1: display_for_16bit" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884523879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884523879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file stall_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 stall_unit " "Found entity 1: stall_unit" {  } { { "stall_unit.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/stall_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884523896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884523896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/forwarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884523912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884523912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/momon/le3hw/simple_test/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/momon/le3hw/simple_test/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../simple_test/mux4.v" "" { Text "C:/Users/momon/le3hw/simple_test/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884523936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884523936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/momon/le3hw/simple_test/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/momon/le3hw/simple_test/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../simple_test/mux3.v" "" { Text "C:/Users/momon/le3hw/simple_test/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884523962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884523962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/momon/le3hw/simple_test/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/momon/le3hw/simple_test/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../simple_test/mux2.v" "" { Text "C:/Users/momon/le3hw/simple_test/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884523993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884523993 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(143) " "Verilog HDL information at alu.v(143): always construct contains both blocking and non-blocking assignments" {  } { { "../simple_test/alu.v" "" { Text "C:/Users/momon/le3hw/simple_test/alu.v" 143 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620884524017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/momon/le3hw/simple_test/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/momon/le3hw/simple_test/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../simple_test/alu.v" "" { Text "C:/Users/momon/le3hw/simple_test/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back_p5.v 1 1 " "Found 1 design units, including 1 entities, in source file write_back_p5.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_back_p5 " "Found entity 1: write_back_p5" {  } { { "write_back_p5.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/write_back_p5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524047 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "simple_pipeline.v(61) " "Verilog HDL Module Instantiation warning at simple_pipeline.v(61): ignored dangling comma in List of Port Connections" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1620884524073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_pipeline " "Found entity 1: simple_pipeline" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_access_p4.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_access_p4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_access_p4 " "Found entity 1: mem_access_p4" {  } { { "mem_access_p4.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/mem_access_p4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_p1.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_p1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_p1 " "Found entity 1: fetch_p1" {  } { { "fetch_p1.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/fetch_p1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_p3.v 1 1 " "Found 1 design units, including 1 entities, in source file execute_p3.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute_p3 " "Found entity 1: execute_p3" {  } { { "execute_p3.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/execute_p3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_p2.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_p2 " "Found entity 1: decode_p2" {  } { { "decode_p2.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/decode_p2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/instruction_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/data_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/if_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/id_ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/ex_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_write.v 0 0 " "Found 0 design units, including 0 entities, in source file mem_write.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/mem_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/mux8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chattering.v 1 1 " "Found 1 design units, including 1 entities, in source file chattering.v" { { "Info" "ISGN_ENTITY_NAME" "1 chattering " "Found entity 1: chattering" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/chattering.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884524538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884524538 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_halt processor.v(128) " "Verilog HDL Implicit Net warning at processor.v(128): created implicit net for \"op_halt\"" {  } { { "processor.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/processor.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884524546 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_pipeline " "Elaborating entity \"simple_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620884525016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:processor " "Elaborating entity \"processor\" for hierarchy \"processor:processor\"" {  } { { "simple_pipeline.v" "processor" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884525080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_p1 processor:processor\|fetch_p1:fetch " "Elaborating entity \"fetch_p1\" for hierarchy \"processor:processor\|fetch_p1:fetch\"" {  } { { "processor.v" "fetch" { Text "C:/Users/momon/le3hw/simple_pipeline/processor.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884525129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fetch_p1.v(17) " "Verilog HDL assignment warning at fetch_p1.v(17): truncated value with size 32 to match size of target (16)" {  } { { "fetch_p1.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/fetch_p1.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620884525129 "|simple_pipeline|processor:processor|fetch_p1:fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 processor:processor\|fetch_p1:fetch\|mux2:address_for_write_mux " "Elaborating entity \"mux2\" for hierarchy \"processor:processor\|fetch_p1:fetch\|mux2:address_for_write_mux\"" {  } { { "fetch_p1.v" "address_for_write_mux" { Text "C:/Users/momon/le3hw/simple_pipeline/fetch_p1.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884525163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory processor:processor\|instruction_memory:instruction_memory " "Elaborating entity \"instruction_memory\" for hierarchy \"processor:processor\|instruction_memory:instruction_memory\"" {  } { { "processor.v" "instruction_memory" { Text "C:/Users/momon/le3hw/simple_pipeline/processor.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884525205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "altsyncram_component" { Text "C:/Users/momon/le3hw/simple_pipeline/instruction_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884525543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/instruction_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884525592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884525592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884525592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884525592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../simple_sample-master/BubbleSort/BubbleSort.mif " "Parameter \"init_file\" = \"../simple_sample-master/BubbleSort/BubbleSort.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884525592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884525592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884525592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884525592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884525592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884525592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884525592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884525592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884525592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884525592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884525592 ""}  } { { "instruction_memory.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/instruction_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620884525592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6rf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6rf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6rf1 " "Found entity 1: altsyncram_6rf1" {  } { { "db/altsyncram_6rf1.tdf" "" { Text "C:/Users/momon/le3hw/simple_pipeline/db/altsyncram_6rf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884525749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884525749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6rf1 processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_6rf1:auto_generated " "Elaborating entity \"altsyncram_6rf1\" for hierarchy \"processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_6rf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884525749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ch2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ch2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ch2 " "Found entity 1: altsyncram_4ch2" {  } { { "db/altsyncram_4ch2.tdf" "" { Text "C:/Users/momon/le3hw/simple_pipeline/db/altsyncram_4ch2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884525982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884525982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ch2 processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_6rf1:auto_generated\|altsyncram_4ch2:altsyncram1 " "Elaborating entity \"altsyncram_4ch2\" for hierarchy \"processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_6rf1:auto_generated\|altsyncram_4ch2:altsyncram1\"" {  } { { "db/altsyncram_6rf1.tdf" "altsyncram1" { Text "C:/Users/momon/le3hw/simple_pipeline/db/altsyncram_6rf1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884525983 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 4096 C:/Users/momon/le3hw/simple_pipeline/simple_sample-master/BubbleSort/BubbleSort.mif " "Memory depth (1024) in the design file differs from memory depth (4096) in the Memory Initialization File \"C:/Users/momon/le3hw/simple_pipeline/simple_sample-master/BubbleSort/BubbleSort.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "instruction_memory.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/instruction_memory.v" 81 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1620884526004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_6rf1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_6rf1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6rf1.tdf" "mgl_prim2" { Text "C:/Users/momon/le3hw/simple_pipeline/db/altsyncram_6rf1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884527599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_6rf1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_6rf1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6rf1.tdf" "" { Text "C:/Users/momon/le3hw/simple_pipeline/db/altsyncram_6rf1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884527656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_6rf1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_6rf1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884527657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884527657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884527657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884527657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884527657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884527657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884527657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884527657 ""}  } { { "db/altsyncram_6rf1.tdf" "" { Text "C:/Users/momon/le3hw/simple_pipeline/db/altsyncram_6rf1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620884527657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_6rf1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_6rf1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884527985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_6rf1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_6rf1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884528267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_6rf1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"processor:processor\|instruction_memory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_6rf1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884528600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id processor:processor\|if_id:if_id " "Elaborating entity \"if_id\" for hierarchy \"processor:processor\|if_id:if_id\"" {  } { { "processor.v" "if_id" { Text "C:/Users/momon/le3hw/simple_pipeline/processor.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884528735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_p2 processor:processor\|decode_p2:decode " "Elaborating entity \"decode_p2\" for hierarchy \"processor:processor\|decode_p2:decode\"" {  } { { "processor.v" "decode" { Text "C:/Users/momon/le3hw/simple_pipeline/processor.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884528781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 processor:processor\|decode_p2:decode\|mux2:address_for_write_mux " "Elaborating entity \"mux2\" for hierarchy \"processor:processor\|decode_p2:decode\|mux2:address_for_write_mux\"" {  } { { "decode_p2.v" "address_for_write_mux" { Text "C:/Users/momon/le3hw/simple_pipeline/decode_p2.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884528827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit processor:processor\|decode_p2:decode\|control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"processor:processor\|decode_p2:decode\|control_unit:control_unit\"" {  } { { "decode_p2.v" "control_unit" { Text "C:/Users/momon/le3hw/simple_pipeline/decode_p2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884528853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chattering processor:processor\|decode_p2:decode\|control_unit:control_unit\|chattering:chattering " "Elaborating entity \"chattering\" for hierarchy \"processor:processor\|decode_p2:decode\|control_unit:control_unit\|chattering:chattering\"" {  } { { "control_unit.v" "chattering" { Text "C:/Users/momon/le3hw/simple_pipeline/control_unit.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884528894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit processor:processor\|decode_p2:decode\|hazard_unit:hazard_unit " "Elaborating entity \"hazard_unit\" for hierarchy \"processor:processor\|decode_p2:decode\|hazard_unit:hazard_unit\"" {  } { { "decode_p2.v" "hazard_unit" { Text "C:/Users/momon/le3hw/simple_pipeline/decode_p2.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884528935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file processor:processor\|decode_p2:decode\|register_file:register_file " "Elaborating entity \"register_file\" for hierarchy \"processor:processor\|decode_p2:decode\|register_file:register_file\"" {  } { { "decode_p2.v" "register_file" { Text "C:/Users/momon/le3hw/simple_pipeline/decode_p2.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884528968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 processor:processor\|decode_p2:decode\|register_file:register_file\|mux8:ar_mux " "Elaborating entity \"mux8\" for hierarchy \"processor:processor\|decode_p2:decode\|register_file:register_file\|mux8:ar_mux\"" {  } { { "register_file.v" "ar_mux" { Text "C:/Users/momon/le3hw/simple_pipeline/register_file.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884529044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex processor:processor\|id_ex:id_ex " "Elaborating entity \"id_ex\" for hierarchy \"processor:processor\|id_ex:id_ex\"" {  } { { "processor.v" "id_ex" { Text "C:/Users/momon/le3hw/simple_pipeline/processor.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884529085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit processor:processor\|forwarding_unit:forwarding_unit " "Elaborating entity \"forwarding_unit\" for hierarchy \"processor:processor\|forwarding_unit:forwarding_unit\"" {  } { { "processor.v" "forwarding_unit" { Text "C:/Users/momon/le3hw/simple_pipeline/processor.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884529134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_p3 processor:processor\|execute_p3:execute " "Elaborating entity \"execute_p3\" for hierarchy \"processor:processor\|execute_p3:execute\"" {  } { { "processor.v" "execute" { Text "C:/Users/momon/le3hw/simple_pipeline/processor.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884529170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 processor:processor\|execute_p3:execute\|mux4:ar_ex_mux " "Elaborating entity \"mux4\" for hierarchy \"processor:processor\|execute_p3:execute\|mux4:ar_ex_mux\"" {  } { { "execute_p3.v" "ar_ex_mux" { Text "C:/Users/momon/le3hw/simple_pipeline/execute_p3.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884529218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:processor\|execute_p3:execute\|alu:a " "Elaborating entity \"alu\" for hierarchy \"processor:processor\|execute_p3:execute\|alu:a\"" {  } { { "execute_p3.v" "a" { Text "C:/Users/momon/le3hw/simple_pipeline/execute_p3.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884529268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem processor:processor\|ex_mem:ex_mem " "Elaborating entity \"ex_mem\" for hierarchy \"processor:processor\|ex_mem:ex_mem\"" {  } { { "processor.v" "ex_mem" { Text "C:/Users/momon/le3hw/simple_pipeline/processor.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884529322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory processor:processor\|data_memory:data_memory " "Elaborating entity \"data_memory\" for hierarchy \"processor:processor\|data_memory:data_memory\"" {  } { { "processor.v" "data_memory" { Text "C:/Users/momon/le3hw/simple_pipeline/processor.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884529384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:processor\|data_memory:data_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:processor\|data_memory:data_memory\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/momon/le3hw/simple_pipeline/data_memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884529449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:processor\|data_memory:data_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:processor\|data_memory:data_memory\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/data_memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884529488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:processor\|data_memory:data_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:processor\|data_memory:data_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884529488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884529488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../simple_sample-master/BubbleSort/BubbleSort.mif " "Parameter \"init_file\" = \"../simple_sample-master/BubbleSort/BubbleSort.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884529488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884529488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884529488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884529488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884529488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884529488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884529488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884529488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884529488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884529488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884529488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884529488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884529488 ""}  } { { "data_memory.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/data_memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620884529488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3o1 " "Found entity 1: altsyncram_u3o1" {  } { { "db/altsyncram_u3o1.tdf" "" { Text "C:/Users/momon/le3hw/simple_pipeline/db/altsyncram_u3o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884529640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884529640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u3o1 processor:processor\|data_memory:data_memory\|altsyncram:altsyncram_component\|altsyncram_u3o1:auto_generated " "Elaborating entity \"altsyncram_u3o1\" for hierarchy \"processor:processor\|data_memory:data_memory\|altsyncram:altsyncram_component\|altsyncram_u3o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884529650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mde2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mde2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mde2 " "Found entity 1: altsyncram_mde2" {  } { { "db/altsyncram_mde2.tdf" "" { Text "C:/Users/momon/le3hw/simple_pipeline/db/altsyncram_mde2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884529813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884529813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mde2 processor:processor\|data_memory:data_memory\|altsyncram:altsyncram_component\|altsyncram_u3o1:auto_generated\|altsyncram_mde2:altsyncram1 " "Elaborating entity \"altsyncram_mde2\" for hierarchy \"processor:processor\|data_memory:data_memory\|altsyncram:altsyncram_component\|altsyncram_u3o1:auto_generated\|altsyncram_mde2:altsyncram1\"" {  } { { "db/altsyncram_u3o1.tdf" "altsyncram1" { Text "C:/Users/momon/le3hw/simple_pipeline/db/altsyncram_u3o1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884529822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom processor:processor\|data_memory:data_memory\|altsyncram:altsyncram_component\|altsyncram_u3o1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"processor:processor\|data_memory:data_memory\|altsyncram:altsyncram_component\|altsyncram_u3o1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_u3o1.tdf" "mgl_prim2" { Text "C:/Users/momon/le3hw/simple_pipeline/db/altsyncram_u3o1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884530025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:processor\|data_memory:data_memory\|altsyncram:altsyncram_component\|altsyncram_u3o1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"processor:processor\|data_memory:data_memory\|altsyncram:altsyncram_component\|altsyncram_u3o1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_u3o1.tdf" "" { Text "C:/Users/momon/le3hw/simple_pipeline/db/altsyncram_u3o1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884530069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:processor\|data_memory:data_memory\|altsyncram:altsyncram_component\|altsyncram_u3o1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"processor:processor\|data_memory:data_memory\|altsyncram:altsyncram_component\|altsyncram_u3o1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884530069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884530069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884530069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884530069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884530069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884530069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884530069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620884530069 ""}  } { { "db/altsyncram_u3o1.tdf" "" { Text "C:/Users/momon/le3hw/simple_pipeline/db/altsyncram_u3o1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620884530069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_access_p4 processor:processor\|mem_access_p4:mem_access " "Elaborating entity \"mem_access_p4\" for hierarchy \"processor:processor\|mem_access_p4:mem_access\"" {  } { { "processor.v" "mem_access" { Text "C:/Users/momon/le3hw/simple_pipeline/processor.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884530158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb processor:processor\|mem_wb:mem_wb " "Elaborating entity \"mem_wb\" for hierarchy \"processor:processor\|mem_wb:mem_wb\"" {  } { { "processor.v" "mem_wb" { Text "C:/Users/momon/le3hw/simple_pipeline/processor.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884530186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back_p5 processor:processor\|write_back_p5:write_back " "Elaborating entity \"write_back_p5\" for hierarchy \"processor:processor\|write_back_p5:write_back\"" {  } { { "processor.v" "write_back" { Text "C:/Users/momon/le3hw/simple_pipeline/processor.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884530221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_for_16bit display_for_16bit:display_for_16bit " "Elaborating entity \"display_for_16bit\" for hierarchy \"display_for_16bit:display_for_16bit\"" {  } { { "simple_pipeline.v" "display_for_16bit" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884530244 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a0 display_for_16bit.v(44) " "Verilog HDL Always Construct warning at display_for_16bit.v(44): inferring latch(es) for variable \"a0\", which holds its previous value in one or more paths through the always construct" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620884530256 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a1 display_for_16bit.v(44) " "Verilog HDL Always Construct warning at display_for_16bit.v(44): inferring latch(es) for variable \"a1\", which holds its previous value in one or more paths through the always construct" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620884530256 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a2 display_for_16bit.v(44) " "Verilog HDL Always Construct warning at display_for_16bit.v(44): inferring latch(es) for variable \"a2\", which holds its previous value in one or more paths through the always construct" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620884530257 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a3 display_for_16bit.v(44) " "Verilog HDL Always Construct warning at display_for_16bit.v(44): inferring latch(es) for variable \"a3\", which holds its previous value in one or more paths through the always construct" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620884530257 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b0 display_for_16bit.v(44) " "Verilog HDL Always Construct warning at display_for_16bit.v(44): inferring latch(es) for variable \"b0\", which holds its previous value in one or more paths through the always construct" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620884530257 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b1 display_for_16bit.v(44) " "Verilog HDL Always Construct warning at display_for_16bit.v(44): inferring latch(es) for variable \"b1\", which holds its previous value in one or more paths through the always construct" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620884530257 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b2 display_for_16bit.v(44) " "Verilog HDL Always Construct warning at display_for_16bit.v(44): inferring latch(es) for variable \"b2\", which holds its previous value in one or more paths through the always construct" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620884530257 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b3 display_for_16bit.v(44) " "Verilog HDL Always Construct warning at display_for_16bit.v(44): inferring latch(es) for variable \"b3\", which holds its previous value in one or more paths through the always construct" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620884530257 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b3\[0\] display_for_16bit.v(44) " "Inferred latch for \"b3\[0\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530259 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b3\[1\] display_for_16bit.v(44) " "Inferred latch for \"b3\[1\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530259 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b3\[2\] display_for_16bit.v(44) " "Inferred latch for \"b3\[2\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530260 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b3\[3\] display_for_16bit.v(44) " "Inferred latch for \"b3\[3\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530260 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2\[0\] display_for_16bit.v(44) " "Inferred latch for \"b2\[0\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530260 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2\[1\] display_for_16bit.v(44) " "Inferred latch for \"b2\[1\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530260 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2\[2\] display_for_16bit.v(44) " "Inferred latch for \"b2\[2\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530260 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2\[3\] display_for_16bit.v(44) " "Inferred latch for \"b2\[3\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530260 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[0\] display_for_16bit.v(44) " "Inferred latch for \"b1\[0\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530261 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[1\] display_for_16bit.v(44) " "Inferred latch for \"b1\[1\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530261 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[2\] display_for_16bit.v(44) " "Inferred latch for \"b1\[2\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530261 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[3\] display_for_16bit.v(44) " "Inferred latch for \"b1\[3\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530261 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[0\] display_for_16bit.v(44) " "Inferred latch for \"b0\[0\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530261 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[1\] display_for_16bit.v(44) " "Inferred latch for \"b0\[1\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530261 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[2\] display_for_16bit.v(44) " "Inferred latch for \"b0\[2\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530261 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[3\] display_for_16bit.v(44) " "Inferred latch for \"b0\[3\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530261 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[0\] display_for_16bit.v(44) " "Inferred latch for \"a3\[0\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530262 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[1\] display_for_16bit.v(44) " "Inferred latch for \"a3\[1\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530262 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[2\] display_for_16bit.v(44) " "Inferred latch for \"a3\[2\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530263 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[3\] display_for_16bit.v(44) " "Inferred latch for \"a3\[3\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530263 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[0\] display_for_16bit.v(44) " "Inferred latch for \"a2\[0\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530263 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[1\] display_for_16bit.v(44) " "Inferred latch for \"a2\[1\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530263 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[2\] display_for_16bit.v(44) " "Inferred latch for \"a2\[2\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530263 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[3\] display_for_16bit.v(44) " "Inferred latch for \"a2\[3\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530263 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[0\] display_for_16bit.v(44) " "Inferred latch for \"a1\[0\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530264 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[1\] display_for_16bit.v(44) " "Inferred latch for \"a1\[1\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530264 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[2\] display_for_16bit.v(44) " "Inferred latch for \"a1\[2\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530264 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[3\] display_for_16bit.v(44) " "Inferred latch for \"a1\[3\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530264 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[0\] display_for_16bit.v(44) " "Inferred latch for \"a0\[0\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530264 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[1\] display_for_16bit.v(44) " "Inferred latch for \"a0\[1\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530264 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[2\] display_for_16bit.v(44) " "Inferred latch for \"a0\[2\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530264 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[3\] display_for_16bit.v(44) " "Inferred latch for \"a0\[3\]\" at display_for_16bit.v(44)" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884530264 "|simple_pipeline|display_for_16bit:display_for_16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_display display_for_16bit:display_for_16bit\|character_display:l_display0 " "Elaborating entity \"character_display\" for hierarchy \"display_for_16bit:display_for_16bit\|character_display:l_display0\"" {  } { { "../simple_test/display_for_16bit.v" "l_display0" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884530298 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:processor\|br_id\[16\] " "Net \"processor:processor\|br_id\[16\]\" is missing source, defaulting to GND" {  } { { "processor.v" "br_id\[16\]" { Text "C:/Users/momon/le3hw/simple_pipeline/processor.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1620884530616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:processor\|br_ex\[16\] " "Net \"processor:processor\|br_ex\[16\]\" is missing source, defaulting to GND" {  } { { "processor.v" "br_ex\[16\]" { Text "C:/Users/momon/le3hw/simple_pipeline/processor.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1620884530616 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1620884530616 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620884530933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.05.13.14:42:19 Progress: Loading sldd0c8d2e6/alt_sld_fab_wrapper_hw.tcl " "2021.05.13.14:42:19 Progress: Loading sldd0c8d2e6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884539455 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884544701 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884544949 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884549480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884549690 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884549912 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884550224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884550238 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884550242 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620884551013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd0c8d2e6/alt_sld_fab.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/db/ip/sldd0c8d2e6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884551424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884551424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884551591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884551591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/momon/le3hw/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884551608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884551608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/momon/le3hw/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884551748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884551748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/momon/le3hw/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884551910 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/momon/le3hw/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884551910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884551910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/momon/le3hw/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620884552084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884552084 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620884556723 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "selector_state\[0\] VCC " "Pin \"selector_state\[0\]\" is stuck at VCC" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|selector_state[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selector_state\[1\] VCC " "Pin \"selector_state\[1\]\" is stuck at VCC" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|selector_state[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selector_state\[2\] VCC " "Pin \"selector_state\[2\]\" is stuck at VCC" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|selector_state[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selector_state\[3\] GND " "Pin \"selector_state\[3\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|selector_state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "l_out0\[7\] GND " "Pin \"l_out0\[7\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|l_out0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "l_out1\[7\] GND " "Pin \"l_out1\[7\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|l_out1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "l_out2\[7\] GND " "Pin \"l_out2\[7\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|l_out2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "l_out3\[7\] GND " "Pin \"l_out3\[7\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|l_out3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_out0\[7\] GND " "Pin \"r_out0\[7\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|r_out0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_out1\[7\] GND " "Pin \"r_out1\[7\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|r_out1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_out2\[7\] GND " "Pin \"r_out2\[7\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|r_out2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_out3\[7\] GND " "Pin \"r_out3\[7\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|r_out3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phase_out\[0\] GND " "Pin \"phase_out\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|phase_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phase_out\[1\] VCC " "Pin \"phase_out\[1\]\" is stuck at VCC" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|phase_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phase_out\[2\] VCC " "Pin \"phase_out\[2\]\" is stuck at VCC" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|phase_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phase_out\[3\] VCC " "Pin \"phase_out\[3\]\" is stuck at VCC" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|phase_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phase_out\[4\] VCC " "Pin \"phase_out\[4\]\" is stuck at VCC" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|phase_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phase_out\[5\] VCC " "Pin \"phase_out\[5\]\" is stuck at VCC" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|phase_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phase_out\[6\] VCC " "Pin \"phase_out\[6\]\" is stuck at VCC" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|phase_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phase_out\[7\] GND " "Pin \"phase_out\[7\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620884557904 "|simple_pipeline|phase_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620884557904 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884558151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/momon/le3hw/simple_pipeline/output_files/simple_pipeline.map.smsg " "Generated suppressed messages file C:/Users/momon/le3hw/simple_pipeline/output_files/simple_pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884562977 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620884564829 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620884564829 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1883 " "Implemented 1883 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620884565285 ""} { "Info" "ICUT_CUT_TM_OPINS" "103 " "Implemented 103 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620884565285 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1721 " "Implemented 1721 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620884565285 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620884565285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620884565285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620884565359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 14:42:45 2021 " "Processing ended: Thu May 13 14:42:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620884565359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620884565359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620884565359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620884565359 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1620884568093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620884568131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 14:42:46 2021 " "Processing started: Thu May 13 14:42:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620884568131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1620884568131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1620884568131 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1620884569148 ""}
{ "Info" "0" "" "Project  = simple_pipeline" {  } {  } 0 0 "Project  = simple_pipeline" 0 0 "Fitter" 0 0 1620884569149 ""}
{ "Info" "0" "" "Revision = simple_pipeline" {  } {  } 0 0 "Revision = simple_pipeline" 0 0 "Fitter" 0 0 1620884569149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1620884569345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1620884569347 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_pipeline EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"simple_pipeline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620884569399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620884569505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620884569505 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620884569956 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1620884569974 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620884570559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620884570559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620884570559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620884570559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620884570559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620884570559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620884570559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620884570559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620884570559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620884570559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620884570559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620884570559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620884570559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620884570559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620884570559 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1620884570559 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 4267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620884570576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 4269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620884570576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 4271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620884570576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 4273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620884570576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 4275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620884570576 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1620884570576 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620884570584 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1620884570810 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 125 " "No exact pin location assignment(s) for 16 pins of 125 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1620884571718 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1620884572435 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620884572435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620884572435 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1620884572435 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1620884572435 ""}
{ "Info" "ISTA_SDC_FOUND" "simple_pipeline.sdc " "Reading SDC File: 'simple_pipeline.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620884572445 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1620884572454 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "select_display\[3\] " "Node: select_display\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch display_for_16bit:display_for_16bit\|a1\[0\] select_display\[3\] " "Latch display_for_16bit:display_for_16bit\|a1\[0\] is being clocked by select_display\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620884572473 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1620884572473 "|simple_pipeline|select_display[3]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1620884572490 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1620884572490 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620884572495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620884572495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620884572495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000  clock_40MHz " "  50.000  clock_40MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620884572495 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1620884572495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) " "Automatically promoted node clock~input (placed in PIN B12 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620884572766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_out~output " "Destination node clock_out~output" {  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 4135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620884572766 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620884572766 ""}  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 4233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620884572766 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "select_display\[3\]~input (placed in PIN F14 (DIFFIO_T49p, DQS0T/CQ1T,CDPCLK6)) " "Automatically promoted node select_display\[3\]~input (placed in PIN F14 (DIFFIO_T49p, DQS0T/CQ1T,CDPCLK6))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620884572766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_for_16bit:display_for_16bit\|Decoder0~0 " "Destination node display_for_16bit:display_for_16bit\|Decoder0~0" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 1272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620884572766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_for_16bit:display_for_16bit\|Decoder0~1 " "Destination node display_for_16bit:display_for_16bit\|Decoder0~1" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 1273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620884572766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_for_16bit:display_for_16bit\|Decoder0~2 " "Destination node display_for_16bit:display_for_16bit\|Decoder0~2" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 1274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620884572766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_for_16bit:display_for_16bit\|Decoder0~3 " "Destination node display_for_16bit:display_for_16bit\|Decoder0~3" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 1275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620884572766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_for_16bit:display_for_16bit\|Decoder0~4 " "Destination node display_for_16bit:display_for_16bit\|Decoder0~4" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 1276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620884572766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_for_16bit:display_for_16bit\|Decoder0~5 " "Destination node display_for_16bit:display_for_16bit\|Decoder0~5" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 1277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620884572766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_for_16bit:display_for_16bit\|Decoder0~6 " "Destination node display_for_16bit:display_for_16bit\|Decoder0~6" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 1278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620884572766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_for_16bit:display_for_16bit\|Decoder0~7 " "Destination node display_for_16bit:display_for_16bit\|Decoder0~7" {  } { { "../simple_test/display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 1279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620884572766 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620884572766 ""}  } { { "simple_pipeline.v" "" { Text "C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 4238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620884572766 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620884572774 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 0 { 0 ""} 0 3607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620884572774 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620884573661 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620884573667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620884573667 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620884573673 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620884573683 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620884573683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620884573683 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620884573692 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620884573692 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1620884573699 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620884573699 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1620884573735 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1620884573735 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1620884573735 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620884573735 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620884573735 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 35 7 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 35 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620884573735 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 37 6 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 37 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620884573735 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620884573735 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620884573735 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 15 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 15 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620884573735 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 22 21 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620884573735 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1620884573735 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1620884573735 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620884574003 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1620884574026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620884576233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620884577055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620884577126 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620884579644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620884579644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620884580764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X34_Y11 X44_Y21 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/momon/le3hw/simple_pipeline/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21"} { { 12 { 0 ""} 34 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1620884584541 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620884584541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1620884585089 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1620884585089 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620884585089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620884585092 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.93 " "Total time spent on timing analysis during the Fitter is 1.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1620884585450 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620884585494 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620884586177 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620884586179 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620884587322 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620884588601 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/momon/le3hw/simple_pipeline/output_files/simple_pipeline.fit.smsg " "Generated suppressed messages file C:/Users/momon/le3hw/simple_pipeline/output_files/simple_pipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620884589784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5639 " "Peak virtual memory: 5639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620884591416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 14:43:11 2021 " "Processing ended: Thu May 13 14:43:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620884591416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620884591416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620884591416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620884591416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1620884593371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620884593390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 14:43:13 2021 " "Processing started: Thu May 13 14:43:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620884593390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1620884593390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1620884593391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1620884594566 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1620884596948 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1620884597019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620884597578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 14:43:17 2021 " "Processing ended: Thu May 13 14:43:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620884597578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620884597578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620884597578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1620884597578 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1620884598379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1620884600275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620884600316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 14:43:19 2021 " "Processing started: Thu May 13 14:43:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620884600316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884600316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simple_pipeline -c simple_pipeline " "Command: quartus_sta simple_pipeline -c simple_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884600316 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1620884601317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884602123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884602123 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884602244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884602244 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884602813 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620884602955 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620884602955 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1620884602955 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884602955 ""}
{ "Info" "ISTA_SDC_FOUND" "simple_pipeline.sdc " "Reading SDC File: 'simple_pipeline.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884602971 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884602977 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "select_display\[3\] " "Node: select_display\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch display_for_16bit:display_for_16bit\|a0\[2\] select_display\[3\] " "Latch display_for_16bit:display_for_16bit\|a0\[2\] is being clocked by select_display\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620884602997 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884602997 "|simple_pipeline|select_display[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884603009 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1620884603012 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1620884603051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.356 " "Worst-case setup slack is 18.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.356               0.000 clock_40MHz  " "   18.356               0.000 clock_40MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.133               0.000 altera_reserved_tck  " "   44.133               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884603170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.415 " "Worst-case hold slack is 0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 altera_reserved_tck  " "    0.415               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 clock_40MHz  " "    0.415               0.000 clock_40MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884603197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.939 " "Worst-case recovery slack is 96.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.939               0.000 altera_reserved_tck  " "   96.939               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884603210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.234 " "Worst-case removal slack is 1.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.234               0.000 altera_reserved_tck  " "    1.234               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884603223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.662 " "Worst-case minimum pulse width slack is 24.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.662               0.000 clock_40MHz  " "   24.662               0.000 clock_40MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.584               0.000 altera_reserved_tck  " "   49.584               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884603235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884603235 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884603671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884603671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884603671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884603671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.936 ns " "Worst Case Available Settling Time: 23.936 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884603671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884603671 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884603671 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1620884603697 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884603769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884604855 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "select_display\[3\] " "Node: select_display\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch display_for_16bit:display_for_16bit\|a0\[2\] select_display\[3\] " "Latch display_for_16bit:display_for_16bit\|a0\[2\] is being clocked by select_display\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620884605182 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884605182 "|simple_pipeline|select_display[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884605186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.982 " "Worst-case setup slack is 18.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.982               0.000 clock_40MHz  " "   18.982               0.000 clock_40MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.987               0.000 altera_reserved_tck  " "   44.987               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884605257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 altera_reserved_tck  " "    0.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clock_40MHz  " "    0.343               0.000 clock_40MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884605282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.271 " "Worst-case recovery slack is 97.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.271               0.000 altera_reserved_tck  " "   97.271               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884605296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.092 " "Worst-case removal slack is 1.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092               0.000 altera_reserved_tck  " "    1.092               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884605311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.687 " "Worst-case minimum pulse width slack is 24.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.687               0.000 clock_40MHz  " "   24.687               0.000 clock_40MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.451               0.000 altera_reserved_tck  " "   49.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884605323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884605323 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884605620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884605620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884605620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884605620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.033 ns " "Worst Case Available Settling Time: 24.033 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884605620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884605620 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884605620 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1620884605654 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "select_display\[3\] " "Node: select_display\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch display_for_16bit:display_for_16bit\|a0\[2\] select_display\[3\] " "Latch display_for_16bit:display_for_16bit\|a0\[2\] is being clocked by select_display\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620884606195 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884606195 "|simple_pipeline|select_display[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884606199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 21.446 " "Worst-case setup slack is 21.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.446               0.000 clock_40MHz  " "   21.446               0.000 clock_40MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.426               0.000 altera_reserved_tck  " "   47.426               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884606234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 altera_reserved_tck  " "    0.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clock_40MHz  " "    0.179               0.000 clock_40MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884606269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.460 " "Worst-case recovery slack is 98.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.460               0.000 altera_reserved_tck  " "   98.460               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884606290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.562 " "Worst-case removal slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 altera_reserved_tck  " "    0.562               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884606314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.395 " "Worst-case minimum pulse width slack is 24.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.395               0.000 clock_40MHz  " "   24.395               0.000 clock_40MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.463               0.000 altera_reserved_tck  " "   49.463               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620884606342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884606342 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884606901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884606901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884606901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884606901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.779 ns " "Worst Case Available Settling Time: 24.779 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884606901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620884606901 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884606901 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884608043 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884608043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620884608366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 14:43:28 2021 " "Processing ended: Thu May 13 14:43:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620884608366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620884608366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620884608366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884608366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620884610601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620884610627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 14:43:30 2021 " "Processing started: Thu May 13 14:43:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620884610627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1620884610627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline " "Command: quartus_eda --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1620884610627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1620884612525 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_pipeline_7_1200mv_100c_slow.vo C:/Users/momon/le3hw/simple_pipeline/simulation/modelsim/ simulation " "Generated file simple_pipeline_7_1200mv_100c_slow.vo in folder \"C:/Users/momon/le3hw/simple_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620884614219 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_pipeline_7_1200mv_-40c_slow.vo C:/Users/momon/le3hw/simple_pipeline/simulation/modelsim/ simulation " "Generated file simple_pipeline_7_1200mv_-40c_slow.vo in folder \"C:/Users/momon/le3hw/simple_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620884614610 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_pipeline_min_1200mv_-40c_fast.vo C:/Users/momon/le3hw/simple_pipeline/simulation/modelsim/ simulation " "Generated file simple_pipeline_min_1200mv_-40c_fast.vo in folder \"C:/Users/momon/le3hw/simple_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620884614948 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_pipeline.vo C:/Users/momon/le3hw/simple_pipeline/simulation/modelsim/ simulation " "Generated file simple_pipeline.vo in folder \"C:/Users/momon/le3hw/simple_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620884615244 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_pipeline_7_1200mv_100c_v_slow.sdo C:/Users/momon/le3hw/simple_pipeline/simulation/modelsim/ simulation " "Generated file simple_pipeline_7_1200mv_100c_v_slow.sdo in folder \"C:/Users/momon/le3hw/simple_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620884615519 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_pipeline_7_1200mv_-40c_v_slow.sdo C:/Users/momon/le3hw/simple_pipeline/simulation/modelsim/ simulation " "Generated file simple_pipeline_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/momon/le3hw/simple_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620884615756 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_pipeline_min_1200mv_-40c_v_fast.sdo C:/Users/momon/le3hw/simple_pipeline/simulation/modelsim/ simulation " "Generated file simple_pipeline_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/momon/le3hw/simple_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620884616020 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_pipeline_v.sdo C:/Users/momon/le3hw/simple_pipeline/simulation/modelsim/ simulation " "Generated file simple_pipeline_v.sdo in folder \"C:/Users/momon/le3hw/simple_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620884616295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620884618198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 14:43:38 2021 " "Processing ended: Thu May 13 14:43:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620884618198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620884618198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620884618198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1620884618198 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Quartus Prime Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1620884619006 ""}
