

================================================================
== Vivado HLS Report for 'AXIS2GrayArray'
================================================================
* Date:           Fri May 26 21:01:33 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyRectangle
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  11.00|    10.648|        1.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2077921|  2077921|  2077921|  2077921|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2077920|  2077920|      1924|          -|          -|  1080|    no    |
        | + Loop 1.1  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str204, i32 0, i32 0, [1 x i8]* @p_str205, [1 x i8]* @p_str206, [1 x i8]* @p_str207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str208, [1 x i8]* @p_str209)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [cannyRectangle/HlsImProc.hpp:86]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%yi_0 = phi i11 [ 0, %0 ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'yi_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.88ns)   --->   "%icmp_ln86 = icmp eq i11 %yi_0, -968" [cannyRectangle/HlsImProc.hpp:86]   --->   Operation 11 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.63ns)   --->   "%yi = add i11 %yi_0, 1" [cannyRectangle/HlsImProc.hpp:86]   --->   Operation 13 'add' 'yi' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %1, label %.preheader.preheader" [cannyRectangle/HlsImProc.hpp:86]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.76ns)   --->   "br label %.preheader" [cannyRectangle/HlsImProc.hpp:87]   --->   Operation 15 'br' <Predicate = (!icmp_ln86)> <Delay = 1.76>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [cannyRectangle/HlsImProc.hpp:113]   --->   Operation 16 'ret' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%xi_0 = phi i11 [ %xi, %hls_label_0 ], [ 0, %.preheader.preheader ]"   --->   Operation 17 'phi' 'xi_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.88ns)   --->   "%icmp_ln87 = icmp eq i11 %xi_0, -128" [cannyRectangle/HlsImProc.hpp:87]   --->   Operation 18 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)"   --->   Operation 19 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.63ns)   --->   "%xi = add i11 %xi_0, 1" [cannyRectangle/HlsImProc.hpp:87]   --->   Operation 20 'add' 'xi' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %.loopexit.loopexit, label %hls_label_0" [cannyRectangle/HlsImProc.hpp:87]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%axis_src_data_V_read = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %axis_src_data_V)" [cannyRectangle/HlsImProc.hpp:95]   --->   Operation 22 'read' 'axis_src_data_V_read' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%ret_V = trunc i24 %axis_src_data_V_read to i8" [cannyRectangle/HlsImProc.hpp:95]   --->   Operation 23 'trunc' 'ret_V' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1355 = zext i8 %ret_V to i23" [cannyRectangle/HlsImProc.hpp:95]   --->   Operation 24 'zext' 'zext_ln1355' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln544 = mul i23 9437, %zext_ln1355" [cannyRectangle/HlsImProc.hpp:97]   --->   Operation 25 'mul' 'mul_ln544' <Predicate = (!icmp_ln87)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %axis_src_data_V_read, i32 8, i32 15)" [cannyRectangle/HlsImProc.hpp:96]   --->   Operation 26 'partselect' 'trunc_ln' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %axis_src_data_V_read, i32 16, i32 23)" [cannyRectangle/HlsImProc.hpp:97]   --->   Operation 27 'partselect' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 10.6>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1503 = zext i8 %trunc_ln to i25" [cannyRectangle/HlsImProc.hpp:96]   --->   Operation 28 'zext' 'zext_ln1503' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (3.36ns) (grouped into DSP with root node pix_gray)   --->   "%mul_ln1503 = mul i25 38469, %zext_ln1503" [cannyRectangle/HlsImProc.hpp:96]   --->   Operation 29 'mul' 'mul_ln1503' <Predicate = (!icmp_ln87)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1503_1 = zext i8 %tmp_8 to i23" [cannyRectangle/HlsImProc.hpp:97]   --->   Operation 30 'zext' 'zext_ln1503_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (3.36ns) (grouped into DSP with root node add_ln544)   --->   "%mul_ln544_1 = mul i23 19595, %zext_ln1503_1" [cannyRectangle/HlsImProc.hpp:97]   --->   Operation 31 'mul' 'mul_ln544_1' <Predicate = (!icmp_ln87)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln544 = add i23 %mul_ln544, %mul_ln544_1" [cannyRectangle/HlsImProc.hpp:97]   --->   Operation 32 'add' 'add_ln544' <Predicate = (!icmp_ln87)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i23 %add_ln544 to i25" [cannyRectangle/HlsImProc.hpp:97]   --->   Operation 33 'zext' 'zext_ln544' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (3.02ns) (root node of the DSP)   --->   "%pix_gray = add i25 %zext_ln544, %mul_ln1503" [cannyRectangle/HlsImProc.hpp:97]   --->   Operation 34 'add' 'pix_gray' <Predicate = (!icmp_ln87)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %pix_gray, i32 24)" [cannyRectangle/HlsImProc.hpp:105]   --->   Operation 35 'bitselect' 'tmp_10' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i25.i32.i32(i25 %pix_gray, i32 16, i32 23)" [cannyRectangle/HlsImProc.hpp:97]   --->   Operation 36 'partselect' 'tmp_9' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.24ns)   --->   "%phitmp318 = select i1 %tmp_10, i8 -1, i8 %tmp_9" [cannyRectangle/HlsImProc.hpp:105]   --->   Operation 37 'select' 'phitmp318' <Predicate = (!icmp_ln87)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [cannyRectangle/HlsImProc.hpp:87]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [cannyRectangle/HlsImProc.hpp:88]   --->   Operation 39 'specpipeline' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo1, i8 %phitmp318)" [cannyRectangle/HlsImProc.hpp:110]   --->   Operation 40 'write' <Predicate = (!icmp_ln87)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp)" [cannyRectangle/HlsImProc.hpp:111]   --->   Operation 41 'specregionend' 'empty_111' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader" [cannyRectangle/HlsImProc.hpp:87]   --->   Operation 42 'br' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 11ns, clock uncertainty: 1.38ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('yi') with incoming values : ('yi', cannyRectangle/HlsImProc.hpp:86) [7]  (1.77 ns)

 <State 2>: 2.86ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln86', cannyRectangle/HlsImProc.hpp:86) [8]  (1.88 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 6.38ns
The critical path consists of the following:
	axis read on port 'axis_src_data_V' (cannyRectangle/HlsImProc.hpp:95) [23]  (0 ns)
	'mul' operation of DSP[26] ('mul_ln544', cannyRectangle/HlsImProc.hpp:97) [26]  (6.38 ns)

 <State 4>: 10.6ns
The critical path consists of the following:
	'mul' operation of DSP[33] ('mul_ln544_1', cannyRectangle/HlsImProc.hpp:97) [32]  (3.36 ns)
	'add' operation of DSP[33] ('add_ln544', cannyRectangle/HlsImProc.hpp:97) [33]  (3.02 ns)
	'add' operation of DSP[35] ('pix_gray', cannyRectangle/HlsImProc.hpp:97) [35]  (3.02 ns)
	'select' operation ('phitmp318', cannyRectangle/HlsImProc.hpp:105) [38]  (1.25 ns)

 <State 5>: 3.63ns
The critical path consists of the following:
	fifo write on port 'fifo1' (cannyRectangle/HlsImProc.hpp:110) [39]  (3.63 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
