[2025-09-18 08:09:51] START suite=qualcomm_srv trace=srv325_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv325_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2582538 heartbeat IPC: 3.872 cumulative IPC: 3.872 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000134 heartbeat IPC: 4.136 cumulative IPC: 4 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5000134 cumulative IPC: 4 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5000134 cumulative IPC: 4 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 13386374 heartbeat IPC: 1.192 cumulative IPC: 1.192 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 21820915 heartbeat IPC: 1.186 cumulative IPC: 1.189 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30211891 heartbeat IPC: 1.192 cumulative IPC: 1.19 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 38617855 heartbeat IPC: 1.19 cumulative IPC: 1.19 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 47013224 heartbeat IPC: 1.191 cumulative IPC: 1.19 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 55439471 heartbeat IPC: 1.187 cumulative IPC: 1.19 (Simulation time: 00 hr 08 min 04 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv325_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 63897997 heartbeat IPC: 1.182 cumulative IPC: 1.188 (Simulation time: 00 hr 09 min 06 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 72340952 heartbeat IPC: 1.184 cumulative IPC: 1.188 (Simulation time: 00 hr 10 min 11 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 80778464 heartbeat IPC: 1.185 cumulative IPC: 1.188 (Simulation time: 00 hr 11 min 21 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 84260527 cumulative IPC: 1.187 (Simulation time: 00 hr 12 min 32 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 84260527 cumulative IPC: 1.187 (Simulation time: 00 hr 12 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv325_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.187 instructions: 100000000 cycles: 84260527
CPU 0 Branch Prediction Accuracy: 92.5% MPKI: 13.31 Average ROB Occupancy at Mispredict: 29.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08534
BRANCH_INDIRECT: 0.369
BRANCH_CONDITIONAL: 11.48
BRANCH_DIRECT_CALL: 0.4201
BRANCH_INDIRECT_CALL: 0.5434
BRANCH_RETURN: 0.4055


====Backend Stall Breakdown====
ROB_STALL: 5954
LQ_STALL: 0
SQ_STALL: 40122


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 93
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 2.286385

== Total ==
ADDR_TRANS: 93
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 5844

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 2556

cpu0->cpu0_STLB TOTAL        ACCESS:    2114178 HIT:    2113378 MISS:        800 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2114178 HIT:    2113378 MISS:        800 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 132.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9613500 HIT:    8700401 MISS:     913099 MSHR_MERGE:      37556
cpu0->cpu0_L2C LOAD         ACCESS:    7723510 HIT:    7009933 MISS:     713577 MSHR_MERGE:        479
cpu0->cpu0_L2C RFO          ACCESS:     579665 HIT:     471840 MISS:     107825 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     162421 HIT:     107606 MISS:      54815 MSHR_MERGE:      37077
cpu0->cpu0_L2C WRITE        ACCESS:    1146483 HIT:    1110579 MISS:      35904 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1421 HIT:        443 MISS:        978 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     114656 ISSUED:     107104 USEFUL:       1390 USELESS:       6520
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 29.87 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15847596 HIT:    7781417 MISS:    8066179 MSHR_MERGE:    1971440
cpu0->cpu0_L1I LOAD         ACCESS:   15847596 HIT:    7781417 MISS:    8066179 MSHR_MERGE:    1971440
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.89 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30872486 HIT:   26877388 MISS:    3995098 MSHR_MERGE:    1729786
cpu0->cpu0_L1D LOAD         ACCESS:   16674237 HIT:   14552326 MISS:    2121911 MSHR_MERGE:     493138
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     330967 HIT:     237241 MISS:      93726 MSHR_MERGE:      38275
cpu0->cpu0_L1D WRITE        ACCESS:   13865664 HIT:   12087660 MISS:    1778004 MSHR_MERGE:    1198337
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1618 HIT:        161 MISS:       1457 MSHR_MERGE:         36
cpu0->cpu0_L1D PREFETCH REQUESTED:     525405 ISSUED:     330967 USEFUL:      10496 USELESS:      36009
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12993823 HIT:   10704999 MISS:    2288824 MSHR_MERGE:    1159739
cpu0->cpu0_ITLB LOAD         ACCESS:   12993823 HIT:   10704999 MISS:    2288824 MSHR_MERGE:    1159739
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.02 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29074824 HIT:   27762302 MISS:    1312522 MSHR_MERGE:     327429
cpu0->cpu0_DTLB LOAD         ACCESS:   29074824 HIT:   27762302 MISS:    1312522 MSHR_MERGE:     327429
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.098 cycles
cpu0->LLC TOTAL        ACCESS:    1003886 HIT:     992865 MISS:      11021 MSHR_MERGE:        266
cpu0->LLC LOAD         ACCESS:     713098 HIT:     705034 MISS:       8064 MSHR_MERGE:         37
cpu0->LLC RFO          ACCESS:     107825 HIT:     107821 MISS:          4 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      17738 HIT:      15040 MISS:       2698 MSHR_MERGE:        229
cpu0->LLC WRITE        ACCESS:     164247 HIT:     164242 MISS:          5 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        978 HIT:        728 MISS:        250 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         19
  ROW_BUFFER_MISS:      10731
  AVG DBUS CONGESTED CYCLE: 2.986
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         12
  FULL:          0
Channel 0 REFRESHES ISSUED:       7022

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       529298       535726        58698          572
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7           75           58           25
  STLB miss resolved @ L2C                0           34          257          231           17
  STLB miss resolved @ LLC                0           59          276          392           41
  STLB miss resolved @ MEM                0            0           68          151          105

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197687        50897      1522834       149504           32
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           11            3            8
  STLB miss resolved @ L2C                0            0            1            1            0
  STLB miss resolved @ LLC                0           14           40           43            1
  STLB miss resolved @ MEM                0            0            8           24           21
[2025-09-18 08:22:24] END   suite=qualcomm_srv trace=srv325_ap (rc=0)
