entity counter_2bit is port ( clk : in std_logic; reset : in std_logic; count : out std_logic_vector(1 downto 0) ); end entity; architecture behavior of counter_2bit is signal count_reg : std_logic_vector(1 downto 0) := "00"; begin process(clk, reset) begin if reset = '1' then count_reg <= "00"; elsif rising_edge(clk) then count_reg <= count_reg + 1; end if; end process; count <= count_reg; end architecture;