<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: clock_div</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_clock_div'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_clock_div')">clock_div</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 94.12</td>
<td class="s10 cl rt"><a href="mod31.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod31.html#Toggle" > 82.35</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod31.html#Branch" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/rady/caravel/caravel_redesign_cocotb/caravel/verilog/rtl/clock_div.v')">/home/rady/caravel/caravel_redesign_cocotb/caravel/verilog/rtl/clock_div.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod31.html#inst_tag_1922"  onclick="showContent('inst_tag_1922')">caravel_top.uut.clock_ctrl.divider2</a></td>
<td class="s9 cl rt"> 90.20</td>
<td class="s10 cl rt"><a href="mod31.html#inst_tag_1922_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod31.html#inst_tag_1922_Toggle" > 70.59</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod31.html#inst_tag_1922_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod31.html#inst_tag_1921"  onclick="showContent('inst_tag_1921')">caravel_top.uut.clock_ctrl.divider</a></td>
<td class="s9 cl rt"> 93.14</td>
<td class="s10 cl rt"><a href="mod31.html#inst_tag_1921_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod31.html#inst_tag_1921_Toggle" > 79.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod31.html#inst_tag_1921_Branch" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_1922'>
<hr>
<a name="inst_tag_1922"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1922" >caravel_top.uut.clock_ctrl.divider2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 90.20</td>
<td class="s10 cl rt"><a href="mod31.html#inst_tag_1922_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod31.html#inst_tag_1922_Toggle" > 70.59</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod31.html#inst_tag_1922_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 84.89</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 72.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 94.64</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 78.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod9.html#inst_tag_146" >clock_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2124" id="tag_urg_inst_2124">even_0</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod43.html#inst_tag_2126" id="tag_urg_inst_2126">odd_0</a></td>
<td class="s8 cl rt"> 85.65</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 75.93</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1921'>
<hr>
<a name="inst_tag_1921"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1921" >caravel_top.uut.clock_ctrl.divider</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 93.14</td>
<td class="s10 cl rt"><a href="mod31.html#inst_tag_1921_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod31.html#inst_tag_1921_Toggle" > 79.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod31.html#inst_tag_1921_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 94.49</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 77.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 94.64</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 78.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod9.html#inst_tag_146" >clock_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2123" id="tag_urg_inst_2123">even_0</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod43.html#inst_tag_2125" id="tag_urg_inst_2125">odd_0</a></td>
<td class="s9 cl rt"> 95.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_clock_div'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod31.html" >clock_div</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
45                          always @(posedge out or negedge resetb) begin
46         1/1          	if (resetb == 1'b0) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
47         1/1          	    syncN &lt;= `CLK_DIV;	// Default to divide-by-2 on system reset
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
48         1/1          	    syncNp &lt;= `CLK_DIV;	// Default to divide-by-2 on system reset
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
49                      	end else begin
50         1/1          	    syncNp &lt;= N;
           Tests:       <span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;<span title = "RTL-pll/simv/test">T34</span>&nbsp;
51         1/1          	    syncN &lt;= syncNp;
           Tests:       <span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;<span title = "RTL-pll/simv/test">T34</span>&nbsp;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod31.html" >clock_div</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">34</td>
<td class="rt">28</td>
<td class="rt">82.35 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">15</td>
<td class="rt">88.24 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">11</td>
<td class="rt">91.67 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>INPUT</td>
</tr><tr>
<td>N[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>INPUT</td>
</tr><tr>
<td>N[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>N[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>INPUT</td>
</tr><tr>
<td>resetb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>OUTPUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>out_odd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>out_even</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>not_zero</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_even</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>enable_odd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>syncN[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>syncN[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>syncN[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>syncNp[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>syncNp[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>syncNp[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod31.html" >clock_div</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46         	if (resetb == 1'b0) begin
           	<font color = "green">-1-</font>  
47         	    syncN <= `CLK_DIV;	// Default to divide-by-2 on system reset
           <font color = "green">	    ==></font>
48         	    syncNp <= `CLK_DIV;	// Default to divide-by-2 on system reset
49         	end else begin
50         	    syncNp <= N;
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1922'>
<a name="inst_tag_1922_Line"></a>
<b>Line Coverage for Instance : <a href="mod31.html#inst_tag_1922" >caravel_top.uut.clock_ctrl.divider2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
45                          always @(posedge out or negedge resetb) begin
46         1/1          	if (resetb == 1'b0) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
47         1/1          	    syncN &lt;= `CLK_DIV;	// Default to divide-by-2 on system reset
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
48         1/1          	    syncNp &lt;= `CLK_DIV;	// Default to divide-by-2 on system reset
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
49                      	end else begin
50         1/1          	    syncNp &lt;= N;
           Tests:       <span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;<span title = "RTL-pll/simv/test">T34</span>&nbsp;
51         1/1          	    syncN &lt;= syncNp;
           Tests:       <span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;<span title = "RTL-pll/simv/test">T34</span>&nbsp;
</pre>
<hr>
<a name="inst_tag_1922_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod31.html#inst_tag_1922" >caravel_top.uut.clock_ctrl.divider2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">5</td>
<td class="rt">45.45 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">34</td>
<td class="rt">24</td>
<td class="rt">70.59 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">12</td>
<td class="rt">70.59 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">12</td>
<td class="rt">70.59 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">11</td>
<td class="rt">91.67 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>INPUT</td>
</tr><tr>
<td>N[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>INPUT</td>
</tr><tr>
<td>N[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>N[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>INPUT</td>
</tr><tr>
<td>resetb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>OUTPUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>out_odd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>out_even</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>not_zero</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_even</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_odd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>syncN[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>syncN[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>syncN[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>syncNp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>syncNp[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>syncNp[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="inst_tag_1922_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod31.html#inst_tag_1922" >caravel_top.uut.clock_ctrl.divider2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46         	if (resetb == 1'b0) begin
           	<font color = "green">-1-</font>  
47         	    syncN <= `CLK_DIV;	// Default to divide-by-2 on system reset
           <font color = "green">	    ==></font>
48         	    syncNp <= `CLK_DIV;	// Default to divide-by-2 on system reset
49         	end else begin
50         	    syncNp <= N;
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1921'>
<a name="inst_tag_1921_Line"></a>
<b>Line Coverage for Instance : <a href="mod31.html#inst_tag_1921" >caravel_top.uut.clock_ctrl.divider</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
45                          always @(posedge out or negedge resetb) begin
46         1/1          	if (resetb == 1'b0) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
47         1/1          	    syncN &lt;= `CLK_DIV;	// Default to divide-by-2 on system reset
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
48         1/1          	    syncNp &lt;= `CLK_DIV;	// Default to divide-by-2 on system reset
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
49                      	end else begin
50         1/1          	    syncNp &lt;= N;
           Tests:       <span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;<span title = "RTL-pll/simv/test">T34</span>&nbsp;
51         1/1          	    syncN &lt;= syncNp;
           Tests:       <span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;<span title = "RTL-pll/simv/test">T34</span>&nbsp;
</pre>
<hr>
<a name="inst_tag_1921_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod31.html#inst_tag_1921" >caravel_top.uut.clock_ctrl.divider</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">34</td>
<td class="rt">27</td>
<td class="rt">79.41 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">11</td>
<td class="rt">91.67 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">22</td>
<td class="rt">16</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>INPUT</td>
</tr><tr>
<td>N[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>INPUT</td>
</tr><tr>
<td>N[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>N[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>INPUT</td>
</tr><tr>
<td>resetb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>OUTPUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>out_odd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>out_even</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>not_zero</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_even</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>enable_odd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>syncN[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>syncN[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>syncN[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>syncNp[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>syncNp[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>syncNp[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="inst_tag_1921_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod31.html#inst_tag_1921" >caravel_top.uut.clock_ctrl.divider</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46         	if (resetb == 1'b0) begin
           	<font color = "green">-1-</font>  
47         	    syncN <= `CLK_DIV;	// Default to divide-by-2 on system reset
           <font color = "green">	    ==></font>
48         	    syncNp <= `CLK_DIV;	// Default to divide-by-2 on system reset
49         	end else begin
50         	    syncNp <= N;
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1921">
    <li>
      <a href="#inst_tag_1921_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1921_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1921_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1922">
    <li>
      <a href="#inst_tag_1922_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1922_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1922_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_clock_div">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
