Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Mar 02 10:37:47 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ex5_control_sets_placed.rpt
| Design       : ex5
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              90 |           24 |
| Yes          | No                    | No                     |               3 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+-----------------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+----------------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | clk_dvr4/clkOut_i_1__1_n_0 |                                   |                1 |              1 |
|  clk_IBUF_BUFG | clk_dvr1/clkOut0           |                                   |                1 |              1 |
|  clk_IBUF_BUFG | clk_dvr2/clkOut_i_1__0_n_0 |                                   |                1 |              1 |
|  clk_IBUF_BUFG |                            |                                   |                3 |              3 |
|  clk_IBUF_BUFG |                            | clk_dvr4/s_divCounter[30]_i_1_n_0 |                8 |             30 |
|  clk_IBUF_BUFG |                            | clk_dvr2/s_divCounter[30]_i_1_n_0 |                8 |             30 |
|  clk_IBUF_BUFG |                            | clk_dvr1/s_divCounter[30]_i_1_n_0 |                8 |             30 |
+----------------+----------------------------+-----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 3      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


