
05-segment.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000e  00800100  00000300  00000394  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000300  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  0080010e  0080010e  000003a2  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000003a2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000003d4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000a8  00000000  00000000  00000414  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000df3  00000000  00000000  000004bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000084d  00000000  00000000  000012af  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000585  00000000  00000000  00001afc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000019c  00000000  00000000  00002084  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004c5  00000000  00000000  00002220  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000004a3  00000000  00000000  000026e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000078  00000000  00000000  00002b88  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 be 00 	jmp	0x17c	; 0x17c <__vector_16>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e0 e0       	ldi	r30, 0x00	; 0
  7c:	f3 e0       	ldi	r31, 0x03	; 3
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	ae 30       	cpi	r26, 0x0E	; 14
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	ae e0       	ldi	r26, 0x0E	; 14
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a0 31       	cpi	r26, 0x10	; 16
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 78 00 	call	0xf0	; 0xf0 <main>
  9e:	0c 94 7e 01 	jmp	0x2fc	; 0x2fc <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <GPIO_config_output>:
 **********************************************************************/
void GPIO_config_input_pullup(volatile uint8_t *reg_name, uint8_t pin_num)
{
    *reg_name = *reg_name & ~(1<<pin_num);  // Data Direction Register
    reg_name++;                     // Change pointer to Data Register
    *reg_name = *reg_name | (1<<pin_num);   // Data Register
  a6:	fc 01       	movw	r30, r24
  a8:	40 81       	ld	r20, Z
  aa:	21 e0       	ldi	r18, 0x01	; 1
  ac:	30 e0       	ldi	r19, 0x00	; 0
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <GPIO_config_output+0xe>
  b0:	22 0f       	add	r18, r18
  b2:	33 1f       	adc	r19, r19
  b4:	6a 95       	dec	r22
  b6:	e2 f7       	brpl	.-8      	; 0xb0 <GPIO_config_output+0xa>
  b8:	24 2b       	or	r18, r20
  ba:	20 83       	st	Z, r18
  bc:	08 95       	ret

000000be <GPIO_write_low>:
 * Input:    reg_name - Address of Port Register, such as &PORTB
 *           pin_num - Pin designation in the interval 0 to 7
 * Returns:  none
 **********************************************************************/
void GPIO_write_low(volatile uint8_t *reg_name, uint8_t pin_num)
{
  be:	fc 01       	movw	r30, r24
    *reg_name = *reg_name & ~(1<<pin_num);
  c0:	90 81       	ld	r25, Z
  c2:	21 e0       	ldi	r18, 0x01	; 1
  c4:	30 e0       	ldi	r19, 0x00	; 0
  c6:	02 c0       	rjmp	.+4      	; 0xcc <GPIO_write_low+0xe>
  c8:	22 0f       	add	r18, r18
  ca:	33 1f       	adc	r19, r19
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <GPIO_write_low+0xa>
  d0:	20 95       	com	r18
  d2:	29 23       	and	r18, r25
  d4:	20 83       	st	Z, r18
  d6:	08 95       	ret

000000d8 <GPIO_write_high>:
/**********************************************************************
 * Function: GPIO_write_high()
 **********************************************************************/
void GPIO_write_high(volatile uint8_t *reg_name, uint8_t pin_num)
{
    *reg_name = *reg_name | (1<<pin_num);// set output to high
  d8:	fc 01       	movw	r30, r24
  da:	40 81       	ld	r20, Z
  dc:	21 e0       	ldi	r18, 0x01	; 1
  de:	30 e0       	ldi	r19, 0x00	; 0
  e0:	02 c0       	rjmp	.+4      	; 0xe6 <GPIO_write_high+0xe>
  e2:	22 0f       	add	r18, r18
  e4:	33 1f       	adc	r19, r19
  e6:	6a 95       	dec	r22
  e8:	e2 f7       	brpl	.-8      	; 0xe2 <GPIO_write_high+0xa>
  ea:	24 2b       	or	r18, r20
  ec:	20 83       	st	Z, r18
  ee:	08 95       	ret

000000f0 <main>:
 * Returns:  none
 **********************************************************************/
int main(void)
{
    // Configure SSD signals
    SEG_init();
  f0:	0e 94 ef 00 	call	0x1de	; 0x1de <SEG_init>

    // Test of SSD: display number '3' at position 0
    SEG_update_shift_regs(7, 3);
  f4:	63 e0       	ldi	r22, 0x03	; 3
  f6:	87 e0       	ldi	r24, 0x07	; 7
  f8:	0e 94 ff 00 	call	0x1fe	; 0x1fe <SEG_update_shift_regs>
    // Set the overflow prescaler to 262 ms and enable interrupt

//     TIM0_overflow_262ms();
//     TIM0_overflow_interrupt_enable();

    TIM1_overflow_262ms();
  fc:	e1 e8       	ldi	r30, 0x81	; 129
  fe:	f0 e0       	ldi	r31, 0x00	; 0
 100:	80 81       	ld	r24, Z
 102:	8b 7f       	andi	r24, 0xFB	; 251
 104:	80 83       	st	Z, r24
 106:	80 81       	ld	r24, Z
 108:	83 60       	ori	r24, 0x03	; 3
 10a:	80 83       	st	Z, r24
    TIM1_overflow_interrupt_enable();
 10c:	ef e6       	ldi	r30, 0x6F	; 111
 10e:	f0 e0       	ldi	r31, 0x00	; 0
 110:	80 81       	ld	r24, Z
 112:	81 60       	ori	r24, 0x01	; 1
 114:	80 83       	st	Z, r24
    
    // Enables interrupts by setting the global interrupt mask
    sei();
 116:	78 94       	sei
 118:	ff cf       	rjmp	.-2      	; 0x118 <main+0x28>

0000011a <__vector_13>:
/**********************************************************************
 * Function: Timer/Counter1 overflow interrupt
 * Purpose:  Increment decimal counter value and display it on SSD.
 **********************************************************************/
ISR(TIMER1_OVF_vect)
{
 11a:	1f 92       	push	r1
 11c:	0f 92       	push	r0
 11e:	0f b6       	in	r0, 0x3f	; 63
 120:	0f 92       	push	r0
 122:	11 24       	eor	r1, r1
 124:	2f 93       	push	r18
 126:	3f 93       	push	r19
 128:	4f 93       	push	r20
 12a:	5f 93       	push	r21
 12c:	6f 93       	push	r22
 12e:	7f 93       	push	r23
 130:	8f 93       	push	r24
 132:	9f 93       	push	r25
 134:	af 93       	push	r26
 136:	bf 93       	push	r27
 138:	ef 93       	push	r30
 13a:	ff 93       	push	r31
    static uint8_t val = 0;  // This line will only run the first time
    // WRITE YOUR CODE HERE
    static uint8_t pos = 0;
    val++;
 13c:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <val.1619>
 140:	8f 5f       	subi	r24, 0xFF	; 255
    if(val > 9)
 142:	8a 30       	cpi	r24, 0x0A	; 10
 144:	18 f4       	brcc	.+6      	; 0x14c <__vector_13+0x32>
ISR(TIMER1_OVF_vect)
{
    static uint8_t val = 0;  // This line will only run the first time
    // WRITE YOUR CODE HERE
    static uint8_t pos = 0;
    val++;
 146:	80 93 0f 01 	sts	0x010F, r24	; 0x80010f <val.1619>
 14a:	02 c0       	rjmp	.+4      	; 0x150 <__vector_13+0x36>
    if(val > 9)
    val = 0;
 14c:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <val.1619>
    SEG_update_shift_regs(val, 0);
 150:	60 e0       	ldi	r22, 0x00	; 0
 152:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <val.1619>
 156:	0e 94 ff 00 	call	0x1fe	; 0x1fe <SEG_update_shift_regs>
}
 15a:	ff 91       	pop	r31
 15c:	ef 91       	pop	r30
 15e:	bf 91       	pop	r27
 160:	af 91       	pop	r26
 162:	9f 91       	pop	r25
 164:	8f 91       	pop	r24
 166:	7f 91       	pop	r23
 168:	6f 91       	pop	r22
 16a:	5f 91       	pop	r21
 16c:	4f 91       	pop	r20
 16e:	3f 91       	pop	r19
 170:	2f 91       	pop	r18
 172:	0f 90       	pop	r0
 174:	0f be       	out	0x3f, r0	; 63
 176:	0f 90       	pop	r0
 178:	1f 90       	pop	r1
 17a:	18 95       	reti

0000017c <__vector_16>:

ISR(TIMER0_OVF_vect)
{
 17c:	1f 92       	push	r1
 17e:	0f 92       	push	r0
 180:	0f b6       	in	r0, 0x3f	; 63
 182:	0f 92       	push	r0
 184:	11 24       	eor	r1, r1
 186:	2f 93       	push	r18
 188:	3f 93       	push	r19
 18a:	4f 93       	push	r20
 18c:	5f 93       	push	r21
 18e:	6f 93       	push	r22
 190:	7f 93       	push	r23
 192:	8f 93       	push	r24
 194:	9f 93       	push	r25
 196:	af 93       	push	r26
 198:	bf 93       	push	r27
 19a:	ef 93       	push	r30
 19c:	ff 93       	push	r31
    static uint8_t val = 0;  // This line will only run the first time
    // WRITE YOUR CODE HERE
    static uint8_t pos = 0;
    val++;
 19e:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <__data_end>
 1a2:	8f 5f       	subi	r24, 0xFF	; 255
    if(val > 5)
 1a4:	86 30       	cpi	r24, 0x06	; 6
 1a6:	18 f4       	brcc	.+6      	; 0x1ae <__vector_16+0x32>
ISR(TIMER0_OVF_vect)
{
    static uint8_t val = 0;  // This line will only run the first time
    // WRITE YOUR CODE HERE
    static uint8_t pos = 0;
    val++;
 1a8:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <__data_end>
 1ac:	02 c0       	rjmp	.+4      	; 0x1b2 <__vector_16+0x36>
    if(val > 5)
    val = 0;
 1ae:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <__data_end>
    SEG_update_shift_regs(val, 0);
 1b2:	60 e0       	ldi	r22, 0x00	; 0
 1b4:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <__data_end>
 1b8:	0e 94 ff 00 	call	0x1fe	; 0x1fe <SEG_update_shift_regs>
 1bc:	ff 91       	pop	r31
 1be:	ef 91       	pop	r30
 1c0:	bf 91       	pop	r27
 1c2:	af 91       	pop	r26
 1c4:	9f 91       	pop	r25
 1c6:	8f 91       	pop	r24
 1c8:	7f 91       	pop	r23
 1ca:	6f 91       	pop	r22
 1cc:	5f 91       	pop	r21
 1ce:	4f 91       	pop	r20
 1d0:	3f 91       	pop	r19
 1d2:	2f 91       	pop	r18
 1d4:	0f 90       	pop	r0
 1d6:	0f be       	out	0x3f, r0	; 63
 1d8:	0f 90       	pop	r0
 1da:	1f 90       	pop	r1
 1dc:	18 95       	reti

000001de <SEG_init>:
 * Returns:  none
 **********************************************************************/
void SEG_init(void)
{
    /* Configuration of SSD signals */
    GPIO_config_output(&DDRD, SEG_LATCH);
 1de:	64 e0       	ldi	r22, 0x04	; 4
 1e0:	8a e2       	ldi	r24, 0x2A	; 42
 1e2:	90 e0       	ldi	r25, 0x00	; 0
 1e4:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
    GPIO_config_output(&DDRD, SEG_CLK);
 1e8:	67 e0       	ldi	r22, 0x07	; 7
 1ea:	8a e2       	ldi	r24, 0x2A	; 42
 1ec:	90 e0       	ldi	r25, 0x00	; 0
 1ee:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
    GPIO_config_output(&DDRB, SEG_DATA);
 1f2:	60 e0       	ldi	r22, 0x00	; 0
 1f4:	84 e2       	ldi	r24, 0x24	; 36
 1f6:	90 e0       	ldi	r25, 0x00	; 0
 1f8:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
 1fc:	08 95       	ret

000001fe <SEG_update_shift_regs>:
 *           position - Position of the display where the segments are to 
 *                      be displayed (p3 p2 p1 p0 xxxx, active high)
 * Returns:  none
 **********************************************************************/
void SEG_update_shift_regs(uint8_t segments, uint8_t position)
{
 1fe:	1f 93       	push	r17
 200:	cf 93       	push	r28
 202:	df 93       	push	r29
    uint8_t bit_number;
    segments = segment_value[segments];     // 0, 1, ..., 9
 204:	e8 2f       	mov	r30, r24
 206:	f0 e0       	ldi	r31, 0x00	; 0
 208:	ec 5f       	subi	r30, 0xFC	; 252
 20a:	fe 4f       	sbci	r31, 0xFE	; 254
 20c:	10 81       	ld	r17, Z
    position = segment_position[position];  // 0, 1, 2, 3
 20e:	e6 2f       	mov	r30, r22
 210:	f0 e0       	ldi	r31, 0x00	; 0
 212:	e0 50       	subi	r30, 0x00	; 0
 214:	ff 4f       	sbci	r31, 0xFF	; 255
 216:	d0 81       	ld	r29, Z

    // Pull LATCH, CLK, and DATA low
    GPIO_write_low(&PORTD, SEG_LATCH);
 218:	64 e0       	ldi	r22, 0x04	; 4
 21a:	8b e2       	ldi	r24, 0x2B	; 43
 21c:	90 e0       	ldi	r25, 0x00	; 0
 21e:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
    GPIO_write_low(&PORTD, SEG_CLK);
 222:	67 e0       	ldi	r22, 0x07	; 7
 224:	8b e2       	ldi	r24, 0x2B	; 43
 226:	90 e0       	ldi	r25, 0x00	; 0
 228:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
    GPIO_write_low(&PORTB, SEG_DATA);
 22c:	60 e0       	ldi	r22, 0x00	; 0
 22e:	85 e2       	ldi	r24, 0x25	; 37
 230:	90 e0       	ldi	r25, 0x00	; 0
 232:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 236:	8f e9       	ldi	r24, 0x9F	; 159
 238:	9f e0       	ldi	r25, 0x0F	; 15
 23a:	01 97       	sbiw	r24, 0x01	; 1
 23c:	f1 f7       	brne	.-4      	; 0x23a <SEG_update_shift_regs+0x3c>
 23e:	00 c0       	rjmp	.+0      	; 0x240 <SEG_update_shift_regs+0x42>
 240:	00 00       	nop
 242:	c8 e0       	ldi	r28, 0x08	; 8
    for (bit_number = 0; bit_number < 8; bit_number++)
    {
        
        // Test LSB of "segments" by & (faster) or % (slower) and... 
        // ...output DATA value
        if((segments & 0b00000001)== 0)
 244:	10 fd       	sbrc	r17, 0
 246:	06 c0       	rjmp	.+12     	; 0x254 <SEG_update_shift_regs+0x56>
            GPIO_write_low(&PORTB, SEG_DATA);
 248:	60 e0       	ldi	r22, 0x00	; 0
 24a:	85 e2       	ldi	r24, 0x25	; 37
 24c:	90 e0       	ldi	r25, 0x00	; 0
 24e:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
 252:	05 c0       	rjmp	.+10     	; 0x25e <SEG_update_shift_regs+0x60>
        else
            GPIO_write_high(&PORTB, SEG_DATA);
 254:	60 e0       	ldi	r22, 0x00	; 0
 256:	85 e2       	ldi	r24, 0x25	; 37
 258:	90 e0       	ldi	r25, 0x00	; 0
 25a:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 25e:	8f e9       	ldi	r24, 0x9F	; 159
 260:	9f e0       	ldi	r25, 0x0F	; 15
 262:	01 97       	sbiw	r24, 0x01	; 1
 264:	f1 f7       	brne	.-4      	; 0x262 <SEG_update_shift_regs+0x64>
 266:	00 c0       	rjmp	.+0      	; 0x268 <SEG_update_shift_regs+0x6a>
 268:	00 00       	nop
        // Wait 1 us
         _delay_ms(1);
        // Pull CLK high
         GPIO_write_high(&PORTD, SEG_CLK);
 26a:	67 e0       	ldi	r22, 0x07	; 7
 26c:	8b e2       	ldi	r24, 0x2B	; 43
 26e:	90 e0       	ldi	r25, 0x00	; 0
 270:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 274:	8f e9       	ldi	r24, 0x9F	; 159
 276:	9f e0       	ldi	r25, 0x0F	; 15
 278:	01 97       	sbiw	r24, 0x01	; 1
 27a:	f1 f7       	brne	.-4      	; 0x278 <SEG_update_shift_regs+0x7a>
 27c:	00 c0       	rjmp	.+0      	; 0x27e <SEG_update_shift_regs+0x80>
 27e:	00 00       	nop
        // Wait 1 us
         _delay_ms(1);
        // Pull CLK low
        GPIO_write_low(&PORTD, SEG_CLK);
 280:	67 e0       	ldi	r22, 0x07	; 7
 282:	8b e2       	ldi	r24, 0x2B	; 43
 284:	90 e0       	ldi	r25, 0x00	; 0
 286:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
        // Shift "segments"
        // segments = 0 a b c d e f g 
        segments = segments >> 1;
 28a:	16 95       	lsr	r17
 28c:	c1 50       	subi	r28, 0x01	; 1
    GPIO_write_low(&PORTB, SEG_DATA);
    // Wait 1 us
    _delay_ms(1);
    // Loop through the 1st byte (segments)
    // a b c d e f g DP (active low values)
    for (bit_number = 0; bit_number < 8; bit_number++)
 28e:	d1 f6       	brne	.-76     	; 0x244 <SEG_update_shift_regs+0x46>
 290:	c8 e0       	ldi	r28, 0x08	; 8
    // p3 p2 p1 p0 . . . . (active high values)
    for (bit_number = 0; bit_number < 8; bit_number++)
    {
        // Test LSB of "position" by & (faster) or % (slower) and... 
        // ...output DATA value
         if((position & 0b00000001)== 0)
 292:	d0 fd       	sbrc	r29, 0
 294:	06 c0       	rjmp	.+12     	; 0x2a2 <SEG_update_shift_regs+0xa4>
             GPIO_write_low(&PORTB, SEG_DATA);
 296:	60 e0       	ldi	r22, 0x00	; 0
 298:	85 e2       	ldi	r24, 0x25	; 37
 29a:	90 e0       	ldi	r25, 0x00	; 0
 29c:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
 2a0:	05 c0       	rjmp	.+10     	; 0x2ac <SEG_update_shift_regs+0xae>
         else
             GPIO_write_high(&PORTB, SEG_DATA);
 2a2:	60 e0       	ldi	r22, 0x00	; 0
 2a4:	85 e2       	ldi	r24, 0x25	; 37
 2a6:	90 e0       	ldi	r25, 0x00	; 0
 2a8:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 2ac:	8f e9       	ldi	r24, 0x9F	; 159
 2ae:	9f e0       	ldi	r25, 0x0F	; 15
 2b0:	01 97       	sbiw	r24, 0x01	; 1
 2b2:	f1 f7       	brne	.-4      	; 0x2b0 <SEG_update_shift_regs+0xb2>
 2b4:	00 c0       	rjmp	.+0      	; 0x2b6 <SEG_update_shift_regs+0xb8>
 2b6:	00 00       	nop
        // Wait 1 us
        _delay_ms(1);
        // Pull CLK high
        GPIO_write_high(&PORTD, SEG_CLK);
 2b8:	67 e0       	ldi	r22, 0x07	; 7
 2ba:	8b e2       	ldi	r24, 0x2B	; 43
 2bc:	90 e0       	ldi	r25, 0x00	; 0
 2be:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 2c2:	8f e9       	ldi	r24, 0x9F	; 159
 2c4:	9f e0       	ldi	r25, 0x0F	; 15
 2c6:	01 97       	sbiw	r24, 0x01	; 1
 2c8:	f1 f7       	brne	.-4      	; 0x2c6 <SEG_update_shift_regs+0xc8>
 2ca:	00 c0       	rjmp	.+0      	; 0x2cc <SEG_update_shift_regs+0xce>
 2cc:	00 00       	nop
        // Wait 1 us
        _delay_ms(1);
        // Pull CLK low
        GPIO_write_low(&PORTD, SEG_CLK);
 2ce:	67 e0       	ldi	r22, 0x07	; 7
 2d0:	8b e2       	ldi	r24, 0x2B	; 43
 2d2:	90 e0       	ldi	r25, 0x00	; 0
 2d4:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
        // Shift "position"
        position = position >> 1;
 2d8:	d6 95       	lsr	r29
 2da:	c1 50       	subi	r28, 0x01	; 1
        segments = segments >> 1;
    }

    // Loop through the 2nd byte (position)
    // p3 p2 p1 p0 . . . . (active high values)
    for (bit_number = 0; bit_number < 8; bit_number++)
 2dc:	d1 f6       	brne	.-76     	; 0x292 <SEG_update_shift_regs+0x94>
        // Shift "position"
        position = position >> 1;
    }

    // Pull LATCH high
    GPIO_write_high(&PORTD, SEG_LATCH);
 2de:	64 e0       	ldi	r22, 0x04	; 4
 2e0:	8b e2       	ldi	r24, 0x2B	; 43
 2e2:	90 e0       	ldi	r25, 0x00	; 0
 2e4:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 2e8:	8f e9       	ldi	r24, 0x9F	; 159
 2ea:	9f e0       	ldi	r25, 0x0F	; 15
 2ec:	01 97       	sbiw	r24, 0x01	; 1
 2ee:	f1 f7       	brne	.-4      	; 0x2ec <SEG_update_shift_regs+0xee>
 2f0:	00 c0       	rjmp	.+0      	; 0x2f2 <SEG_update_shift_regs+0xf4>
 2f2:	00 00       	nop
    // Wait 1 us
    _delay_ms(1);
}
 2f4:	df 91       	pop	r29
 2f6:	cf 91       	pop	r28
 2f8:	1f 91       	pop	r17
 2fa:	08 95       	ret

000002fc <_exit>:
 2fc:	f8 94       	cli

000002fe <__stop_program>:
 2fe:	ff cf       	rjmp	.-2      	; 0x2fe <__stop_program>
