Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Oct 24 12:00:25 2019
| Host         : DESKTOP-2PP4254 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_control_sets_placed.rpt
| Design       : test
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            6 |
|      5 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |            8 |
| Yes          | No                    | No                     |              20 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                 |                          |                1 |              1 |
|  clkgen2/CLK   | innum[1][3]_i_1_n_0             |                          |                1 |              4 |
|  clkgen2/CLK   | innum[2][3]_i_1_n_0             |                          |                1 |              4 |
|  clkgen2/CLK   | innum                           |                          |                1 |              4 |
|  clkgen2/CLK   | out[3]_i_1_n_0                  |                          |                1 |              4 |
|  clkgen2/CLK   | out[7]_i_1_n_0                  |                          |                1 |              4 |
|  clkgen2/CLK   | FSM_sequential_state[3]_i_1_n_0 | restart_IBUF             |                1 |              4 |
|  clkgen2/CLK   | sum[4]_i_1_n_0                  | restart_IBUF             |                2 |              5 |
|  clk_IBUF_BUFG |                                 | clkgen2/count[0]_i_1_n_0 |                8 |             30 |
+----------------+---------------------------------+--------------------------+------------------+----------------+


