module half_adder(
    input a, b,
    output sum, carry
);
    assign sum = a ^ b;  // XOR gate
    assign carry = a & b; // AND gate
endmodule

module full_adder(
    input a, b, cin,
    output sum, carry
);
    wire sum1, carry1, carry2;

    half_adder ha1(a, b, sum1, carry1);
    half_adder ha2(sum1, cin, sum, carry2);
    assign carry = carry1 | carry2; // OR gate
endmodule
