<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_vad_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6800_2ip_2hpm__vad__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_vad_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6800_2ip_2hpm__vad__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_VAD_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_VAD_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t CTRL;                        <span class="comment">/* 0x0: Control Register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __RW uint32_t FILTCTRL;                    <span class="comment">/* 0x4: Filter Control Register */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __RW uint32_t DEC_CTRL0;                   <span class="comment">/* 0x8: Decision Control Register 0 */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    __RW uint32_t DEC_CTRL1;                   <span class="comment">/* 0xC: Decision Control Register 1 */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    __RW uint32_t DEC_CTRL2;                   <span class="comment">/* 0x10: Decision Control Register 2 */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0x14 - 0x17: Reserved */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    __RW uint32_t ST;                          <span class="comment">/* 0x18: Status */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    __RW uint32_t OFIFO;                       <span class="comment">/* 0x1C: Out FIFO */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    __RW uint32_t RUN;                         <span class="comment">/* 0x20: Run Command Register */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    __RW uint32_t OFIFO_CTRL;                  <span class="comment">/* 0x24: Out FIFO Control Register */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    __RW uint32_t CIC_CFG;                     <span class="comment">/* 0x28: CIC Configuration Register */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    __R  uint8_t  RESERVED1[116];              <span class="comment">/* 0x2C - 0x9F: Reserved */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>    __R  uint32_t COEF[1];                     <span class="comment">/* 0xA0: Short Time Energy Register */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>} <a class="code hl_struct" href="structVAD__Type.html">VAD_Type</a>;</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/* Bitfield definition for register: CTRL */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/*</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> * CAPT_DLY (RW)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> *</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> * Capture cycle delay&gt;=0, should be less than PDM_CLK_HFDIV</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a9a7041ba4f98e16a533ad722ebe8cbd8">   35</a></span><span class="preprocessor">#define VAD_CTRL_CAPT_DLY_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a1f6b3a8f4d73f31319c85129aeb1d9ab">   36</a></span><span class="preprocessor">#define VAD_CTRL_CAPT_DLY_SHIFT (24U)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a8a859ee3e440a3cb4781cffc9b50a811">   37</a></span><span class="preprocessor">#define VAD_CTRL_CAPT_DLY_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CTRL_CAPT_DLY_SHIFT) &amp; VAD_CTRL_CAPT_DLY_MASK)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a644e981a1aaedbd0becd85454163f563">   38</a></span><span class="preprocessor">#define VAD_CTRL_CAPT_DLY_GET(x) (((uint32_t)(x) &amp; VAD_CTRL_CAPT_DLY_MASK) &gt;&gt; VAD_CTRL_CAPT_DLY_SHIFT)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/*</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> * PDM_CLK_HFDIV (RW)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> *</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> * The clock divider will work at least 4.</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> * 0: div-by-2,</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * 1: div-by-4</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> * n: div-by-2*(n+1)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a07ffa47dcef69ef0319bbf5d9ba9fb46">   49</a></span><span class="preprocessor">#define VAD_CTRL_PDM_CLK_HFDIV_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a6e16c5e7d6270ee6e99f93375a41d8f2">   50</a></span><span class="preprocessor">#define VAD_CTRL_PDM_CLK_HFDIV_SHIFT (20U)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a4aac2631f8057a2936ab10011976ca84">   51</a></span><span class="preprocessor">#define VAD_CTRL_PDM_CLK_HFDIV_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CTRL_PDM_CLK_HFDIV_SHIFT) &amp; VAD_CTRL_PDM_CLK_HFDIV_MASK)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a4dd8304583d01d78e6486e6ef24c5612">   52</a></span><span class="preprocessor">#define VAD_CTRL_PDM_CLK_HFDIV_GET(x) (((uint32_t)(x) &amp; VAD_CTRL_PDM_CLK_HFDIV_MASK) &gt;&gt; VAD_CTRL_PDM_CLK_HFDIV_SHIFT)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/*</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * VAD_IE (RW)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> *</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> * VAD event interrupt enable</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a2092a8120b92cd43c903350228f185e2">   59</a></span><span class="preprocessor">#define VAD_CTRL_VAD_IE_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a18c3d0c2c3264c81cbd4d54f535d6e33">   60</a></span><span class="preprocessor">#define VAD_CTRL_VAD_IE_SHIFT (18U)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a054e70f36b99aedc3ce9ea6097cf0799">   61</a></span><span class="preprocessor">#define VAD_CTRL_VAD_IE_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CTRL_VAD_IE_SHIFT) &amp; VAD_CTRL_VAD_IE_MASK)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#af572d065f371b897209b74e88ef3e8f1">   62</a></span><span class="preprocessor">#define VAD_CTRL_VAD_IE_GET(x) (((uint32_t)(x) &amp; VAD_CTRL_VAD_IE_MASK) &gt;&gt; VAD_CTRL_VAD_IE_SHIFT)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/*</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> * OFIFO_AV_IE (RW)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> *</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * OFIFO data available interrupt enable</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a253877de4baaf3add6b82d68ffa39040">   69</a></span><span class="preprocessor">#define VAD_CTRL_OFIFO_AV_IE_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ab1889f64c6d5cbbeeff007e79aef3af9">   70</a></span><span class="preprocessor">#define VAD_CTRL_OFIFO_AV_IE_SHIFT (17U)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a4861c1e18961313b8c47d8feb9958bdd">   71</a></span><span class="preprocessor">#define VAD_CTRL_OFIFO_AV_IE_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CTRL_OFIFO_AV_IE_SHIFT) &amp; VAD_CTRL_OFIFO_AV_IE_MASK)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a8ef08604ca78bbe86a9d6d527c984a46">   72</a></span><span class="preprocessor">#define VAD_CTRL_OFIFO_AV_IE_GET(x) (((uint32_t)(x) &amp; VAD_CTRL_OFIFO_AV_IE_MASK) &gt;&gt; VAD_CTRL_OFIFO_AV_IE_SHIFT)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/*</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> * MEMBUF_EMPTY_IE (RW)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> *</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> * Buf empty interrupt enable</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a5fb40245cb0a605cdada961f024d84c1">   79</a></span><span class="preprocessor">#define VAD_CTRL_MEMBUF_EMPTY_IE_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#afedc94d1800c19a68f6dbf490c0b0334">   80</a></span><span class="preprocessor">#define VAD_CTRL_MEMBUF_EMPTY_IE_SHIFT (16U)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ad5f0489b72b10e5237e863bebef50fab">   81</a></span><span class="preprocessor">#define VAD_CTRL_MEMBUF_EMPTY_IE_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CTRL_MEMBUF_EMPTY_IE_SHIFT) &amp; VAD_CTRL_MEMBUF_EMPTY_IE_MASK)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a235930a529636d0acceae260b77d585a">   82</a></span><span class="preprocessor">#define VAD_CTRL_MEMBUF_EMPTY_IE_GET(x) (((uint32_t)(x) &amp; VAD_CTRL_MEMBUF_EMPTY_IE_MASK) &gt;&gt; VAD_CTRL_MEMBUF_EMPTY_IE_SHIFT)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/*</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> * OFIFO_OVFL_ERR_IE (RW)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> *</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> * OFIFO overflow error interrupt enable</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a47c9a7c9c67d79eb977657106e86b591">   89</a></span><span class="preprocessor">#define VAD_CTRL_OFIFO_OVFL_ERR_IE_MASK (0x8000U)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a015b72fde0e69df909892dc8df267358">   90</a></span><span class="preprocessor">#define VAD_CTRL_OFIFO_OVFL_ERR_IE_SHIFT (15U)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ad411c60fbb454bbd1380f1cba9c3d322">   91</a></span><span class="preprocessor">#define VAD_CTRL_OFIFO_OVFL_ERR_IE_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CTRL_OFIFO_OVFL_ERR_IE_SHIFT) &amp; VAD_CTRL_OFIFO_OVFL_ERR_IE_MASK)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#af16950e5ab1bcb8803c93960cd69fd45">   92</a></span><span class="preprocessor">#define VAD_CTRL_OFIFO_OVFL_ERR_IE_GET(x) (((uint32_t)(x) &amp; VAD_CTRL_OFIFO_OVFL_ERR_IE_MASK) &gt;&gt; VAD_CTRL_OFIFO_OVFL_ERR_IE_SHIFT)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/*</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * IIR_OVLD_ERR_IE (RW)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> *</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> * IIR overload error interrupt enable</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a4751c5475075ac5566f7b23966d23960">   99</a></span><span class="preprocessor">#define VAD_CTRL_IIR_OVLD_ERR_IE_MASK (0x4000U)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#abaea63bd495e00e71aa34362fd1e7301">  100</a></span><span class="preprocessor">#define VAD_CTRL_IIR_OVLD_ERR_IE_SHIFT (14U)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a8d8276c16d0539469291ca15ce324dec">  101</a></span><span class="preprocessor">#define VAD_CTRL_IIR_OVLD_ERR_IE_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CTRL_IIR_OVLD_ERR_IE_SHIFT) &amp; VAD_CTRL_IIR_OVLD_ERR_IE_MASK)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a1d0ca0af08452beee966f9631ebe7d2f">  102</a></span><span class="preprocessor">#define VAD_CTRL_IIR_OVLD_ERR_IE_GET(x) (((uint32_t)(x) &amp; VAD_CTRL_IIR_OVLD_ERR_IE_MASK) &gt;&gt; VAD_CTRL_IIR_OVLD_ERR_IE_SHIFT)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">/*</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> * IIR_OVFL_ERR_IE (RW)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> *</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * IIR overflow error interrupt enable</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a07f58d2ed97931a19d53d64c84fa4ee4">  109</a></span><span class="preprocessor">#define VAD_CTRL_IIR_OVFL_ERR_IE_MASK (0x2000U)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#af584f147d591a56cb85dc0f625697946">  110</a></span><span class="preprocessor">#define VAD_CTRL_IIR_OVFL_ERR_IE_SHIFT (13U)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ac6546fda31ac412f1704a24680c509da">  111</a></span><span class="preprocessor">#define VAD_CTRL_IIR_OVFL_ERR_IE_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CTRL_IIR_OVFL_ERR_IE_SHIFT) &amp; VAD_CTRL_IIR_OVFL_ERR_IE_MASK)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a440200421256c48e255005fd5712e7d4">  112</a></span><span class="preprocessor">#define VAD_CTRL_IIR_OVFL_ERR_IE_GET(x) (((uint32_t)(x) &amp; VAD_CTRL_IIR_OVFL_ERR_IE_MASK) &gt;&gt; VAD_CTRL_IIR_OVFL_ERR_IE_SHIFT)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">/*</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> * CIC_OVLD_ERR_IE (RW)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> *</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> * CIC overload Interrupt Enable</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ad5fba741369dfbd8934ca00f4aa25466">  119</a></span><span class="preprocessor">#define VAD_CTRL_CIC_OVLD_ERR_IE_MASK (0x1000U)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ad56faef7d0af02180dbe1bab95193db8">  120</a></span><span class="preprocessor">#define VAD_CTRL_CIC_OVLD_ERR_IE_SHIFT (12U)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ad634f64c58607edbdd70def48dffd242">  121</a></span><span class="preprocessor">#define VAD_CTRL_CIC_OVLD_ERR_IE_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CTRL_CIC_OVLD_ERR_IE_SHIFT) &amp; VAD_CTRL_CIC_OVLD_ERR_IE_MASK)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a2f8cf5f545f08f8f2a02cafa2ce59dc6">  122</a></span><span class="preprocessor">#define VAD_CTRL_CIC_OVLD_ERR_IE_GET(x) (((uint32_t)(x) &amp; VAD_CTRL_CIC_OVLD_ERR_IE_MASK) &gt;&gt; VAD_CTRL_CIC_OVLD_ERR_IE_SHIFT)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/*</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> * CIC_SAT_ERR_IE (RW)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> *</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> * CIC saturation Interrupt Enable</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a91ccd0f90ef76bdfb8cbb7e5336bc73b">  129</a></span><span class="preprocessor">#define VAD_CTRL_CIC_SAT_ERR_IE_MASK (0x800U)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a3a78ce0c27c62b72963b8c43edc2a680">  130</a></span><span class="preprocessor">#define VAD_CTRL_CIC_SAT_ERR_IE_SHIFT (11U)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a7da58fc26256aed48aa70caaff619556">  131</a></span><span class="preprocessor">#define VAD_CTRL_CIC_SAT_ERR_IE_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CTRL_CIC_SAT_ERR_IE_SHIFT) &amp; VAD_CTRL_CIC_SAT_ERR_IE_MASK)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aed93aedf1b840acc024239a4ba3cd52b">  132</a></span><span class="preprocessor">#define VAD_CTRL_CIC_SAT_ERR_IE_GET(x) (((uint32_t)(x) &amp; VAD_CTRL_CIC_SAT_ERR_IE_MASK) &gt;&gt; VAD_CTRL_CIC_SAT_ERR_IE_SHIFT)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/*</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * MEMBUF_DISABLE (RW)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> *</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> * asserted to disable membuf</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aca088e2a53bb0e187113764bfa842c6f">  139</a></span><span class="preprocessor">#define VAD_CTRL_MEMBUF_DISABLE_MASK (0x200U)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a9f28b049b4e951217903b6127c9481bf">  140</a></span><span class="preprocessor">#define VAD_CTRL_MEMBUF_DISABLE_SHIFT (9U)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aa5211a57a399ee6e42cdaf1123a5694e">  141</a></span><span class="preprocessor">#define VAD_CTRL_MEMBUF_DISABLE_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CTRL_MEMBUF_DISABLE_SHIFT) &amp; VAD_CTRL_MEMBUF_DISABLE_MASK)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ad35490d0f81923ca62cc08e48cfc15d4">  142</a></span><span class="preprocessor">#define VAD_CTRL_MEMBUF_DISABLE_GET(x) (((uint32_t)(x) &amp; VAD_CTRL_MEMBUF_DISABLE_MASK) &gt;&gt; VAD_CTRL_MEMBUF_DISABLE_SHIFT)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/*</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * FIFO_THRSH (RW)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> *</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * OFIFO threshold to generate ofifo_av (when fillings &gt;= threshold) (fifo size: max 16 items, 16*32bits)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ade69991b712f3f7463564f65628cd6a9">  149</a></span><span class="preprocessor">#define VAD_CTRL_FIFO_THRSH_MASK (0x1E0U)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#af84b63594f25bce95d1150fd1f1d731c">  150</a></span><span class="preprocessor">#define VAD_CTRL_FIFO_THRSH_SHIFT (5U)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a50892b2bd63fef8fa53888b974774f7d">  151</a></span><span class="preprocessor">#define VAD_CTRL_FIFO_THRSH_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CTRL_FIFO_THRSH_SHIFT) &amp; VAD_CTRL_FIFO_THRSH_MASK)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a4c2f67084e4788b1f5f936b473bab323">  152</a></span><span class="preprocessor">#define VAD_CTRL_FIFO_THRSH_GET(x) (((uint32_t)(x) &amp; VAD_CTRL_FIFO_THRSH_MASK) &gt;&gt; VAD_CTRL_FIFO_THRSH_SHIFT)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">/*</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * PDM_CLK_DIV_BYPASS (RW)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> *</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * asserted to bypass the pdm clock divider</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#adeb927624c9faa2681e56c01297627cc">  159</a></span><span class="preprocessor">#define VAD_CTRL_PDM_CLK_DIV_BYPASS_MASK (0x10U)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a06aa7e1c462329e86dc171f094757a10">  160</a></span><span class="preprocessor">#define VAD_CTRL_PDM_CLK_DIV_BYPASS_SHIFT (4U)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a69985f950ad5e44687b3b0b296afca07">  161</a></span><span class="preprocessor">#define VAD_CTRL_PDM_CLK_DIV_BYPASS_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CTRL_PDM_CLK_DIV_BYPASS_SHIFT) &amp; VAD_CTRL_PDM_CLK_DIV_BYPASS_MASK)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a9c75bbe8dbe24c05edf22f55b1a53a7b">  162</a></span><span class="preprocessor">#define VAD_CTRL_PDM_CLK_DIV_BYPASS_GET(x) (((uint32_t)(x) &amp; VAD_CTRL_PDM_CLK_DIV_BYPASS_MASK) &gt;&gt; VAD_CTRL_PDM_CLK_DIV_BYPASS_SHIFT)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/*</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * PDM_CLK_OE (RW)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> *</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * pdm_clk_output_en</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a27c6d36d85a7077162014060e31f8e13">  169</a></span><span class="preprocessor">#define VAD_CTRL_PDM_CLK_OE_MASK (0x8U)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#afdb579538420bc81c9854d91f2e6a5ad">  170</a></span><span class="preprocessor">#define VAD_CTRL_PDM_CLK_OE_SHIFT (3U)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a2233d24a1aa6b8f5eac7e0989c2a52a1">  171</a></span><span class="preprocessor">#define VAD_CTRL_PDM_CLK_OE_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CTRL_PDM_CLK_OE_SHIFT) &amp; VAD_CTRL_PDM_CLK_OE_MASK)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aa19388603dbcce645fc3966639c34373">  172</a></span><span class="preprocessor">#define VAD_CTRL_PDM_CLK_OE_GET(x) (((uint32_t)(x) &amp; VAD_CTRL_PDM_CLK_OE_MASK) &gt;&gt; VAD_CTRL_PDM_CLK_OE_SHIFT)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">/*</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * CH_POL (RW)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> *</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * Asserted to select PDM_CLK high level captured, otherwise to select PDM_CLK low level captured.</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a169985f21bfd449da8172e319ee6d820">  179</a></span><span class="preprocessor">#define VAD_CTRL_CH_POL_MASK (0x6U)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ab22c47d2d02a811cb96743dd24abbc8e">  180</a></span><span class="preprocessor">#define VAD_CTRL_CH_POL_SHIFT (1U)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a64f7b113cbf3d75880c283d6189befae">  181</a></span><span class="preprocessor">#define VAD_CTRL_CH_POL_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CTRL_CH_POL_SHIFT) &amp; VAD_CTRL_CH_POL_MASK)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aee307e822d851e712d051f7ed13069ca">  182</a></span><span class="preprocessor">#define VAD_CTRL_CH_POL_GET(x) (((uint32_t)(x) &amp; VAD_CTRL_CH_POL_MASK) &gt;&gt; VAD_CTRL_CH_POL_SHIFT)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/*</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * CHNUM (RW)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> *</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * the number of channels to be stored in buffer. Asserted to enable 2 channels.</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aa7da2fdc8656318fe55ad3805e946873">  189</a></span><span class="preprocessor">#define VAD_CTRL_CHNUM_MASK (0x1U)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a9460364a8647f237002b7413c2319bc8">  190</a></span><span class="preprocessor">#define VAD_CTRL_CHNUM_SHIFT (0U)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#abbf6760e06d184f9c888c211d0cb8f5a">  191</a></span><span class="preprocessor">#define VAD_CTRL_CHNUM_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CTRL_CHNUM_SHIFT) &amp; VAD_CTRL_CHNUM_MASK)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a528aceb6d24ffc38936077a0a9b8a170">  192</a></span><span class="preprocessor">#define VAD_CTRL_CHNUM_GET(x) (((uint32_t)(x) &amp; VAD_CTRL_CHNUM_MASK) &gt;&gt; VAD_CTRL_CHNUM_SHIFT)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">/* Bitfield definition for register: FILTCTRL */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/*</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> * DECRATIO (RW)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> *</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> * the decimation ratio of iir after CIC -1</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> * 2: means dec-by-3</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a4436586e9641e3f8c1c7d254200a1196">  201</a></span><span class="preprocessor">#define VAD_FILTCTRL_DECRATIO_MASK (0x700U)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#afaa4901349d47a2d63e2745c0db14be1">  202</a></span><span class="preprocessor">#define VAD_FILTCTRL_DECRATIO_SHIFT (8U)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ad3efed6b29707c0b4d9c7b7109ef0449">  203</a></span><span class="preprocessor">#define VAD_FILTCTRL_DECRATIO_SET(x) (((uint32_t)(x) &lt;&lt; VAD_FILTCTRL_DECRATIO_SHIFT) &amp; VAD_FILTCTRL_DECRATIO_MASK)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ab958569ca3d870866c1ff6bf10370f2a">  204</a></span><span class="preprocessor">#define VAD_FILTCTRL_DECRATIO_GET(x) (((uint32_t)(x) &amp; VAD_FILTCTRL_DECRATIO_MASK) &gt;&gt; VAD_FILTCTRL_DECRATIO_SHIFT)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">/*</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * IIR_SLOT_EN (RW)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> *</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * IIR slot enable</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a2633870aab3884ee34b19fa2bfd6a559">  211</a></span><span class="preprocessor">#define VAD_FILTCTRL_IIR_SLOT_EN_MASK (0xFFU)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a55980d308f7a7d025485fea5a210a689">  212</a></span><span class="preprocessor">#define VAD_FILTCTRL_IIR_SLOT_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a1904301cddfb0837bb735d1b8f519a9a">  213</a></span><span class="preprocessor">#define VAD_FILTCTRL_IIR_SLOT_EN_SET(x) (((uint32_t)(x) &lt;&lt; VAD_FILTCTRL_IIR_SLOT_EN_SHIFT) &amp; VAD_FILTCTRL_IIR_SLOT_EN_MASK)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#abd8744fc76165bcf47fd3aa70cfb862b">  214</a></span><span class="preprocessor">#define VAD_FILTCTRL_IIR_SLOT_EN_GET(x) (((uint32_t)(x) &amp; VAD_FILTCTRL_IIR_SLOT_EN_MASK) &gt;&gt; VAD_FILTCTRL_IIR_SLOT_EN_SHIFT)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/* Bitfield definition for register: DEC_CTRL0 */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">/*</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * NOISE_TOL (RW)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> *</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * the value of amplitude for noise determination when calculationg ZCR</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> */</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ad6f5d227c847e03fb40dd54c1e5a1336">  222</a></span><span class="preprocessor">#define VAD_DEC_CTRL0_NOISE_TOL_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aadf54fc4172bf5cdc345e8b7f9e4f337">  223</a></span><span class="preprocessor">#define VAD_DEC_CTRL0_NOISE_TOL_SHIFT (16U)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a9e5df3551095698d837897a7052ba7b2">  224</a></span><span class="preprocessor">#define VAD_DEC_CTRL0_NOISE_TOL_SET(x) (((uint32_t)(x) &lt;&lt; VAD_DEC_CTRL0_NOISE_TOL_SHIFT) &amp; VAD_DEC_CTRL0_NOISE_TOL_MASK)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#af06f4c0a875bec90a85a83a65aec6a80">  225</a></span><span class="preprocessor">#define VAD_DEC_CTRL0_NOISE_TOL_GET(x) (((uint32_t)(x) &amp; VAD_DEC_CTRL0_NOISE_TOL_MASK) &gt;&gt; VAD_DEC_CTRL0_NOISE_TOL_SHIFT)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">/*</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * BLK_CFG (RW)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> *</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * asserted to have 3 sub-blocks, otherwise to have 2 sub-blocks</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a72f3f991b13c6686c178efa6f89305c9">  232</a></span><span class="preprocessor">#define VAD_DEC_CTRL0_BLK_CFG_MASK (0x200U)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ae9e2f9290216513b6cb5f323c43b4bf3">  233</a></span><span class="preprocessor">#define VAD_DEC_CTRL0_BLK_CFG_SHIFT (9U)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ae9dc385f6a739544f06b51a11015f6d3">  234</a></span><span class="preprocessor">#define VAD_DEC_CTRL0_BLK_CFG_SET(x) (((uint32_t)(x) &lt;&lt; VAD_DEC_CTRL0_BLK_CFG_SHIFT) &amp; VAD_DEC_CTRL0_BLK_CFG_MASK)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a1dde7387336596fade4c51c8fcbc7c33">  235</a></span><span class="preprocessor">#define VAD_DEC_CTRL0_BLK_CFG_GET(x) (((uint32_t)(x) &amp; VAD_DEC_CTRL0_BLK_CFG_MASK) &gt;&gt; VAD_DEC_CTRL0_BLK_CFG_SHIFT)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">/*</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * SUBBLK_LEN (RW)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> *</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * length of sub-block</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a201f4548df2f460d2a635491c4e4b0e1">  242</a></span><span class="preprocessor">#define VAD_DEC_CTRL0_SUBBLK_LEN_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a61e78c462b69386b4fc5bff5f8958a5e">  243</a></span><span class="preprocessor">#define VAD_DEC_CTRL0_SUBBLK_LEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a00c663ee70f49c324508fc5aee4daecc">  244</a></span><span class="preprocessor">#define VAD_DEC_CTRL0_SUBBLK_LEN_SET(x) (((uint32_t)(x) &lt;&lt; VAD_DEC_CTRL0_SUBBLK_LEN_SHIFT) &amp; VAD_DEC_CTRL0_SUBBLK_LEN_MASK)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a051aabda7f2a6e52eecaeb8a5b4c2020">  245</a></span><span class="preprocessor">#define VAD_DEC_CTRL0_SUBBLK_LEN_GET(x) (((uint32_t)(x) &amp; VAD_DEC_CTRL0_SUBBLK_LEN_MASK) &gt;&gt; VAD_DEC_CTRL0_SUBBLK_LEN_SHIFT)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">/* Bitfield definition for register: DEC_CTRL1 */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">/*</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> * ZCR_HIGH (RW)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> *</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * ZCR high limit</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> */</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a8473f425d5076859ed3487be80cdca0d">  253</a></span><span class="preprocessor">#define VAD_DEC_CTRL1_ZCR_HIGH_MASK (0x3FF800UL)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a0062934a992bcf564fdb1230551e61a9">  254</a></span><span class="preprocessor">#define VAD_DEC_CTRL1_ZCR_HIGH_SHIFT (11U)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a398e022584d2886776efd81470c14ab1">  255</a></span><span class="preprocessor">#define VAD_DEC_CTRL1_ZCR_HIGH_SET(x) (((uint32_t)(x) &lt;&lt; VAD_DEC_CTRL1_ZCR_HIGH_SHIFT) &amp; VAD_DEC_CTRL1_ZCR_HIGH_MASK)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a96079f4c40799beb6cfe165cf786bcfc">  256</a></span><span class="preprocessor">#define VAD_DEC_CTRL1_ZCR_HIGH_GET(x) (((uint32_t)(x) &amp; VAD_DEC_CTRL1_ZCR_HIGH_MASK) &gt;&gt; VAD_DEC_CTRL1_ZCR_HIGH_SHIFT)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">/*</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> * ZCR_LOW (RW)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> *</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> * ZCR low limit</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> */</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a3863cf772eb82e92d9eed2522afb08cd">  263</a></span><span class="preprocessor">#define VAD_DEC_CTRL1_ZCR_LOW_MASK (0x7FFU)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a177f3ecd6c76469fe30843f1d9f96231">  264</a></span><span class="preprocessor">#define VAD_DEC_CTRL1_ZCR_LOW_SHIFT (0U)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aaccb76f345d827fbb35e17cfa9a40f7b">  265</a></span><span class="preprocessor">#define VAD_DEC_CTRL1_ZCR_LOW_SET(x) (((uint32_t)(x) &lt;&lt; VAD_DEC_CTRL1_ZCR_LOW_SHIFT) &amp; VAD_DEC_CTRL1_ZCR_LOW_MASK)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ac9778bc80dec6f19e7f78e6b3c359bf1">  266</a></span><span class="preprocessor">#define VAD_DEC_CTRL1_ZCR_LOW_GET(x) (((uint32_t)(x) &amp; VAD_DEC_CTRL1_ZCR_LOW_MASK) &gt;&gt; VAD_DEC_CTRL1_ZCR_LOW_SHIFT)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">/* Bitfield definition for register: DEC_CTRL2 */</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">/*</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * AMP_HIGH (RW)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> *</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> * amplitude high limit</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> */</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a92bea27a32323c4666733911321f0feb">  274</a></span><span class="preprocessor">#define VAD_DEC_CTRL2_AMP_HIGH_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ad259d4f8bc1f1cc523bfa203d7468fd3">  275</a></span><span class="preprocessor">#define VAD_DEC_CTRL2_AMP_HIGH_SHIFT (16U)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ae476fb23e6bc9e6ddfbd8b55a92775d6">  276</a></span><span class="preprocessor">#define VAD_DEC_CTRL2_AMP_HIGH_SET(x) (((uint32_t)(x) &lt;&lt; VAD_DEC_CTRL2_AMP_HIGH_SHIFT) &amp; VAD_DEC_CTRL2_AMP_HIGH_MASK)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a4ac30616f40188215e26232a2c7094f8">  277</a></span><span class="preprocessor">#define VAD_DEC_CTRL2_AMP_HIGH_GET(x) (((uint32_t)(x) &amp; VAD_DEC_CTRL2_AMP_HIGH_MASK) &gt;&gt; VAD_DEC_CTRL2_AMP_HIGH_SHIFT)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">/*</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * AMP_LOW (RW)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> *</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * amplitude low limit</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> */</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#abdfe094202d909c12c8c8fc29ffc58de">  284</a></span><span class="preprocessor">#define VAD_DEC_CTRL2_AMP_LOW_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a06fef373da62e36b5343ae3b4fd2e81d">  285</a></span><span class="preprocessor">#define VAD_DEC_CTRL2_AMP_LOW_SHIFT (0U)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#af288ce89cc722e7605b66b36faae0738">  286</a></span><span class="preprocessor">#define VAD_DEC_CTRL2_AMP_LOW_SET(x) (((uint32_t)(x) &lt;&lt; VAD_DEC_CTRL2_AMP_LOW_SHIFT) &amp; VAD_DEC_CTRL2_AMP_LOW_MASK)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#abdb0aad5d27115b606974d4a25fca1fe">  287</a></span><span class="preprocessor">#define VAD_DEC_CTRL2_AMP_LOW_GET(x) (((uint32_t)(x) &amp; VAD_DEC_CTRL2_AMP_LOW_MASK) &gt;&gt; VAD_DEC_CTRL2_AMP_LOW_SHIFT)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/* Bitfield definition for register: ST */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">/*</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * VAD (W1C)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> *</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * VAD event found</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a4e2e7792af53c6c279a6f68db340dddd">  295</a></span><span class="preprocessor">#define VAD_ST_VAD_MASK (0x80U)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a7f3c00eabae710b8f757c6ad3e5eac1d">  296</a></span><span class="preprocessor">#define VAD_ST_VAD_SHIFT (7U)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aa75335f0c7eb176a531ac1899ceb5e63">  297</a></span><span class="preprocessor">#define VAD_ST_VAD_SET(x) (((uint32_t)(x) &lt;&lt; VAD_ST_VAD_SHIFT) &amp; VAD_ST_VAD_MASK)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a23f5d7cdea15be53697be48df151d335">  298</a></span><span class="preprocessor">#define VAD_ST_VAD_GET(x) (((uint32_t)(x) &amp; VAD_ST_VAD_MASK) &gt;&gt; VAD_ST_VAD_SHIFT)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/*</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * OFIFO_AV (RO)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> *</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * OFIFO data available</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a38ffd0ed97f6febd99880f0a06fb4850">  305</a></span><span class="preprocessor">#define VAD_ST_OFIFO_AV_MASK (0x40U)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aa218ad555a34d5288c0e0105d8f479d7">  306</a></span><span class="preprocessor">#define VAD_ST_OFIFO_AV_SHIFT (6U)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a74725b293c84370e8a07d0d19988b5d5">  307</a></span><span class="preprocessor">#define VAD_ST_OFIFO_AV_GET(x) (((uint32_t)(x) &amp; VAD_ST_OFIFO_AV_MASK) &gt;&gt; VAD_ST_OFIFO_AV_SHIFT)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">/*</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> * MEMBUF_EMPTY (W1C)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> *</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> * Buf empty</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> */</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#afc6fd1a7d90393bf7d72b6476380708e">  314</a></span><span class="preprocessor">#define VAD_ST_MEMBUF_EMPTY_MASK (0x20U)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aedc381c7bf43b00072fcc546959abf08">  315</a></span><span class="preprocessor">#define VAD_ST_MEMBUF_EMPTY_SHIFT (5U)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a89c53cd7697569582d8e751d87faba37">  316</a></span><span class="preprocessor">#define VAD_ST_MEMBUF_EMPTY_SET(x) (((uint32_t)(x) &lt;&lt; VAD_ST_MEMBUF_EMPTY_SHIFT) &amp; VAD_ST_MEMBUF_EMPTY_MASK)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a51f3e39c229c24cfb051e1559d9b1ba5">  317</a></span><span class="preprocessor">#define VAD_ST_MEMBUF_EMPTY_GET(x) (((uint32_t)(x) &amp; VAD_ST_MEMBUF_EMPTY_MASK) &gt;&gt; VAD_ST_MEMBUF_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">/*</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> * OFIFO_OVFL (W1C)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> *</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> * OFIFO overflow</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> */</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a3c340b380aa6c4c1a254e2412fac5aa7">  324</a></span><span class="preprocessor">#define VAD_ST_OFIFO_OVFL_MASK (0x10U)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a8af171d02857fc0937382b8c53d49e54">  325</a></span><span class="preprocessor">#define VAD_ST_OFIFO_OVFL_SHIFT (4U)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a1ba8696c2203db8e328d28b4f1a5dc19">  326</a></span><span class="preprocessor">#define VAD_ST_OFIFO_OVFL_SET(x) (((uint32_t)(x) &lt;&lt; VAD_ST_OFIFO_OVFL_SHIFT) &amp; VAD_ST_OFIFO_OVFL_MASK)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ae07d699fb747f02b04de716ea144521e">  327</a></span><span class="preprocessor">#define VAD_ST_OFIFO_OVFL_GET(x) (((uint32_t)(x) &amp; VAD_ST_OFIFO_OVFL_MASK) &gt;&gt; VAD_ST_OFIFO_OVFL_SHIFT)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">/*</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * IIR_OVLD (W1C)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> *</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> * IIR overloading</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> */</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a55562c0eed5a0c20b017c5553e954b4e">  334</a></span><span class="preprocessor">#define VAD_ST_IIR_OVLD_MASK (0x8U)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aae84decb508feb33fc9716137c8b5396">  335</a></span><span class="preprocessor">#define VAD_ST_IIR_OVLD_SHIFT (3U)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aef02e7d12fc9263f0ca338af5b26045c">  336</a></span><span class="preprocessor">#define VAD_ST_IIR_OVLD_SET(x) (((uint32_t)(x) &lt;&lt; VAD_ST_IIR_OVLD_SHIFT) &amp; VAD_ST_IIR_OVLD_MASK)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#adc8a064bde6479c27dfd42644eb10cb7">  337</a></span><span class="preprocessor">#define VAD_ST_IIR_OVLD_GET(x) (((uint32_t)(x) &amp; VAD_ST_IIR_OVLD_MASK) &gt;&gt; VAD_ST_IIR_OVLD_SHIFT)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">/*</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> * IIR_OVFL (W1C)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> *</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> * IIR oberflow</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> */</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a16d089bfa380d6a95bd3e5b92ef1b7a2">  344</a></span><span class="preprocessor">#define VAD_ST_IIR_OVFL_MASK (0x4U)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a0ef47ad5c4f5f830b8389e4b61110f0b">  345</a></span><span class="preprocessor">#define VAD_ST_IIR_OVFL_SHIFT (2U)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#abca09700e43857207d5fb693fc7962a3">  346</a></span><span class="preprocessor">#define VAD_ST_IIR_OVFL_SET(x) (((uint32_t)(x) &lt;&lt; VAD_ST_IIR_OVFL_SHIFT) &amp; VAD_ST_IIR_OVFL_MASK)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a246403342cdf4c220826ce83d7048592">  347</a></span><span class="preprocessor">#define VAD_ST_IIR_OVFL_GET(x) (((uint32_t)(x) &amp; VAD_ST_IIR_OVFL_MASK) &gt;&gt; VAD_ST_IIR_OVFL_SHIFT)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">/*</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * CIC_OVLD_ERR (W1C)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> *</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> * CIC overload</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ad347a34d29b96d5417792e91a1f3183d">  354</a></span><span class="preprocessor">#define VAD_ST_CIC_OVLD_ERR_MASK (0x2U)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a8fdb418b70d77de5bbd9c8c8dabbdda4">  355</a></span><span class="preprocessor">#define VAD_ST_CIC_OVLD_ERR_SHIFT (1U)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a2aedfc2a31f8a7a527b93381be3ea207">  356</a></span><span class="preprocessor">#define VAD_ST_CIC_OVLD_ERR_SET(x) (((uint32_t)(x) &lt;&lt; VAD_ST_CIC_OVLD_ERR_SHIFT) &amp; VAD_ST_CIC_OVLD_ERR_MASK)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aae443b59ebe87355533e49b97e421a45">  357</a></span><span class="preprocessor">#define VAD_ST_CIC_OVLD_ERR_GET(x) (((uint32_t)(x) &amp; VAD_ST_CIC_OVLD_ERR_MASK) &gt;&gt; VAD_ST_CIC_OVLD_ERR_SHIFT)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">/*</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> * CIC_SAT_ERR (W1C)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> *</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> * CIC saturation</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"> */</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a4ffe5fae6a08ba23078567819b7c0827">  364</a></span><span class="preprocessor">#define VAD_ST_CIC_SAT_ERR_MASK (0x1U)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aab05613c7a293fdda37f67937748e94e">  365</a></span><span class="preprocessor">#define VAD_ST_CIC_SAT_ERR_SHIFT (0U)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#abe7edc5f74eace4a56970784e09901ed">  366</a></span><span class="preprocessor">#define VAD_ST_CIC_SAT_ERR_SET(x) (((uint32_t)(x) &lt;&lt; VAD_ST_CIC_SAT_ERR_SHIFT) &amp; VAD_ST_CIC_SAT_ERR_MASK)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ad0a2441646098688f8f79bba7af79c4e">  367</a></span><span class="preprocessor">#define VAD_ST_CIC_SAT_ERR_GET(x) (((uint32_t)(x) &amp; VAD_ST_CIC_SAT_ERR_MASK) &gt;&gt; VAD_ST_CIC_SAT_ERR_SHIFT)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">/* Bitfield definition for register: OFIFO */</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">/*</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> * D (RW)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"> *</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"> * The PCM data.</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment"> * When there is only one channel, the samples are from Ch0, and the 2 samples in the 32-bits are: bit [31:16]: the samples earlier in time ([T-1]). Bit [15:0]: the samples later in time ([T]).</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment"> * When there is two channels, the samples in the 32-bits are: bit [31:16]: the samples belong to Ch 1 (when ch_pol[1:0]==2, the data is captured at the positive part of the pdm clk). bit [15:0]: the samples belong to Ch 0 (when ch_pol[1:0]==2, the data is captured at the negtive part of the pdm clk).</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> */</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a01b1427514e84ffa50ce309b6a64554c">  377</a></span><span class="preprocessor">#define VAD_OFIFO_D_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a393cdbd2d11841eff86125e3fe0ef65e">  378</a></span><span class="preprocessor">#define VAD_OFIFO_D_SHIFT (0U)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ac1ea6c0701db4b6d532caf833960335c">  379</a></span><span class="preprocessor">#define VAD_OFIFO_D_SET(x) (((uint32_t)(x) &lt;&lt; VAD_OFIFO_D_SHIFT) &amp; VAD_OFIFO_D_MASK)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a6a56610a0300123558d723e7a7e77d1b">  380</a></span><span class="preprocessor">#define VAD_OFIFO_D_GET(x) (((uint32_t)(x) &amp; VAD_OFIFO_D_MASK) &gt;&gt; VAD_OFIFO_D_SHIFT)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">/* Bitfield definition for register: RUN */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">/*</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment"> * SFTRST (RW)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"> *</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> * software reset. Self-clear</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> */</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a5368e482c85b1265d9582d1f0e786c90">  388</a></span><span class="preprocessor">#define VAD_RUN_SFTRST_MASK (0x2U)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ad16483bc2a5b9d9b206959af98105307">  389</a></span><span class="preprocessor">#define VAD_RUN_SFTRST_SHIFT (1U)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#afe46cc0af5ce3fffcb90d30f7831eee0">  390</a></span><span class="preprocessor">#define VAD_RUN_SFTRST_SET(x) (((uint32_t)(x) &lt;&lt; VAD_RUN_SFTRST_SHIFT) &amp; VAD_RUN_SFTRST_MASK)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#af37bc1bbf924645f88fa7e0e8cdbd022">  391</a></span><span class="preprocessor">#define VAD_RUN_SFTRST_GET(x) (((uint32_t)(x) &amp; VAD_RUN_SFTRST_MASK) &gt;&gt; VAD_RUN_SFTRST_SHIFT)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">/*</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> * VAD_EN (RW)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> *</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> * module enable</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> */</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a33e6ffba4ea473299edc4f0b6f084ca7">  398</a></span><span class="preprocessor">#define VAD_RUN_VAD_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a70ea55dd4be89031e00b9625013ede7f">  399</a></span><span class="preprocessor">#define VAD_RUN_VAD_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aa7e87be8eadc90c67870dc000a3e9bc7">  400</a></span><span class="preprocessor">#define VAD_RUN_VAD_EN_SET(x) (((uint32_t)(x) &lt;&lt; VAD_RUN_VAD_EN_SHIFT) &amp; VAD_RUN_VAD_EN_MASK)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a14a45b5ec425baacf0d78c35b6cf85d6">  401</a></span><span class="preprocessor">#define VAD_RUN_VAD_EN_GET(x) (((uint32_t)(x) &amp; VAD_RUN_VAD_EN_MASK) &gt;&gt; VAD_RUN_VAD_EN_SHIFT)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">/* Bitfield definition for register: OFIFO_CTRL */</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">/*</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> * EN (RW)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> *</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> * Asserted to enable OFIFO</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> */</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a8ec4a9c494d3605628ca6e1b8f7941c8">  409</a></span><span class="preprocessor">#define VAD_OFIFO_CTRL_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a8971c38fbf7a1a4fa63377bb45641ffd">  410</a></span><span class="preprocessor">#define VAD_OFIFO_CTRL_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a9726ca20c5eb2096d688d63a2e2459af">  411</a></span><span class="preprocessor">#define VAD_OFIFO_CTRL_EN_SET(x) (((uint32_t)(x) &lt;&lt; VAD_OFIFO_CTRL_EN_SHIFT) &amp; VAD_OFIFO_CTRL_EN_MASK)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#aad8219d5cfce82818752d62d5188652f">  412</a></span><span class="preprocessor">#define VAD_OFIFO_CTRL_EN_GET(x) (((uint32_t)(x) &amp; VAD_OFIFO_CTRL_EN_MASK) &gt;&gt; VAD_OFIFO_CTRL_EN_SHIFT)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">/* Bitfield definition for register: CIC_CFG */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">/*</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> * POST_SCALE (RW)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"> *</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"> * the shift value after CIC results.</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> */</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a0417583eb5f3f0d609aa03e5469b31b2">  420</a></span><span class="preprocessor">#define VAD_CIC_CFG_POST_SCALE_MASK (0xFC00U)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a610c22788e3d0b5ac294ae685d60f740">  421</a></span><span class="preprocessor">#define VAD_CIC_CFG_POST_SCALE_SHIFT (10U)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ac02c9a6769f5a47404ed0c347ed35ddf">  422</a></span><span class="preprocessor">#define VAD_CIC_CFG_POST_SCALE_SET(x) (((uint32_t)(x) &lt;&lt; VAD_CIC_CFG_POST_SCALE_SHIFT) &amp; VAD_CIC_CFG_POST_SCALE_MASK)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a856e611f2f225dcfddb2729ea9ae2fde">  423</a></span><span class="preprocessor">#define VAD_CIC_CFG_POST_SCALE_GET(x) (((uint32_t)(x) &amp; VAD_CIC_CFG_POST_SCALE_MASK) &gt;&gt; VAD_CIC_CFG_POST_SCALE_SHIFT)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">/* Bitfield definition for register array: COEF */</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">/*</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment"> * VAL (RO)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment"> *</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"> * The current detected short time energy</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"> */</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#a3534dd85fb6b52ea3c865d348a37af87">  431</a></span><span class="preprocessor">#define VAD_COEF_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#ac75ef70a2f507e27eeacf4ac7703767c">  432</a></span><span class="preprocessor">#define VAD_COEF_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#af1156af738236ac3afb675abeee8bc78">  433</a></span><span class="preprocessor">#define VAD_COEF_VAL_GET(x) (((uint32_t)(x) &amp; VAD_COEF_VAL_MASK) &gt;&gt; VAD_COEF_VAL_SHIFT)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span> </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">/* COEF register group index macro definition */</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__vad__regs_8h.html#af03b761778e5806f55815dcc3de640aa">  438</a></span><span class="preprocessor">#define VAD_COEF_STE_ACT (0UL)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_VAD_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructVAD__Type_html"><div class="ttname"><a href="structVAD__Type.html">VAD_Type</a></div><div class="ttdef"><b>Definition</b> hpm_vad_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="HPM6800_2ip_2hpm__vad__regs_8h.html">hpm_vad_regs.h</a></li>
    <li class="footer">Generated on Mon Sep 30 2024 15:23:56 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
