<stg><name>poly_big_to_fp.1</name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
<literal name="icmp_ln2342" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn

]]></Node>
<StgValue><ssdm name="logn_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1 %fstride_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %fstride

]]></Node>
<StgValue><ssdm name="fstride_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:2 %flen_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %flen

]]></Node>
<StgValue><ssdm name="flen_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:3 %f_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %f

]]></Node>
<StgValue><ssdm name="f_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:4 %d_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %d

]]></Node>
<StgValue><ssdm name="d_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="9">
<![CDATA[
entry:5 %fstride_cast = zext i9 %fstride_read

]]></Node>
<StgValue><ssdm name="fstride_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
entry:8 %zext_ln2335 = zext i32 %logn_read

]]></Node>
<StgValue><ssdm name="zext_ln2335"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %n = shl i64 1, i64 %zext_ln2335

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:10 %icmp_ln2336 = icmp_eq  i4 %flen_read, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln2336"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
entry:11 %u_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_01"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:12 %br_ln2336 = br i1 %icmp_ln2336, void %VITIS_LOOP_2357_3.preheader, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="br_ln2336"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_2357_3.preheader:0 %u_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_17"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="4">
<![CDATA[
VITIS_LOOP_2357_3.preheader:1 %zext_ln2342 = zext i4 %flen_read

]]></Node>
<StgValue><ssdm name="zext_ln2342"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_2357_3.preheader:2 %store_ln2342 = store i64 0, i64 %u_17

]]></Node>
<StgValue><ssdm name="store_ln2342"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_2357_3.preheader:3 %store_ln2342 = store i64 0, i64 %u_01

]]></Node>
<StgValue><ssdm name="store_ln2342"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2357_3.preheader:4 %br_ln2342 = br void %VITIS_LOOP_2357_3

]]></Node>
<StgValue><ssdm name="br_ln2342"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.preheader:0 %store_ln2337 = store i64 0, i64 %u_01

]]></Node>
<StgValue><ssdm name="store_ln2337"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
for.inc.preheader:1 %br_ln2337 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln2337"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2357_3:0 %u_200 = load i64 %u_17

]]></Node>
<StgValue><ssdm name="u_200"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_2357_3:1 %icmp_ln2342 = icmp_eq  i64 %u_200, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln2342"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_2357_3:2 %u_201 = add i64 %u_200, i64 1

]]></Node>
<StgValue><ssdm name="u_201"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2357_3:3 %br_ln2342 = br i1 %icmp_ln2342, void %VITIS_LOOP_2357_3.split, void %cleanup.cont.loopexit

]]></Node>
<StgValue><ssdm name="br_ln2342"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
<literal name="icmp_ln2342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2357_3.split:0 %u_01_load = load i64 %u_01

]]></Node>
<StgValue><ssdm name="u_01_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
<literal name="icmp_ln2342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="64">
<![CDATA[
VITIS_LOOP_2357_3.split:2 %trunc_ln2352 = trunc i64 %u_01_load

]]></Node>
<StgValue><ssdm name="trunc_ln2352"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
<literal name="icmp_ln2342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_2357_3.split:3 %add_ln2352 = add i13 %trunc_ln2352, i13 8191

]]></Node>
<StgValue><ssdm name="add_ln2352"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
<literal name="icmp_ln2342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_2357_3.split:4 %add_ln2352_2 = add i13 %add_ln2352, i13 %zext_ln2342

]]></Node>
<StgValue><ssdm name="add_ln2352_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
<literal name="icmp_ln2342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
VITIS_LOOP_2357_3.split:5 %shl_ln63 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2352_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
<literal name="icmp_ln2342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_2357_3.split:6 %add_ln2352_1 = add i15 %shl_ln63, i15 %f_read

]]></Node>
<StgValue><ssdm name="add_ln2352_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
<literal name="icmp_ln2342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_2357_3.split:7 %lshr_ln2352_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2352_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln2352_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
<literal name="icmp_ln2342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_2357_3.split:8 %zext_ln2352 = zext i13 %lshr_ln2352_1

]]></Node>
<StgValue><ssdm name="zext_ln2352"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
<literal name="icmp_ln2342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_2357_3.split:9 %vla18_addr_310 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2352

]]></Node>
<StgValue><ssdm name="vla18_addr_310"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
<literal name="icmp_ln2342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_2357_3.split:10 %vla18_load = load i13 %vla18_addr_310

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="0"/>
<literal name="icmp_ln2342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
cleanup.cont.loopexit:0 %br_ln0 = br void %cleanup.cont

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc:0 %u = load i64 %u_01

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:1 %icmp_ln2337 = icmp_eq  i64 %u, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln2337"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:2 %u_199 = add i64 %u, i64 1

]]></Node>
<StgValue><ssdm name="u_199"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln2337 = br i1 %icmp_ln2337, void %for.inc.split, void %cleanup.cont.loopexit13

]]></Node>
<StgValue><ssdm name="br_ln2337"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln2331 = specloopname void @_ssdm_op_SpecLoopName, void @empty_110

]]></Node>
<StgValue><ssdm name="specloopname_ln2331"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="64">
<![CDATA[
for.inc.split:1 %trunc_ln2338 = trunc i64 %u

]]></Node>
<StgValue><ssdm name="trunc_ln2338"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.split:2 %shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln2338, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:3 %add_ln2338 = add i15 %shl_ln, i15 %d_read

]]></Node>
<StgValue><ssdm name="add_ln2338"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:4 %trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2338, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:5 %zext_ln2338 = zext i13 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln2338"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln2338

]]></Node>
<StgValue><ssdm name="vla18_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc.split:7 %store_ln2338 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr, i32 0, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2338"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:8 %add_ln2338_1 = add i13 %trunc_ln, i13 1

]]></Node>
<StgValue><ssdm name="add_ln2338_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:9 %zext_ln2338_1 = zext i13 %add_ln2338_1

]]></Node>
<StgValue><ssdm name="zext_ln2338_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %vla18_addr_309 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2338_1

]]></Node>
<StgValue><ssdm name="vla18_addr_309"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc.split:11 %store_ln2338 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_309, i32 0, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2338"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:12 %store_ln2337 = store i64 %u_199, i64 %u_01

]]></Node>
<StgValue><ssdm name="store_ln2337"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:13 %br_ln2337 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln2337"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
cleanup.cont.loopexit13:0 %br_ln0 = br void %cleanup.cont

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2336" val="1"/>
<literal name="icmp_ln2337" val="1"/>
</and_exp><and_exp><literal name="icmp_ln2336" val="0"/>
<literal name="icmp_ln2342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0">
<![CDATA[
cleanup.cont:0 %ret_ln2368 = ret

]]></Node>
<StgValue><ssdm name="ret_ln2368"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2357_3.split:1 %specloopname_ln2331 = specloopname void @_ssdm_op_SpecLoopName, void @empty_103

]]></Node>
<StgValue><ssdm name="specloopname_ln2331"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_2357_3.split:10 %vla18_load = load i13 %vla18_addr_310

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_2357_3.split:11 %trunc_ln2352_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %vla18_load, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln2352_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="2">
<![CDATA[
VITIS_LOOP_2357_3.split:12 %zext_ln2352_1 = zext i2 %trunc_ln2352_1

]]></Node>
<StgValue><ssdm name="zext_ln2352_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_2357_3.split:13 %neg = sub i3 0, i3 %zext_ln2352_1

]]></Node>
<StgValue><ssdm name="neg"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="3">
<![CDATA[
VITIS_LOOP_2357_3.split:14 %sext_ln2344 = sext i3 %neg

]]></Node>
<StgValue><ssdm name="sext_ln2344"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="3">
<![CDATA[
VITIS_LOOP_2357_3.split:15 %cc = trunc i3 %neg

]]></Node>
<StgValue><ssdm name="cc"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_2357_3.split:16 %xm = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %neg, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="xm"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="2">
<![CDATA[
VITIS_LOOP_2357_3.split:17 %sext_ln2353 = sext i2 %xm

]]></Node>
<StgValue><ssdm name="sext_ln2353"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_2357_3.split:18 %zext_ln2353 = zext i31 %sext_ln2353

]]></Node>
<StgValue><ssdm name="zext_ln2353"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2357_3.split:19 %br_ln2357 = br void %for.inc19

]]></Node>
<StgValue><ssdm name="br_ln2357"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc19:0 %fsc_1 = phi i64 1, void %VITIS_LOOP_2357_3.split, i64 %fsc, void %for.inc19.split

]]></Node>
<StgValue><ssdm name="fsc_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc19:1 %x_25 = phi i64 0, void %VITIS_LOOP_2357_3.split, i64 %x, void %for.inc19.split

]]></Node>
<StgValue><ssdm name="x_25"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc19:2 %cc_04 = phi i1 %cc, void %VITIS_LOOP_2357_3.split, i1 %tmp, void %for.inc19.split

]]></Node>
<StgValue><ssdm name="cc_04"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc19:3 %v = phi i4 0, void %VITIS_LOOP_2357_3.split, i4 %v_37, void %for.inc19.split

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc19:4 %icmp_ln2357 = icmp_eq  i4 %v, i4 %flen_read

]]></Node>
<StgValue><ssdm name="icmp_ln2357"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc19:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 10, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc19:6 %v_37 = add i4 %v, i4 1

]]></Node>
<StgValue><ssdm name="v_37"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc19:7 %br_ln2357 = br i1 %icmp_ln2357, void %for.inc19.split, void %for.inc24.loopexit

]]></Node>
<StgValue><ssdm name="br_ln2357"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="4">
<![CDATA[
for.inc19.split:1 %zext_ln2360 = zext i4 %v

]]></Node>
<StgValue><ssdm name="zext_ln2360"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc19.split:2 %add_ln2360 = add i13 %zext_ln2360, i13 %trunc_ln2352

]]></Node>
<StgValue><ssdm name="add_ln2360"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc19.split:3 %shl_ln65 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2360, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln65"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc19.split:4 %add_ln2360_1 = add i15 %shl_ln65, i15 %f_read

]]></Node>
<StgValue><ssdm name="add_ln2360_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc19.split:5 %lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2360_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="13">
<![CDATA[
for.inc19.split:6 %zext_ln2360_1 = zext i13 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln2360_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.split:7 %vla18_addr_313 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2360_1

]]></Node>
<StgValue><ssdm name="vla18_addr_313"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="13">
<![CDATA[
for.inc19.split:8 %vla18_load_210 = load i13 %vla18_addr_313

]]></Node>
<StgValue><ssdm name="vla18_load_210"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.split:25 %fsc = dmul i64 %fsc_1, i64 2.14748e+09

]]></Node>
<StgValue><ssdm name="fsc"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc24.loopexit:0 %u_01_load_1 = load i64 %u_01

]]></Node>
<StgValue><ssdm name="u_01_load_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="64">
<![CDATA[
for.inc24.loopexit:1 %trunc_ln2366 = trunc i64 %u_200

]]></Node>
<StgValue><ssdm name="trunc_ln2366"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc24.loopexit:2 %shl_ln64 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln2366, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln64"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc24.loopexit:3 %add_ln2366 = add i15 %shl_ln64, i15 %d_read

]]></Node>
<StgValue><ssdm name="add_ln2366"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64">
<![CDATA[
for.inc24.loopexit:4 %bitcast_ln2366 = bitcast i64 %x_25

]]></Node>
<StgValue><ssdm name="bitcast_ln2366"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24.loopexit:5 %trunc_ln2366_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2366, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln2366_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="13">
<![CDATA[
for.inc24.loopexit:6 %zext_ln2366 = zext i13 %trunc_ln2366_2

]]></Node>
<StgValue><ssdm name="zext_ln2366"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="64">
<![CDATA[
for.inc24.loopexit:7 %trunc_ln2366_3 = trunc i64 %bitcast_ln2366

]]></Node>
<StgValue><ssdm name="trunc_ln2366_3"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.loopexit:8 %vla18_addr_311 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2366

]]></Node>
<StgValue><ssdm name="vla18_addr_311"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc24.loopexit:9 %store_ln2366 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_311, i32 %trunc_ln2366_3, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2366"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24.loopexit:10 %trunc_ln2366_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln2366, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2366_1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc24.loopexit:11 %add_ln2366_1 = add i13 %trunc_ln2366_2, i13 1

]]></Node>
<StgValue><ssdm name="add_ln2366_1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="13">
<![CDATA[
for.inc24.loopexit:12 %zext_ln2366_1 = zext i13 %add_ln2366_1

]]></Node>
<StgValue><ssdm name="zext_ln2366_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.loopexit:13 %vla18_addr_312 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2366_1

]]></Node>
<StgValue><ssdm name="vla18_addr_312"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc24.loopexit:14 %store_ln2366 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_312, i32 %trunc_ln2366_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2366"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24.loopexit:15 %add_ln2342_1 = add i64 %u_01_load_1, i64 %fstride_cast

]]></Node>
<StgValue><ssdm name="add_ln2342_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24.loopexit:16 %store_ln2342 = store i64 %u_201, i64 %u_17

]]></Node>
<StgValue><ssdm name="store_ln2342"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc24.loopexit:17 %store_ln2342 = store i64 %add_ln2342_1, i64 %u_01

]]></Node>
<StgValue><ssdm name="store_ln2342"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
for.inc24.loopexit:18 %br_ln2342 = br void %VITIS_LOOP_2357_3

]]></Node>
<StgValue><ssdm name="br_ln2342"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="111" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="13">
<![CDATA[
for.inc19.split:8 %vla18_load_210 = load i13 %vla18_addr_313

]]></Node>
<StgValue><ssdm name="vla18_load_210"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="32">
<![CDATA[
for.inc19.split:9 %trunc_ln2360 = trunc i32 %vla18_load_210

]]></Node>
<StgValue><ssdm name="trunc_ln2360"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc19.split:10 %xor_ln2360 = xor i32 %vla18_load_210, i32 %zext_ln2353

]]></Node>
<StgValue><ssdm name="xor_ln2360"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="31" op_0_bw="1">
<![CDATA[
for.inc19.split:11 %zext_ln2360_2 = zext i1 %cc_04

]]></Node>
<StgValue><ssdm name="zext_ln2360_2"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc19.split:12 %xor_ln2360_1 = xor i31 %trunc_ln2360, i31 %sext_ln2353

]]></Node>
<StgValue><ssdm name="xor_ln2360_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1">
<![CDATA[
for.inc19.split:13 %zext_ln2357 = zext i1 %cc_04

]]></Node>
<StgValue><ssdm name="zext_ln2357"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc19.split:14 %w = add i32 %xor_ln2360, i32 %zext_ln2357

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc19.split:15 %w_58 = add i31 %xor_ln2360_1, i31 %zext_ln2360_2

]]></Node>
<StgValue><ssdm name="w_58"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc19.split:16 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="31">
<![CDATA[
for.inc19.split:17 %zext_ln2358 = zext i31 %w_58

]]></Node>
<StgValue><ssdm name="zext_ln2358"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc19.split:18 %shl_ln2363 = shl i32 %w, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln2363"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc19.split:19 %and_ln2363 = and i32 %shl_ln2363, i32 %sext_ln2344

]]></Node>
<StgValue><ssdm name="and_ln2363"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc19.split:20 %w_59 = sub i32 %zext_ln2358, i32 %and_ln2363

]]></Node>
<StgValue><ssdm name="w_59"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="32">
<![CDATA[
for.inc19.split:21 %sext_ln2364 = sext i32 %w_59

]]></Node>
<StgValue><ssdm name="sext_ln2364"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.split:22 %x_assign = call i64 @fpr_of, i64 %sext_ln2364

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.split:25 %fsc = dmul i64 %fsc_1, i64 2.14748e+09

]]></Node>
<StgValue><ssdm name="fsc"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.split:22 %x_assign = call i64 @fpr_of, i64 %sext_ln2364

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.split:23 %y_assign_s = dmul i64 %x_assign, i64 %fsc_1

]]></Node>
<StgValue><ssdm name="y_assign_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="129" st_id="7" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.split:23 %y_assign_s = dmul i64 %x_assign, i64 %fsc_1

]]></Node>
<StgValue><ssdm name="y_assign_s"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.split:24 %x = dadd i64 %x_25, i64 %y_assign_s

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc19.split:0 %specloopname_ln2343 = specloopname void @_ssdm_op_SpecLoopName, void @empty_111

]]></Node>
<StgValue><ssdm name="specloopname_ln2343"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.split:24 %x = dadd i64 %x_25, i64 %y_assign_s

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
for.inc19.split:26 %br_ln2357 = br void %for.inc19

]]></Node>
<StgValue><ssdm name="br_ln2357"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
