ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32l0xx.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SystemInit,"ax",%progbits
  16              		.align	1
  17              		.global	SystemInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	SystemInit:
  25              	.LFB34:
  26              		.file 1 "build\\STM32_CMSIS\\Device\\ST\\STM32L0xx\\Source\\Templates\\system_stm32l0xx.c"
   1:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /**
   2:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   ******************************************************************************
   3:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @file    system_stm32l0xx.c
   4:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @author  MCD Application Team
   5:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer System Source File.
   6:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *
   7:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *   user application:
   9:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *                      before branch to main program. This call is made inside
  11:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *                      the "startup_stm32l0xx.s" file.
  12:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *
  13:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *                                  by the user application to setup the SysTick 
  15:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *                                  timer or configure other parameters.
  16:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *                                     
  17:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *                                 be called whenever the core clock is changed
  19:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *                                 during program execution.
  20:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *
  21:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *
  22:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   ******************************************************************************
  23:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @attention
  24:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *
  25:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  26:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *
  27:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  28:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * are permitted provided that the following conditions are met:
  29:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  30:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *      this list of conditions and the following disclaimer.
  31:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  32:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *      this list of conditions and the following disclaimer in the documentation
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s 			page 2


  33:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *      and/or other materials provided with the distribution.
  34:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  35:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *      may be used to endorse or promote products derived from this software
  36:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *      without specific prior written permission.
  37:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *
  38:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  39:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  40:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  41:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  42:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  43:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  44:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  45:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  46:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  47:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  48:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *
  49:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   ******************************************************************************
  50:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
  51:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
  52:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /** @addtogroup CMSIS
  53:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @{
  54:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
  55:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
  56:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /** @addtogroup stm32l0xx_system
  57:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @{
  58:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */  
  59:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   
  60:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Includes
  61:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @{
  62:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
  63:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
  64:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** #include "stm32l0xx.h"
  65:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
  66:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** #if !defined  (HSE_VALUE) 
  67:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   #define HSE_VALUE    ((uint32_t)8000000U) /*!< Value of the External oscillator in Hz */
  68:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** #endif /* HSE_VALUE */
  69:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
  70:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** #if !defined  (MSI_VALUE)
  71:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   #define MSI_VALUE    ((uint32_t)2000000U) /*!< Value of the Internal oscillator in Hz*/
  72:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** #endif /* MSI_VALUE */
  73:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****    
  74:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** #if !defined  (HSI_VALUE)
  75:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   #define HSI_VALUE    ((uint32_t)16000000U) /*!< Value of the Internal oscillator in Hz*/
  76:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** #endif /* HSI_VALUE */
  77:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
  78:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
  79:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /**
  80:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @}
  81:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
  82:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
  83:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_TypesDefinitions
  84:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @{
  85:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
  86:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
  87:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /**
  88:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @}
  89:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s 			page 3


  90:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
  91:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Defines
  92:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @{
  93:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
  94:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /************************* Miscellaneous Configuration ************************/
  95:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
  96:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
  97:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****      Internal SRAM. */
  98:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /* #define VECT_TAB_SRAM */
  99:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** #define VECT_TAB_OFFSET  0x00U /*!< Vector Table base offset field. 
 100:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****                                    This value must be a multiple of 0x200. */
 101:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /******************************************************************************/
 102:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /**
 103:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @}
 104:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
 105:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
 106:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Macros
 107:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @{
 108:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
 109:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
 110:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /**
 111:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @}
 112:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
 113:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
 114:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Variables
 115:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @{
 116:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
 117:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   /* This variable is updated in three ways:
 118:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 119:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 120:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 121:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****          Note: If you use this function to configure the system clock; then there
 122:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 123:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****                variable is updated automatically.
 124:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
 125:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   uint32_t SystemCoreClock = 2000000U;
 126:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   const uint8_t AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U
 127:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   const uint8_t APBPrescTable[8] = {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
 128:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   const uint8_t PLLMulTable[9] = {3U, 4U, 6U, 8U, 12U, 16U, 24U, 32U, 48U};
 129:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
 130:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /**
 131:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @}
 132:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
 133:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
 134:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_FunctionPrototypes
 135:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @{
 136:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
 137:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
 138:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /**
 139:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @}
 140:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
 141:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
 142:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Functions
 143:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @{
 144:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
 145:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
 146:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /**
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s 			page 4


 147:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @brief  Setup the microcontroller system.
 148:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @param  None
 149:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @retval None
 150:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
 151:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** void SystemInit (void)
 152:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** {    
  27              		.loc 1 152 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 153:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /*!< Set MSION bit */
 154:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   RCC->CR |= (uint32_t)0x00000100U;
  32              		.loc 1 154 3 view .LVU1
  33              		.loc 1 154 11 is_stmt 0 view .LVU2
  34 0000 8022     		movs	r2, #128
  35 0002 104B     		ldr	r3, .L2
  36 0004 5200     		lsls	r2, r2, #1
  37 0006 1968     		ldr	r1, [r3]
 155:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
 156:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
 157:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   RCC->CFGR &= (uint32_t) 0x88FF400CU;
 158:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****  
 159:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
 160:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFF6U;
 161:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   
 162:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   /*!< Reset HSI48ON  bit */
 163:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 164:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   
 165:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   /*!< Reset HSEBYP bit */
 166:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFFU;
 167:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
 168:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
 169:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 170:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
 171:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   /*!< Disable all interrupts */
 172:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   RCC->CIER = 0x00000000U;
 173:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   
 174:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 175:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** #ifdef VECT_TAB_SRAM
 176:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 177:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** #else
 178:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 179:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** #endif
 180:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** }
  38              		.loc 1 180 1 view .LVU3
  39              		@ sp needed
 154:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
  40              		.loc 1 154 11 view .LVU4
  41 0008 0A43     		orrs	r2, r1
  42 000a 1A60     		str	r2, [r3]
 157:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****  
  43              		.loc 1 157 3 is_stmt 1 view .LVU5
 157:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****  
  44              		.loc 1 157 13 is_stmt 0 view .LVU6
  45 000c DA68     		ldr	r2, [r3, #12]
  46 000e 0E49     		ldr	r1, .L2+4
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s 			page 5


  47 0010 0A40     		ands	r2, r1
  48 0012 DA60     		str	r2, [r3, #12]
 160:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   
  49              		.loc 1 160 3 is_stmt 1 view .LVU7
 160:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   
  50              		.loc 1 160 11 is_stmt 0 view .LVU8
  51 0014 1A68     		ldr	r2, [r3]
  52 0016 0D49     		ldr	r1, .L2+8
  53 0018 0A40     		ands	r2, r1
 163:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   
  54              		.loc 1 163 14 view .LVU9
  55 001a 0121     		movs	r1, #1
 160:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   
  56              		.loc 1 160 11 view .LVU10
  57 001c 1A60     		str	r2, [r3]
 163:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   
  58              		.loc 1 163 3 is_stmt 1 view .LVU11
 163:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   
  59              		.loc 1 163 14 is_stmt 0 view .LVU12
  60 001e 9A68     		ldr	r2, [r3, #8]
  61 0020 8A43     		bics	r2, r1
  62 0022 9A60     		str	r2, [r3, #8]
 166:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
  63              		.loc 1 166 3 is_stmt 1 view .LVU13
 166:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
  64              		.loc 1 166 11 is_stmt 0 view .LVU14
  65 0024 1A68     		ldr	r2, [r3]
  66 0026 0A49     		ldr	r1, .L2+12
  67 0028 0A40     		ands	r2, r1
  68 002a 1A60     		str	r2, [r3]
 169:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
  69              		.loc 1 169 3 is_stmt 1 view .LVU15
 169:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
  70              		.loc 1 169 13 is_stmt 0 view .LVU16
  71 002c DA68     		ldr	r2, [r3, #12]
  72 002e 0949     		ldr	r1, .L2+16
  73 0030 0A40     		ands	r2, r1
  74 0032 DA60     		str	r2, [r3, #12]
 172:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   
  75              		.loc 1 172 3 is_stmt 1 view .LVU17
 172:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   
  76              		.loc 1 172 13 is_stmt 0 view .LVU18
  77 0034 0022     		movs	r2, #0
  78 0036 1A61     		str	r2, [r3, #16]
 178:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** #endif
  79              		.loc 1 178 3 is_stmt 1 view .LVU19
 178:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** #endif
  80              		.loc 1 178 13 is_stmt 0 view .LVU20
  81 0038 8022     		movs	r2, #128
  82 003a 074B     		ldr	r3, .L2+20
  83 003c 1205     		lsls	r2, r2, #20
  84 003e 9A60     		str	r2, [r3, #8]
  85              		.loc 1 180 1 view .LVU21
  86 0040 7047     		bx	lr
  87              	.L3:
  88 0042 C046     		.align	2
  89              	.L2:
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s 			page 6


  90 0044 00100240 		.word	1073876992
  91 0048 0C40FF88 		.word	-1996537844
  92 004c F6FFF6FE 		.word	-17367050
  93 0050 FFFFFBFF 		.word	-262145
  94 0054 FFFF02FF 		.word	-16580609
  95 0058 00ED00E0 		.word	-536810240
  96              		.cfi_endproc
  97              	.LFE34:
  99              		.global	__aeabi_uidiv
 100              		.global	__aeabi_idiv
 101              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 102              		.align	1
 103              		.global	SystemCoreClockUpdate
 104              		.syntax unified
 105              		.code	16
 106              		.thumb_func
 107              		.fpu softvfp
 109              	SystemCoreClockUpdate:
 110              	.LFB35:
 181:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
 182:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** /**
 183:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @brief  Update SystemCoreClock according to Clock Register Values
 184:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 185:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 186:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *         other parameters.
 187:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *           
 188:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 189:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 190:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *         based on this variable will be incorrect.         
 191:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *     
 192:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @note   - The system frequency computed by this function is not the real 
 193:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 194:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *           constant and the selected clock source:
 195:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *             
 196:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI 
 197:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *             value as defined by the MSI range.
 198:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *                                   
 199:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 200:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *                                              
 201:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 202:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *                          
 203:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
 204:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 205:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *         
 206:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32l0xx_hal.h file (default value
 207:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 208:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *             in voltage and temperature.   
 209:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *    
 210:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32l0xx_hal.h file (default value
 211:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 212:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 213:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *              have wrong result.
 214:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *                
 215:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *         - The result of this function could be not correct when using fractional
 216:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   *           value for HSE crystal.
 217:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @param  None
 218:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   * @retval None
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s 			page 7


 219:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   */
 220:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** void SystemCoreClockUpdate (void)
 221:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** {
 111              		.loc 1 221 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 222:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   uint32_t tmp = 0U, pllmul = 0U, plldiv = 0U, pllsource = 0U, msirange = 0U;
 115              		.loc 1 222 3 view .LVU23
 116              	.LVL0:
 223:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
 224:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 225:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 117              		.loc 1 225 3 view .LVU24
 118              		.loc 1 225 7 is_stmt 0 view .LVU25
 119 0000 0C23     		movs	r3, #12
 221:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   uint32_t tmp = 0U, pllmul = 0U, plldiv = 0U, pllsource = 0U, msirange = 0U;
 120              		.loc 1 221 1 view .LVU26
 121 0002 70B5     		push	{r4, r5, r6, lr}
 122              		.cfi_def_cfa_offset 16
 123              		.cfi_offset 4, -16
 124              		.cfi_offset 5, -12
 125              		.cfi_offset 6, -8
 126              		.cfi_offset 14, -4
 127              		.loc 1 225 12 view .LVU27
 128 0004 1B4C     		ldr	r4, .L15
 129 0006 1C4D     		ldr	r5, .L15+4
 130 0008 E068     		ldr	r0, [r4, #12]
 131              	.LVL1:
 226:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   
 227:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   switch (tmp)
 132              		.loc 1 227 3 is_stmt 1 view .LVU28
 225:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   
 133              		.loc 1 225 7 is_stmt 0 view .LVU29
 134 000a 1840     		ands	r0, r3
 135              	.LVL2:
 136              		.loc 1 227 3 view .LVU30
 137 000c FFF7FEFF 		bl	__gnu_thumb1_case_uqi
 138              	.L7:
 139 0010 28       		.byte	(.L5-.L7)/2
 140 0011 28       		.byte	(.L5-.L7)/2
 141 0012 28       		.byte	(.L5-.L7)/2
 142 0013 28       		.byte	(.L5-.L7)/2
 143 0014 07       		.byte	(.L9-.L7)/2
 144 0015 28       		.byte	(.L5-.L7)/2
 145 0016 28       		.byte	(.L5-.L7)/2
 146 0017 28       		.byte	(.L5-.L7)/2
 147 0018 12       		.byte	(.L8-.L7)/2
 148 0019 28       		.byte	(.L5-.L7)/2
 149 001a 28       		.byte	(.L5-.L7)/2
 150 001b 28       		.byte	(.L5-.L7)/2
 151 001c 14       		.byte	(.L6-.L7)/2
 152 001d 00       		.p2align 1
 153              	.L9:
 228:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   {
 229:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****     case 0x00U:  /* MSI used as system clock */
 230:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13U;
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s 			page 8


 231:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 232:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       break;
 233:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****     case 0x04U:  /* HSI used as system clock */
 234:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       SystemCoreClock = HSI_VALUE;
 154              		.loc 1 234 7 is_stmt 1 view .LVU31
 155              		.loc 1 234 23 is_stmt 0 view .LVU32
 156 001e 174B     		ldr	r3, .L15+8
 157              	.L13:
 235:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       break;
 236:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****     case 0x08U:  /* HSE used as system clock */
 237:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       SystemCoreClock = HSE_VALUE;
 158              		.loc 1 237 23 view .LVU33
 159 0020 2B60     		str	r3, [r5]
 238:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       break;
 160              		.loc 1 238 7 is_stmt 1 view .LVU34
 161              	.LVL3:
 162              	.L11:
 239:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****     case 0x0CU:  /* PLL used as system clock */
 240:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 241:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 242:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 243:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       pllmul = PLLMulTable[(pllmul >> 18U)];
 244:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       plldiv = (plldiv >> 22U) + 1U;
 245:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       
 246:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 247:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
 248:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       if (pllsource == 0x00U)
 249:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       {
 250:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****         /* HSI oscillator clock selected as PLL clock entry */
 251:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****         SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 252:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       }
 253:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       else
 254:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       {
 255:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****         /* HSE selected as PLL clock entry */
 256:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****         SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 257:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       }
 258:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       break;
 259:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****     default: /* MSI used as system clock */
 260:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13U;
 261:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 262:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       break;
 263:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   }
 264:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 265:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   /* Get HCLK prescaler */
 266:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 163              		.loc 1 266 3 view .LVU35
 164              		.loc 1 266 28 is_stmt 0 view .LVU36
 165 0022 E368     		ldr	r3, [r4, #12]
 166              	.LVL4:
 267:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   /* HCLK clock frequency */
 268:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   SystemCoreClock >>= tmp;
 167              		.loc 1 268 3 is_stmt 1 view .LVU37
 266:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   /* HCLK clock frequency */
 168              		.loc 1 266 7 is_stmt 0 view .LVU38
 169 0024 164A     		ldr	r2, .L15+12
 266:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   /* HCLK clock frequency */
 170              		.loc 1 266 52 view .LVU39
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s 			page 9


 171 0026 1B06     		lsls	r3, r3, #24
 172              	.LVL5:
 266:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   /* HCLK clock frequency */
 173              		.loc 1 266 52 view .LVU40
 174 0028 1B0F     		lsrs	r3, r3, #28
 266:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   /* HCLK clock frequency */
 175              		.loc 1 266 7 view .LVU41
 176 002a D35C     		ldrb	r3, [r2, r3]
 177              		.loc 1 268 19 view .LVU42
 178 002c 2A68     		ldr	r2, [r5]
 269:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** }
 179              		.loc 1 269 1 view .LVU43
 180              		@ sp needed
 268:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** }
 181              		.loc 1 268 19 view .LVU44
 182 002e DA40     		lsrs	r2, r2, r3
 183 0030 2A60     		str	r2, [r5]
 184              		.loc 1 269 1 view .LVU45
 185 0032 70BD     		pop	{r4, r5, r6, pc}
 186              	.LVL6:
 187              	.L8:
 237:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       break;
 188              		.loc 1 237 7 is_stmt 1 view .LVU46
 237:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       break;
 189              		.loc 1 237 23 is_stmt 0 view .LVU47
 190 0034 134B     		ldr	r3, .L15+16
 191 0036 F3E7     		b	.L13
 192              	.L6:
 241:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 193              		.loc 1 241 7 is_stmt 1 view .LVU48
 241:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 194              		.loc 1 241 19 is_stmt 0 view .LVU49
 195 0038 E368     		ldr	r3, [r4, #12]
 196              	.LVL7:
 242:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       pllmul = PLLMulTable[(pllmul >> 18U)];
 197              		.loc 1 242 7 is_stmt 1 view .LVU50
 243:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       plldiv = (plldiv >> 22U) + 1U;
 198              		.loc 1 243 14 is_stmt 0 view .LVU51
 199 003a 134A     		ldr	r2, .L15+20
 242:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       pllmul = PLLMulTable[(pllmul >> 18U)];
 200              		.loc 1 242 19 view .LVU52
 201 003c E168     		ldr	r1, [r4, #12]
 202              	.LVL8:
 243:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       plldiv = (plldiv >> 22U) + 1U;
 203              		.loc 1 243 7 is_stmt 1 view .LVU53
 243:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       plldiv = (plldiv >> 22U) + 1U;
 204              		.loc 1 243 36 is_stmt 0 view .LVU54
 205 003e 9B02     		lsls	r3, r3, #10
 206              	.LVL9:
 243:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       plldiv = (plldiv >> 22U) + 1U;
 207              		.loc 1 243 36 view .LVU55
 208 0040 1B0F     		lsrs	r3, r3, #28
 243:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       plldiv = (plldiv >> 22U) + 1U;
 209              		.loc 1 243 14 view .LVU56
 210 0042 D35C     		ldrb	r3, [r2, r3]
 211              	.LVL10:
 244:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s 			page 10


 212              		.loc 1 244 7 is_stmt 1 view .LVU57
 244:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       
 213              		.loc 1 244 24 is_stmt 0 view .LVU58
 214 0044 0902     		lsls	r1, r1, #8
 215              	.LVL11:
 246:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
 216              		.loc 1 246 22 view .LVU59
 217 0046 E268     		ldr	r2, [r4, #12]
 244:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       
 218              		.loc 1 244 24 view .LVU60
 219 0048 890F     		lsrs	r1, r1, #30
 244:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       
 220              		.loc 1 244 14 view .LVU61
 221 004a 0131     		adds	r1, r1, #1
 222              	.LVL12:
 246:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c **** 
 223              		.loc 1 246 7 is_stmt 1 view .LVU62
 248:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       {
 224              		.loc 1 248 7 view .LVU63
 248:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       {
 225              		.loc 1 248 10 is_stmt 0 view .LVU64
 226 004c D203     		lsls	r2, r2, #15
 227 004e 05D4     		bmi	.L12
 228              	.LVL13:
 251:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       }
 229              		.loc 1 251 9 is_stmt 1 view .LVU65
 251:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       }
 230              		.loc 1 251 41 is_stmt 0 view .LVU66
 231 0050 0A48     		ldr	r0, .L15+8
 232              	.LVL14:
 233              	.L14:
 256:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       }
 234              		.loc 1 256 41 view .LVU67
 235 0052 5843     		muls	r0, r3
 256:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       }
 236              		.loc 1 256 51 view .LVU68
 237 0054 FFF7FEFF 		bl	__aeabi_uidiv
 238              	.LVL15:
 256:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       }
 239              		.loc 1 256 25 view .LVU69
 240 0058 2860     		str	r0, [r5]
 241 005a E2E7     		b	.L11
 242              	.LVL16:
 243              	.L12:
 256:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       }
 244              		.loc 1 256 9 is_stmt 1 view .LVU70
 256:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       }
 245              		.loc 1 256 41 is_stmt 0 view .LVU71
 246 005c 0948     		ldr	r0, .L15+16
 247              	.LVL17:
 256:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       }
 248              		.loc 1 256 41 view .LVU72
 249 005e F8E7     		b	.L14
 250              	.LVL18:
 251              	.L5:
 260:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 252              		.loc 1 260 7 is_stmt 1 view .LVU73
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s 			page 11


 261:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       break;
 253              		.loc 1 261 33 is_stmt 0 view .LVU74
 254 0060 8022     		movs	r2, #128
 260:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 255              		.loc 1 260 22 view .LVU75
 256 0062 6368     		ldr	r3, [r4, #4]
 257              	.LVL19:
 261:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       break;
 258              		.loc 1 261 7 is_stmt 1 view .LVU76
 261:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       break;
 259              		.loc 1 261 33 is_stmt 0 view .LVU77
 260 0064 1202     		lsls	r2, r2, #8
 260:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 261              		.loc 1 260 16 view .LVU78
 262 0066 1B04     		lsls	r3, r3, #16
 263              	.LVL20:
 260:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 264              		.loc 1 260 16 view .LVU79
 265 0068 5B0F     		lsrs	r3, r3, #29
 261:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       break;
 266              		.loc 1 261 52 view .LVU80
 267 006a 0133     		adds	r3, r3, #1
 261:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       break;
 268              		.loc 1 261 33 view .LVU81
 269 006c 9A40     		lsls	r2, r2, r3
 261:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****       break;
 270              		.loc 1 261 23 view .LVU82
 271 006e 2A60     		str	r2, [r5]
 262:build\STM32_CMSIS\Device\ST\STM32L0xx\Source\Templates/system_stm32l0xx.c ****   }
 272              		.loc 1 262 7 is_stmt 1 view .LVU83
 273 0070 D7E7     		b	.L11
 274              	.L16:
 275 0072 C046     		.align	2
 276              	.L15:
 277 0074 00100240 		.word	1073876992
 278 0078 00000000 		.word	.LANCHOR0
 279 007c 0024F400 		.word	16000000
 280 0080 00000000 		.word	.LANCHOR2
 281 0084 00127A00 		.word	8000000
 282 0088 00000000 		.word	.LANCHOR1
 283              		.cfi_endproc
 284              	.LFE35:
 286              		.global	PLLMulTable
 287              		.global	APBPrescTable
 288              		.global	AHBPrescTable
 289              		.global	SystemCoreClock
 290              		.section	.data.SystemCoreClock,"aw"
 291              		.align	2
 292              		.set	.LANCHOR0,. + 0
 295              	SystemCoreClock:
 296 0000 80841E00 		.word	2000000
 297              		.section	.rodata.AHBPrescTable,"a"
 298              		.set	.LANCHOR2,. + 0
 301              	AHBPrescTable:
 302 0000 00       		.byte	0
 303 0001 00       		.byte	0
 304 0002 00       		.byte	0
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s 			page 12


 305 0003 00       		.byte	0
 306 0004 00       		.byte	0
 307 0005 00       		.byte	0
 308 0006 00       		.byte	0
 309 0007 00       		.byte	0
 310 0008 01       		.byte	1
 311 0009 02       		.byte	2
 312 000a 03       		.byte	3
 313 000b 04       		.byte	4
 314 000c 06       		.byte	6
 315 000d 07       		.byte	7
 316 000e 08       		.byte	8
 317 000f 09       		.byte	9
 318              		.section	.rodata.APBPrescTable,"a"
 321              	APBPrescTable:
 322 0000 00       		.byte	0
 323 0001 00       		.byte	0
 324 0002 00       		.byte	0
 325 0003 00       		.byte	0
 326 0004 01       		.byte	1
 327 0005 02       		.byte	2
 328 0006 03       		.byte	3
 329 0007 04       		.byte	4
 330              		.section	.rodata.PLLMulTable,"a"
 331              		.set	.LANCHOR1,. + 0
 334              	PLLMulTable:
 335 0000 03       		.byte	3
 336 0001 04       		.byte	4
 337 0002 06       		.byte	6
 338 0003 08       		.byte	8
 339 0004 0C       		.byte	12
 340 0005 10       		.byte	16
 341 0006 18       		.byte	24
 342 0007 20       		.byte	32
 343 0008 30       		.byte	48
 344              		.text
 345              	.Letext0:
 346              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\
 347              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\
 348              		.file 4 "build\\STM32_CMSIS\\Include/core_cm0plus.h"
 349              		.file 5 "build\\STM32_CMSIS\\Device\\ST\\STM32L0xx\\Include/system_stm32l0xx.h"
 350              		.file 6 "build\\STM32_CMSIS\\Device\\ST\\STM32L0xx\\Include/stm32l053xx.h"
ARM GAS  C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32l0xx.c
C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s:16     .text.SystemInit:00000000 $t
C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s:24     .text.SystemInit:00000000 SystemInit
C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s:90     .text.SystemInit:00000044 $d
C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s:102    .text.SystemCoreClockUpdate:00000000 $t
C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s:109    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s:139    .text.SystemCoreClockUpdate:00000010 $d
C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s:277    .text.SystemCoreClockUpdate:00000074 $d
C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s:334    .rodata.PLLMulTable:00000000 PLLMulTable
C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s:321    .rodata.APBPrescTable:00000000 APBPrescTable
C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s:301    .rodata.AHBPrescTable:00000000 AHBPrescTable
C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s:295    .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s:291    .data.SystemCoreClock:00000000 $d
C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s:152    .text.SystemCoreClockUpdate:0000001d $d
C:\Users\CASPER~1\AppData\Local\Temp\ccsjm9gF.s:152    .text.SystemCoreClockUpdate:0000001e $t

UNDEFINED SYMBOLS
__aeabi_uidiv
__aeabi_idiv
__gnu_thumb1_case_uqi
