{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588743585055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588743585061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 00:39:44 2020 " "Processing started: Wed May 06 00:39:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588743585061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743585061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743585061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588743585550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588743585550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE row_accumulator.sv(14) " "Verilog HDL Declaration information at row_accumulator.sv(14): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588743594423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipelines/row_accumulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pipelines/row_accumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier1 " "Found entity 1: multiplier1" {  } { { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipelines/mult.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pipelines/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT " "Found entity 1: MULT" {  } { { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipelines/lib.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pipelines/lib.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "src/pipelines/lib.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/lib.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594432 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cisr_receivers.sv(290) " "Verilog HDL information at cisr_receivers.sv(290): always construct contains both blocking and non-blocking assignments" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 290 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588743594434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "row_len_done ROW_LEN_DONE cisr_receivers.sv(260) " "Verilog HDL Declaration information at cisr_receivers.sv(260): object \"row_len_done\" differs only in case from object \"ROW_LEN_DONE\" in the same scope" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588743594434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cisr_receivers.sv 3 3 " "Found 3 design units, including 3 entities, in source file src/cisr_receivers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 row_length_receiver " "Found entity 1: row_length_receiver" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594434 ""} { "Info" "ISGN_ENTITY_NAME" "2 value_index_receiver " "Found entity 2: value_index_receiver" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594434 ""} { "Info" "ISGN_ENTITY_NAME" "3 cisr_decoder " "Found entity 3: cisr_decoder" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE_COMPLETE write_complete ft_245_state_machine.v(67) " "Verilog HDL Declaration information at ft_245_state_machine.v(67): object \"WRITE_COMPLETE\" differs only in case from object \"write_complete\" in the same scope" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588743594437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/ft_245_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/ft_245_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 ft_245_state_machine " "Found entity 1: ft_245_state_machine" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/eptwireor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/eptwireor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eptWireOR " "Found entity 1: eptWireOR" {  } { { "src/active_transfer/eptWireOR.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/eptWireOR.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/endpoint_registers.vqm 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/endpoint_registers.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 endpoint_registers " "Found entity 1: endpoint_registers" {  } { { "src/active_transfer/endpoint_registers.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 22 27 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/active_trigger.vqm 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/active_trigger.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_trigger " "Found entity 1: active_trigger" {  } { { "src/active_transfer/active_trigger.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 22 23 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/active_transfer_library.v 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/active_transfer_library.v" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer_library " "Found entity 1: active_transfer_library" {  } { { "src/active_transfer/active_transfer_library.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer_library.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/active_transfer.vqm 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/active_transfer.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer " "Found entity 1: active_transfer" {  } { { "src/active_transfer/active_transfer.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer.vqm" 22 24 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/active_control_register.vqm 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/active_control_register.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_control_register " "Found entity 1: active_control_register" {  } { { "src/active_transfer/active_control_register.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_control_register.vqm" 22 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/active_block.vqm 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/active_block.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_block " "Found entity 1: active_block" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 22 21 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/peripherals/led_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/peripherals/led_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_controller " "Found entity 1: led_controller" {  } { { "src/peripherals/led_controller.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/peripherals/led_controller.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594461 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.sv(247) " "Verilog HDL information at top.sv(247): always construct contains both blocking and non-blocking assignments" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 247 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588743594463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE top.sv(162) " "Verilog HDL Declaration information at top.sv(162): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588743594463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743594464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588743594597 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger_out top.sv(45) " "Verilog HDL or VHDL warning at top.sv(45): object \"trigger_out\" assigned a value but never read" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588743594598 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_trigger top.sv(46) " "Verilog HDL or VHDL warning at top.sv(46): object \"rst_trigger\" assigned a value but never read" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588743594598 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(266) " "Verilog HDL assignment warning at top.sv(266): truncated value with size 32 to match size of target (8)" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588743594608 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(277) " "Verilog HDL assignment warning at top.sv(277): truncated value with size 32 to match size of target (8)" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588743594608 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led_data\[35..24\] 0 top.sv(59) " "Net \"led_data\[35..24\]\" at top.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588743594611 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK top.sv(37) " "Output port \"SD_CLK\" at top.sv(37) has no driver" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588743594611 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_controller led_controller:LED_Control " "Elaborating entity \"led_controller\" for hierarchy \"led_controller:LED_Control\"" {  } { { "src/top.sv" "LED_Control" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743594665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer_library active_transfer_library:Active_Transfer_Controller " "Elaborating entity \"active_transfer_library\" for hierarchy \"active_transfer_library:Active_Transfer_Controller\"" {  } { { "src/top.sv" "Active_Transfer_Controller" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743594667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft_245_state_machine active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST " "Elaborating entity \"ft_245_state_machine\" for hierarchy \"active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\"" {  } { { "src/active_transfer/active_transfer_library.v" "FT_245_STATE_MACHINE_INST" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer_library.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743594668 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usb_rxf_reg ft_245_state_machine.v(96) " "Verilog HDL warning at ft_245_state_machine.v(96): object usb_rxf_reg used but never assigned" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 96 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1588743594669 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_DATA_IN ft_245_state_machine.v(162) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(162): variable \"USB_DATA_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588743594669 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_REGISTER_DECODE ft_245_state_machine.v(164) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(164): variable \"USB_REGISTER_DECODE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588743594669 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "USB_REGISTER_DECODE ft_245_state_machine.v(157) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(157): inferring latch(es) for variable \"USB_REGISTER_DECODE\", which holds its previous value in one or more paths through the always construct" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588743594670 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "USB_RD_N ft_245_state_machine.v(340) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(340): inferring latch(es) for variable \"USB_RD_N\", which holds its previous value in one or more paths through the always construct" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 340 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588743594670 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_WR ft_245_state_machine.v(423) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(423): variable \"USB_WR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 423 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588743594670 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_RD_N ft_245_state_machine.v(340) " "Inferred latch for \"USB_RD_N\" at ft_245_state_machine.v(340)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594670 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[0\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[0\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594670 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[1\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[1\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594670 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[2\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[2\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594670 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[3\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[3\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594670 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[4\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[4\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594670 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[5\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[5\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594670 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[6\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[6\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594670 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[7\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[7\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594670 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_BYTE_READY ft_245_state_machine.v(118) " "Inferred latch for \"DATA_BYTE_READY\" at ft_245_state_machine.v(118)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743594670 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endpoint_registers active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST " "Elaborating entity \"endpoint_registers\" for hierarchy \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\"" {  } { { "src/active_transfer/active_transfer_library.v" "ENDPOINT_REGISTERS_INST" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer_library.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743594671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eptWireOR eptWireOR:wireOR " "Elaborating entity \"eptWireOR\" for hierarchy \"eptWireOR:wireOR\"" {  } { { "src/top.sv" "wireOR" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743594674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_trigger active_trigger:ACTIVE_TRIGGER_INST " "Elaborating entity \"active_trigger\" for hierarchy \"active_trigger:ACTIVE_TRIGGER_INST\"" {  } { { "src/top.sv" "ACTIVE_TRIGGER_INST" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743594675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_length_receiver row_length_receiver:Row_Length_Receiver " "Elaborating entity \"row_length_receiver\" for hierarchy \"row_length_receiver:Row_Length_Receiver\"" {  } { { "src/top.sv" "Row_Length_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743594677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cisr_receivers.sv(88) " "Verilog HDL assignment warning at cisr_receivers.sv(88): truncated value with size 32 to match size of target (2)" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588743594679 "|top|row_length_receiver:Row_Length_Receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cisr_receivers.sv(91) " "Verilog HDL assignment warning at cisr_receivers.sv(91): truncated value with size 32 to match size of target (8)" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588743594679 "|top|row_length_receiver:Row_Length_Receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_block row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver " "Elaborating entity \"active_block\" for hierarchy \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\"" {  } { { "src/cisr_receivers.sv" "Block_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743594720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "value_index_receiver value_index_receiver:Value_Index_Receiver " "Elaborating entity \"value_index_receiver\" for hierarchy \"value_index_receiver:Value_Index_Receiver\"" {  } { { "src/top.sv" "Value_Index_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743594722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cisr_receivers.sv(223) " "Verilog HDL assignment warning at cisr_receivers.sv(223): truncated value with size 32 to match size of target (2)" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588743594730 "|top|value_index_receiver:Value_Index_Receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cisr_receivers.sv(226) " "Verilog HDL assignment warning at cisr_receivers.sv(226): truncated value with size 32 to match size of target (8)" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588743594730 "|top|value_index_receiver:Value_Index_Receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cisr_decoder cisr_decoder:CISR_Decoder " "Elaborating entity \"cisr_decoder\" for hierarchy \"cisr_decoder:CISR_Decoder\"" {  } { { "src/top.sv" "CISR_Decoder" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743594810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cisr_receivers.sv(305) " "Verilog HDL assignment warning at cisr_receivers.sv(305): truncated value with size 32 to match size of target (16)" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588743594813 "|top|cisr_decoder:CISR_Decoder"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "row_len_fifo " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"row_len_fifo\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588743594999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier1 multiplier1:Mul " "Elaborating entity \"multiplier1\" for hierarchy \"multiplier1:Mul\"" {  } { { "src/top.sv" "Mul" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743595052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM multiplier1:Mul\|ROM:mem0 " "Elaborating entity \"ROM\" for hierarchy \"multiplier1:Mul\|ROM:mem0\"" {  } { { "src/pipelines/row_accumulator.sv" "mem0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743595208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multiplier1:Mul\|ROM:mem0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multiplier1:Mul\|ROM:mem0\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/ROM.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743595252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier1:Mul\|ROM:mem0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multiplier1:Mul\|ROM:mem0\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/ROM.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743595253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier1:Mul\|ROM:mem0\|altsyncram:altsyncram_component " "Instantiated megafunction \"multiplier1:Mul\|ROM:mem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vector.mif " "Parameter \"init_file\" = \"vector.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595253 ""}  } { { "ROM.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/ROM.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588743595253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nt32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nt32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nt32 " "Found entity 1: altsyncram_nt32" {  } { { "db/altsyncram_nt32.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/altsyncram_nt32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743595312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743595312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nt32 multiplier1:Mul\|ROM:mem0\|altsyncram:altsyncram_component\|altsyncram_nt32:auto_generated " "Elaborating entity \"altsyncram_nt32\" for hierarchy \"multiplier1:Mul\|ROM:mem0\|altsyncram:altsyncram_component\|altsyncram_nt32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743595312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register multiplier1:Mul\|register:store\[0\].row_id_store0 " "Elaborating entity \"register\" for hierarchy \"multiplier1:Mul\|register:store\[0\].row_id_store0\"" {  } { { "src/pipelines/row_accumulator.sv" "store\[0\].row_id_store0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743595326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT multiplier1:Mul\|MULT:mul\[0\].mul " "Elaborating entity \"MULT\" for hierarchy \"multiplier1:Mul\|MULT:mul\[0\].mul\"" {  } { { "src/pipelines/row_accumulator.sv" "mul\[0\].mul" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743595340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\"" {  } { { "src/pipelines/MULT.v" "lpm_mult_component" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743595371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\"" {  } { { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743595372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743595372 ""}  } { { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588743595372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tfn " "Found entity 1: mult_tfn" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743595424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743595424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_tfn multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated " "Elaborating entity \"mult_tfn\" for hierarchy \"multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743595425 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "transfer_to_host Block_Receiver 32 8 " "Port \"transfer_to_host\" on the entity instantiation of \"Block_Receiver\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "src/cisr_receivers.sv" "Block_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 158 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588743595847 "|top|value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "uc_length Block_Receiver 32 8 " "Port \"uc_length\" on the entity instantiation of \"Block_Receiver\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "src/cisr_receivers.sv" "Block_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 158 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588743595848 "|top|value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "transfer_to_host Block_Receiver 32 8 " "Port \"transfer_to_host\" on the entity instantiation of \"Block_Receiver\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "src/cisr_receivers.sv" "Block_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588743595850 "|top|row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "uc_length Block_Receiver 32 8 " "Port \"uc_length\" on the entity instantiation of \"Block_Receiver\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "src/cisr_receivers.sv" "Block_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588743595850 "|top|row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "trigger_to_host ACTIVE_TRIGGER_INST 32 8 " "Port \"trigger_to_host\" on the entity instantiation of \"ACTIVE_TRIGGER_INST\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "src/top.sv" "ACTIVE_TRIGGER_INST" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 114 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588743595852 "|top|active_trigger:ACTIVE_TRIGGER_INST"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "760 " "Ignored 760 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "760 " "Ignored 760 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1588743596531 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1588743596531 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier1:Mul\|MULT:mul\[3\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_mult7 " "Synthesized away node \"multiplier1:Mul\|MULT:mul\[3\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_mult7\"" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } } { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743596594 "|top|multiplier1:Mul|MULT:mul[3].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier1:Mul\|MULT:mul\[3\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_out8 " "Synthesized away node \"multiplier1:Mul\|MULT:mul\[3\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_out8\"" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } } { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743596594 "|top|multiplier1:Mul|MULT:mul[3].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier1:Mul\|MULT:mul\[2\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_mult7 " "Synthesized away node \"multiplier1:Mul\|MULT:mul\[2\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_mult7\"" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } } { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743596594 "|top|multiplier1:Mul|MULT:mul[2].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier1:Mul\|MULT:mul\[2\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_out8 " "Synthesized away node \"multiplier1:Mul\|MULT:mul\[2\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_out8\"" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } } { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743596594 "|top|multiplier1:Mul|MULT:mul[2].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier1:Mul\|MULT:mul\[1\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_mult7 " "Synthesized away node \"multiplier1:Mul\|MULT:mul\[1\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_mult7\"" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } } { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743596594 "|top|multiplier1:Mul|MULT:mul[1].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier1:Mul\|MULT:mul\[1\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_out8 " "Synthesized away node \"multiplier1:Mul\|MULT:mul\[1\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_out8\"" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } } { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743596594 "|top|multiplier1:Mul|MULT:mul[1].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_mult7 " "Synthesized away node \"multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_mult7\"" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } } { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743596594 "|top|multiplier1:Mul|MULT:mul[0].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_out8 " "Synthesized away node \"multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_out8\"" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } } { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743596594 "|top|multiplier1:Mul|MULT:mul[0].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588743596594 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588743596594 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588743609553 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1588743609615 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1588743609615 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 48 -1 0 } } { "src/peripherals/led_controller.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/peripherals/led_controller.sv" 43 -1 0 } } { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 362 -1 0 } } { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 301 -1 0 } } { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 95 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1588743609669 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1588743609670 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bc_out\[0\] GND " "Pin \"bc_out\[0\]\" is stuck at GND" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743612184 "|top|bc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] VCC " "Pin \"LED\[0\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743612184 "|top|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743612184 "|top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743612184 "|top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] VCC " "Pin \"LED\[3\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743612184 "|top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] VCC " "Pin \"LED\[4\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743612184 "|top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743612184 "|top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743612184 "|top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743612184 "|top|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] VCC " "Pin \"LED\[8\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743612184 "|top|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] VCC " "Pin \"LED\[9\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743612184 "|top|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] VCC " "Pin \"LED\[10\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743612184 "|top|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] VCC " "Pin \"LED\[11\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743612184 "|top|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743612184 "|top|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588743612184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588743612404 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588743616122 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[0\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "address_from_device\[0\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 357 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[0\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[0\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[1\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "address_from_device\[1\]~1" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 357 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[1\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[1\]~1" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[2\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[2\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[2\]~2" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[3\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[3\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[3\]~3" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[4\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[4\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "length_from_device\[4\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[4\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[4\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[4\]~4" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[5\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[5\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "length_from_device\[5\]~1" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[5\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[5\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[5\]~5" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[6\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[6\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[6\]~6" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[7\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[7\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[7\]~7" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[2\]~reg0_ICOMBOUT " "Logic cell \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[2\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[2\]~5" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[6\]~reg0_ICOMBOUT " "Logic cell \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[6\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[6\]~1" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[7\]~reg0_ICOMBOUT " "Logic cell \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[7\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[7\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|ept_length\[0\]~reg0_ICOMBOUT " "Logic cell \"value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|ept_length\[0\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "ept_length\[0\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 44 26 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|ept_length\[4\]~reg0_ICOMBOUT " "Logic cell \"value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|ept_length\[4\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "ept_length\[4\]~4" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 44 26 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|ept_length\[0\]~reg0_ICOMBOUT " "Logic cell \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|ept_length\[0\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "ept_length\[0\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 44 26 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|ept_length\[4\]~reg0_ICOMBOUT " "Logic cell \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|ept_length\[4\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "ept_length\[4\]~4" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 44 26 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[4\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[4\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[4\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[5\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[5\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[5\]~1" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[2\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[2\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[2\]~2" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[3\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[3\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[3\]~3" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[7\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[7\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[7\]~4" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[6\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[6\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[6\]~5" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[0\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[0\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[0\]~6" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[1\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[1\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[1\]~7" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[2\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[2\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "control_multiplexor\[2\]~3" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 348 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[0\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "control_multiplexor\[0\]~4" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 348 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[1\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "control_multiplexor\[1\]~5" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 348 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[2\]~reg0_ICOMBOUT " "Logic cell \"value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[2\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[2\]~3" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[6\]~reg0_ICOMBOUT " "Logic cell \"value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[6\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[6\]~7" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""} { "Info" "ISCL_SCL_CELL_NAME" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[7\]~reg0_ICOMBOUT " "Logic cell \"value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[7\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[7\]~8" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743616166 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1588743616166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743616364 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588743616819 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743616819 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[0\] " "No output dependent on input pin \"SD_DATA\[0\]\"" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743617316 "|top|SD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[1\] " "No output dependent on input pin \"SD_DATA\[1\]\"" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743617316 "|top|SD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[2\] " "No output dependent on input pin \"SD_DATA\[2\]\"" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743617316 "|top|SD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[3\] " "No output dependent on input pin \"SD_DATA\[3\]\"" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743617316 "|top|SD_DATA[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588743617316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6337 " "Implemented 6337 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588743617316 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588743617316 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1588743617316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6190 " "Implemented 6190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588743617316 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588743617316 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1588743617316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588743617316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588743617383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 00:40:17 2020 " "Processing ended: Wed May 06 00:40:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588743617383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588743617383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588743617383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743617383 ""}
