#--------------------------------------------------------------------------------
# Auto-generated by Migen (bee558c) & LiteX (756503ab) on 2021-12-01 02:02:02
#--------------------------------------------------------------------------------
csr_base,MMIO_inst,0x00000000,,
csr_base,ctrl,0x00000800,,
csr_base,ethphy,0x00001000,,
csr_base,identifier_mem,0x00001800,,
csr_base,leds,0x00002000,,
csr_register,MMIO_inst_velocity1,0x00000000,1,rw
csr_register,MMIO_inst_velocity2,0x00000004,1,rw
csr_register,MMIO_inst_velocity3,0x00000008,1,rw
csr_register,MMIO_inst_velocity4,0x0000000c,1,rw
csr_register,MMIO_inst_velocity5,0x00000010,1,rw
csr_register,MMIO_inst_velocity6,0x00000014,1,rw
csr_register,MMIO_inst_dirtime,0x00000018,1,rw
csr_register,MMIO_inst_steptime,0x0000001c,1,rw
csr_register,MMIO_inst_stepgens_ctrlword,0x00000020,1,rw
csr_register,MMIO_inst_apply_time,0x00000024,2,rw
csr_register,MMIO_inst_gpios_out,0x0000002c,1,rw
csr_register,MMIO_inst_pwm0_width,0x00000030,1,rw
csr_register,MMIO_inst_pwm0_period,0x00000034,1,rw
csr_register,MMIO_inst_pwm1_width,0x00000038,1,rw
csr_register,MMIO_inst_pwm1_period,0x0000003c,1,rw
csr_register,MMIO_inst_pwm2_width,0x00000040,1,rw
csr_register,MMIO_inst_pwm2_period,0x00000044,1,rw
csr_register,MMIO_inst_position1,0x00000048,2,ro
csr_register,MMIO_inst_position2,0x00000050,2,ro
csr_register,MMIO_inst_position3,0x00000058,2,ro
csr_register,MMIO_inst_position4,0x00000060,2,ro
csr_register,MMIO_inst_position5,0x00000068,2,ro
csr_register,MMIO_inst_position6,0x00000070,2,ro
csr_register,MMIO_inst_wallclock,0x00000078,2,ro
csr_register,MMIO_inst_gpios_in,0x00000080,1,ro
csr_register,MMIO_inst_debug,0x00000084,2,ro
csr_register,ctrl_reset,0x00000800,1,rw
csr_register,ctrl_scratch,0x00000804,1,rw
csr_register,ctrl_bus_errors,0x00000808,1,ro
csr_register,ethphy_crg_reset,0x00001000,1,rw
csr_register,ethphy_rx_inband_status,0x00001004,1,ro
csr_register,ethphy_mdio_w,0x00001008,1,rw
csr_register,ethphy_mdio_r,0x0000100c,1,ro
csr_register,leds_out,0x00002000,1,rw
csr_register,leds_pwm_enable,0x00002004,1,rw
csr_register,leds_pwm_width,0x00002008,1,rw
csr_register,leds_pwm_period,0x0000200c,1,rw
constant,config_clock_frequency,50000000,,
constant,config_cpu_type_none,None,,
constant,config_cpu_variant_standard,None,,
constant,config_cpu_human_name,unknown,,
constant,config_with_build_time,None,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
memory_region,csr,0x00000000,65536,io
