;redcode
;assert 1
	SPL 0, -815
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB 0, 80
	SUB #72, @200
	SUB #12, @200
	SUB #12, @200
	SPL 0, <131
	SUB 12, @10
	SUB @-127, 100
	SUB @116, 4
	SUB 12, @10
	SUB 90, 0
	MOV -7, <-20
	SLT 721, 0
	SLT #110, 0
	DJN -1, @-20
	SUB #72, @200
	SUB #72, @200
	ADD 210, 30
	SUB 1, <-801
	SUB 600, @-11
	SUB #72, @200
	SUB -207, <-120
	JMZ 200, 60
	SUB 600, @-11
	SUB -207, <-120
	JMZ 200, 60
	SLT #110, 0
	SUB @116, 4
	SUB #110, 0
	SUB -207, <-120
	SUB -207, <-120
	SUB @0, 4
	SUB @0, 4
	SUB @0, @2
	SUB #-11, 0
	SLT #110, 0
	SLT #110, 0
	SPL 0, -815
	DJN -1, @-20
	DJN -1, @-20
	SLT 721, 0
	SPL 0, -815
	SPL 0, -815
	SLT 721, 0
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
