
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 308.344 ; gain = 77.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [T:/New New New/project_4/project_4.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'MULT' [T:/New New New/project_4/project_4.srcs/sources_1/new/MULT.v:23]
INFO: [Synth 8-638] synthesizing module 'MB' [T:/New New New/project_4/project_4.srcs/sources_1/new/MB.v:23]
INFO: [Synth 8-256] done synthesizing module 'MB' (1#1) [T:/New New New/project_4/project_4.srcs/sources_1/new/MB.v:23]
INFO: [Synth 8-638] synthesizing module 'MA' [T:/New New New/project_4/project_4.srcs/sources_1/new/MA.v:23]
INFO: [Synth 8-256] done synthesizing module 'MA' (2#1) [T:/New New New/project_4/project_4.srcs/sources_1/new/MA.v:23]
INFO: [Synth 8-638] synthesizing module 'MUXB' [T:/New New New/project_4/project_4.srcs/sources_1/new/MUXB.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUXB' (3#1) [T:/New New New/project_4/project_4.srcs/sources_1/new/MUXB.v:23]
INFO: [Synth 8-638] synthesizing module 'ADDER' [T:/New New New/project_4/project_4.srcs/sources_1/new/ADDER.v:23]
INFO: [Synth 8-256] done synthesizing module 'ADDER' (4#1) [T:/New New New/project_4/project_4.srcs/sources_1/new/ADDER.v:23]
INFO: [Synth 8-638] synthesizing module 'PROD' [T:/New New New/project_4/project_4.srcs/sources_1/new/PROD.v:23]
INFO: [Synth 8-256] done synthesizing module 'PROD' (5#1) [T:/New New New/project_4/project_4.srcs/sources_1/new/PROD.v:23]
INFO: [Synth 8-256] done synthesizing module 'MULT' (6#1) [T:/New New New/project_4/project_4.srcs/sources_1/new/MULT.v:23]
INFO: [Synth 8-638] synthesizing module 'FSM' [T:/New New New/project_4/project_4.srcs/sources_1/new/FSM.v:23]
	Parameter s0 bound to: 0 - type: integer 
	Parameter s1 bound to: 1 - type: integer 
	Parameter s2 bound to: 2 - type: integer 
	Parameter s3 bound to: 3 - type: integer 
	Parameter s4 bound to: 4 - type: integer 
	Parameter s5 bound to: 5 - type: integer 
	Parameter s6 bound to: 6 - type: integer 
	Parameter s7 bound to: 7 - type: integer 
	Parameter s8 bound to: 8 - type: integer 
	Parameter s9 bound to: 9 - type: integer 
	Parameter s10 bound to: 10 - type: integer 
	Parameter s11 bound to: 11 - type: integer 
	Parameter s12 bound to: 12 - type: integer 
	Parameter s13 bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FSM' (7#1) [T:/New New New/project_4/project_4.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-256] done synthesizing module 'TOP' (8#1) [T:/New New New/project_4/project_4.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 348.422 ; gain = 117.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 348.422 ; gain = 117.477
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [T:/New New New/project_4/project_4.srcs/constrs_1/new/Pins.xdc]
Finished Parsing XDC File [T:/New New New/project_4/project_4.srcs/constrs_1/new/Pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [T:/New New New/project_4/project_4.srcs/constrs_1/new/Pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 647.883 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 647.883 ; gain = 416.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 647.883 ; gain = 416.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 647.883 ; gain = 416.938
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'FSM'
WARNING: [Synth 8-6014] Unused sequential element cs_reg was removed.  [T:/New New New/project_4/project_4.srcs/sources_1/new/FSM.v:37]
WARNING: [Synth 8-6014] Unused sequential element ns_reg was removed.  [T:/New New New/project_4/project_4.srcs/sources_1/new/FSM.v:45]
INFO: [Synth 8-5544] ROM "shp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ldp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ld" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element cs_reg was removed.  [T:/New New New/project_4/project_4.srcs/sources_1/new/FSM.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'ns_reg' [T:/New New New/project_4/project_4.srcs/sources_1/new/FSM.v:45]
WARNING: [Synth 8-6014] Unused sequential element cs_reg was removed.  [T:/New New New/project_4/project_4.srcs/sources_1/new/FSM.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'ns_reg' [T:/New New New/project_4/project_4.srcs/sources_1/new/FSM.v:45]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                    0000000000001 |                             0000
                      s1 |                    0000000000010 |                             0001
                      s2 |                    0000000000100 |                             0010
                      s3 |                    0000000001000 |                             0011
                      s4 |                    0000000010000 |                             0100
                      s5 |                    0000000100000 |                             0101
                      s6 |                    0000001000000 |                             0110
                      s7 |                    0000010000000 |                             0111
                      s8 |                    0000100000000 |                             1000
                      s9 |                    0001000000000 |                             1001
                     s10 |                    0010000000000 |                             1010
                     s11 |                    0100000000000 |                             1011
                     s12 |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'FSM'
WARNING: [Synth 8-6014] Unused sequential element ns_reg was removed.  [T:/New New New/project_4/project_4.srcs/sources_1/new/FSM.v:45]
WARNING: [Synth 8-6014] Unused sequential element cs_reg was removed.  [T:/New New New/project_4/project_4.srcs/sources_1/new/FSM.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [T:/New New New/project_4/project_4.srcs/sources_1/new/FSM.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 647.883 ; gain = 416.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MB 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MA 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module MUXB 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ADDER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module PROD 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module FSM 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (g2/FSM_onehot_ns_reg[12]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (g2/FSM_onehot_ns_reg[11]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (g2/FSM_onehot_ns_reg[10]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (g2/FSM_onehot_ns_reg[9]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (g2/FSM_onehot_ns_reg[8]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (g2/FSM_onehot_ns_reg[7]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (g2/FSM_onehot_ns_reg[6]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (g2/FSM_onehot_ns_reg[5]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (g2/FSM_onehot_ns_reg[4]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (g2/FSM_onehot_ns_reg[3]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (g2/FSM_onehot_ns_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (g2/FSM_onehot_ns_reg[1]) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 647.883 ; gain = 416.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 647.883 ; gain = 416.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 647.883 ; gain = 416.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 647.883 ; gain = 416.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 647.883 ; gain = 416.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 647.883 ; gain = 416.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 647.883 ; gain = 416.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 647.883 ; gain = 416.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 647.883 ; gain = 416.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 647.883 ; gain = 416.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     4|
|3     |LUT3 |     5|
|4     |LUT4 |     4|
|5     |LUT5 |     2|
|6     |LUT6 |     4|
|7     |FDCE |    28|
|8     |FDPE |     1|
|9     |LD   |     1|
|10    |IBUF |    10|
|11    |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    68|
|2     |  g1     |MULT   |    30|
|3     |    g1   |MB     |    11|
|4     |    g2   |MA     |     8|
|5     |    g5   |PROD   |    11|
|6     |  g2     |FSM    |    19|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 647.883 ; gain = 416.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 647.883 ; gain = 117.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 647.883 ; gain = 416.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

35 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 647.883 ; gain = 424.703
INFO: [Common 17-1381] The checkpoint 'T:/New New New/project_4/project_4.runs/synth_1/TOP.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 647.883 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 16:13:46 2019...
