Analysis & Synthesis report for DE10_Standard_i2sound
Fri Apr 29 18:19:27 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Port Connectivity Checks: "i2c:u2"
 12. Port Connectivity Checks: "keytr:u3"
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Apr 29 18:19:27 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE10_Standard_i2sound                       ;
; Top-level Entity Name           ; DE10_Standard_i2sound                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 64                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                   ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+
; Option                                                                          ; Setting               ; Default Value         ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+
; Device                                                                          ; 5CSXFC6D6F31C6        ;                       ;
; Top-level entity name                                                           ; DE10_Standard_i2sound ; DE10_Standard_i2sound ;
; Family name                                                                     ; Cyclone V             ; Cyclone V             ;
; Verilog Show LMF Mapping Messages                                               ; Off                   ;                       ;
; Verilog Version                                                                 ; SystemVerilog_2005    ; Verilog_2001          ;
; Use smart compilation                                                           ; Off                   ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                    ; On                    ;
; Enable compact report table                                                     ; Off                   ; Off                   ;
; Restructure Multiplexers                                                        ; Auto                  ; Auto                  ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                   ; Off                   ;
; Create Debugging Nodes for IP Cores                                             ; Off                   ; Off                   ;
; Preserve fewer node names                                                       ; On                    ; On                    ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                ; Enable                ;
; VHDL Version                                                                    ; VHDL_1993             ; VHDL_1993             ;
; State Machine Processing                                                        ; Auto                  ; Auto                  ;
; Safe State Machine                                                              ; Off                   ; Off                   ;
; Extract Verilog State Machines                                                  ; On                    ; On                    ;
; Extract VHDL State Machines                                                     ; On                    ; On                    ;
; Ignore Verilog initial constructs                                               ; Off                   ; Off                   ;
; Iteration limit for constant Verilog loops                                      ; 5000                  ; 5000                  ;
; Iteration limit for non-constant Verilog loops                                  ; 250                   ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                    ; On                    ;
; Infer RAMs from Raw Logic                                                       ; On                    ; On                    ;
; Parallel Synthesis                                                              ; On                    ; On                    ;
; DSP Block Balancing                                                             ; Auto                  ; Auto                  ;
; NOT Gate Push-Back                                                              ; On                    ; On                    ;
; Power-Up Don't Care                                                             ; On                    ; On                    ;
; Remove Redundant Logic Cells                                                    ; Off                   ; Off                   ;
; Remove Duplicate Registers                                                      ; On                    ; On                    ;
; Ignore CARRY Buffers                                                            ; Off                   ; Off                   ;
; Ignore CASCADE Buffers                                                          ; Off                   ; Off                   ;
; Ignore GLOBAL Buffers                                                           ; Off                   ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                   ; Off                   ;
; Ignore LCELL Buffers                                                            ; Off                   ; Off                   ;
; Ignore SOFT Buffers                                                             ; On                    ; On                    ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                   ; Off                   ;
; Optimization Technique                                                          ; Balanced              ; Balanced              ;
; Carry Chain Length                                                              ; 70                    ; 70                    ;
; Auto Carry Chains                                                               ; On                    ; On                    ;
; Auto Open-Drain Pins                                                            ; On                    ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                   ; Off                   ;
; Auto ROM Replacement                                                            ; On                    ; On                    ;
; Auto RAM Replacement                                                            ; On                    ; On                    ;
; Auto DSP Block Replacement                                                      ; On                    ; On                    ;
; Auto Shift Register Replacement                                                 ; Auto                  ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                  ; Auto                  ;
; Auto Clock Enable Replacement                                                   ; On                    ; On                    ;
; Strict RAM Replacement                                                          ; Off                   ; Off                   ;
; Allow Synchronous Control Signals                                               ; On                    ; On                    ;
; Force Use of Synchronous Clear Signals                                          ; Off                   ; Off                   ;
; Auto Resource Sharing                                                           ; Off                   ; Off                   ;
; Allow Any RAM Size For Recognition                                              ; Off                   ; Off                   ;
; Allow Any ROM Size For Recognition                                              ; Off                   ; Off                   ;
; Allow Any Shift Register Size For Recognition                                   ; Off                   ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                             ; On                    ; On                    ;
; Ignore translate_off and synthesis_off directives                               ; Off                   ; Off                   ;
; Timing-Driven Synthesis                                                         ; On                    ; On                    ;
; Report Parameter Settings                                                       ; On                    ; On                    ;
; Report Source Assignments                                                       ; On                    ; On                    ;
; Report Connectivity Checks                                                      ; On                    ; On                    ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                   ; Off                   ;
; Synchronization Register Chain Length                                           ; 3                     ; 3                     ;
; Power Optimization During Synthesis                                             ; Normal compilation    ; Normal compilation    ;
; HDL message level                                                               ; Level2                ; Level2                ;
; Suppress Register Optimization Related Messages                                 ; Off                   ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                  ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                  ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                   ; 100                   ;
; Clock MUX Protection                                                            ; On                    ; On                    ;
; Auto Gated Clock Conversion                                                     ; Off                   ; Off                   ;
; Block Design Naming                                                             ; Auto                  ; Auto                  ;
; SDC constraint protection                                                       ; Off                   ; Off                   ;
; Synthesis Effort                                                                ; Auto                  ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                    ; On                    ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                   ; Off                   ;
; Analysis & Synthesis Message Level                                              ; Medium                ; Medium                ;
; Disable Register Merging Across Hierarchies                                     ; Auto                  ; Auto                  ;
; Resource Aware Inference For Block RAM                                          ; On                    ; On                    ;
; Automatic Parallel Synthesis                                                    ; On                    ; On                    ;
; Partial Reconfiguration Bitstream ID                                            ; Off                   ; Off                   ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                                                                                    ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; v/keytr.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/keytr.v               ;         ;
; v/i2c.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/i2c.v                 ;         ;
; v/HEX.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/HEX.v                 ;         ;
; v/clock_500.v                    ; yes             ; User Verilog HDL File  ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/clock_500.v           ;         ;
; DE10_Standard_i2sound.v          ; yes             ; User Verilog HDL File  ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 0                  ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 0                  ;
;     -- 7 input functions                    ; 0                  ;
;     -- 6 input functions                    ; 0                  ;
;     -- 5 input functions                    ; 0                  ;
;     -- 4 input functions                    ; 0                  ;
;     -- <=3 input functions                  ; 0                  ;
;                                             ;                    ;
; Dedicated logic registers                   ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 64                 ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; AUD_ADCLRCK~output ;
; Maximum fan-out                             ; 1                  ;
; Total fan-out                               ; 69                 ;
; Average fan-out                             ; 0.52               ;
+---------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                 ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------+-----------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name    ; Entity Name           ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------+-----------------------+--------------+
; |DE10_Standard_i2sound     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 64   ; 0            ; |DE10_Standard_i2sound ; DE10_Standard_i2sound ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; CLOCK_500:u1|COUNTER_500[0..10]        ; Stuck at GND due to stuck port clock   ;
; CLOCK_500:u1|DATA_A[8,13..15]          ; Stuck at GND due to stuck port data_in ;
; keytr:u3|delay[1,2]                    ; Stuck at GND due to stuck port clock   ;
; keytr:u3|D1                            ; Stuck at GND due to stuck port clock   ;
; keytr:u3|D2                            ; Stuck at GND due to stuck port clock   ;
; keytr:u3|flag_temp[0]                  ; Stuck at GND due to stuck port clock   ;
; keytr:u3|flag                          ; Stuck at VCC due to stuck port clock   ;
; keytr:u3|flag_temp[1..3]               ; Lost fanout                            ;
; keytr:u3|delay[0,3..15]                ; Stuck at GND due to stuck port clock   ;
; i2c:u2|SD[0]                           ; Stuck at GND due to stuck port clock   ;
; CLOCK_500:u1|DATA_A[0]                 ; Lost fanout                            ;
; i2c:u2|SD_COUNTER[0..5]                ; Stuck at GND due to stuck port clock   ;
; i2c:u2|SCLK                            ; Stuck at GND due to stuck port clock   ;
; i2c:u2|SDO                             ; Stuck at GND due to stuck port clock   ;
; i2c:u2|END                             ; Stuck at GND due to stuck port clock   ;
; i2c:u2|SD[12..23]                      ; Stuck at GND due to stuck port clock   ;
; CLOCK_500:u1|DATA_A[12]                ; Lost fanout                            ;
; i2c:u2|SD[11]                          ; Stuck at GND due to stuck port clock   ;
; CLOCK_500:u1|DATA_A[11]                ; Lost fanout                            ;
; i2c:u2|SD[10]                          ; Stuck at GND due to stuck port clock   ;
; CLOCK_500:u1|DATA_A[10]                ; Lost fanout                            ;
; i2c:u2|SD[9]                           ; Stuck at GND due to stuck port clock   ;
; CLOCK_500:u1|DATA_A[9]                 ; Lost fanout                            ;
; i2c:u2|SD[7,8]                         ; Stuck at GND due to stuck port clock   ;
; CLOCK_500:u1|DATA_A[7]                 ; Lost fanout                            ;
; i2c:u2|SD[6]                           ; Stuck at GND due to stuck port clock   ;
; CLOCK_500:u1|DATA_A[6]                 ; Lost fanout                            ;
; i2c:u2|SD[5]                           ; Stuck at GND due to stuck port clock   ;
; CLOCK_500:u1|DATA_A[5]                 ; Lost fanout                            ;
; i2c:u2|SD[4]                           ; Stuck at GND due to stuck port clock   ;
; CLOCK_500:u1|DATA_A[4]                 ; Lost fanout                            ;
; i2c:u2|SD[3]                           ; Stuck at GND due to stuck port clock   ;
; CLOCK_500:u1|DATA_A[3]                 ; Lost fanout                            ;
; i2c:u2|SD[2]                           ; Stuck at GND due to stuck port clock   ;
; CLOCK_500:u1|DATA_A[2]                 ; Lost fanout                            ;
; i2c:u2|SD[1]                           ; Stuck at GND due to stuck port clock   ;
; CLOCK_500:u1|DATA_A[1]                 ; Lost fanout                            ;
; CLOCK_500:u1|address[0..5]             ; Stuck at GND due to stuck port clock   ;
; CLOCK_500:u1|vol[0..4]                 ; Stuck at VCC due to stuck port clock   ;
; Total Number of Removed Registers = 94 ;                                        ;
+----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                        ;
+------------------------------+-------------------------+-------------------------------------------------------------------------------------------+
; Register name                ; Reason for Removal      ; Registers Removed due to This Register                                                    ;
+------------------------------+-------------------------+-------------------------------------------------------------------------------------------+
; CLOCK_500:u1|COUNTER_500[9]  ; Stuck at GND            ; keytr:u3|delay[2], keytr:u3|delay[1], keytr:u3|D1, keytr:u3|D2, keytr:u3|flag_temp[0],    ;
;                              ; due to stuck port clock ; keytr:u3|flag, keytr:u3|flag_temp[1], keytr:u3|flag_temp[2], keytr:u3|flag_temp[3],       ;
;                              ;                         ; keytr:u3|delay[0], keytr:u3|delay[3], keytr:u3|delay[4], keytr:u3|delay[5],               ;
;                              ;                         ; keytr:u3|delay[6], keytr:u3|delay[7], keytr:u3|delay[8], keytr:u3|delay[9],               ;
;                              ;                         ; keytr:u3|delay[10], keytr:u3|delay[11], keytr:u3|delay[12], keytr:u3|delay[13],           ;
;                              ;                         ; keytr:u3|delay[14], keytr:u3|delay[15], i2c:u2|SD[0], CLOCK_500:u1|DATA_A[0],             ;
;                              ;                         ; i2c:u2|SCLK, i2c:u2|SDO, i2c:u2|END, i2c:u2|SD[23], i2c:u2|SD[22], i2c:u2|SD[21],         ;
;                              ;                         ; i2c:u2|SD[20], i2c:u2|SD[19], i2c:u2|SD[18], i2c:u2|SD[17], i2c:u2|SD[16], i2c:u2|SD[15], ;
;                              ;                         ; i2c:u2|SD[14], i2c:u2|SD[13], i2c:u2|SD[12], i2c:u2|SD[11], i2c:u2|SD[10], i2c:u2|SD[9],  ;
;                              ;                         ; i2c:u2|SD[8], i2c:u2|SD[7], i2c:u2|SD[6], i2c:u2|SD[5], i2c:u2|SD[4], i2c:u2|SD[2],       ;
;                              ;                         ; i2c:u2|SD[1], CLOCK_500:u1|address[5], CLOCK_500:u1|address[4],                           ;
;                              ;                         ; CLOCK_500:u1|address[3], CLOCK_500:u1|address[2], CLOCK_500:u1|address[1],                ;
;                              ;                         ; CLOCK_500:u1|address[0], CLOCK_500:u1|vol[4], CLOCK_500:u1|vol[3], CLOCK_500:u1|vol[2],   ;
;                              ;                         ; CLOCK_500:u1|vol[1], CLOCK_500:u1|vol[0]                                                  ;
; CLOCK_500:u1|COUNTER_500[10] ; Stuck at GND            ; i2c:u2|SD_COUNTER[5], i2c:u2|SD_COUNTER[4], i2c:u2|SD_COUNTER[3], i2c:u2|SD_COUNTER[2],   ;
;                              ; due to stuck port clock ; i2c:u2|SD_COUNTER[1], i2c:u2|SD_COUNTER[0], CLOCK_500:u1|DATA_A[12],                      ;
;                              ;                         ; CLOCK_500:u1|DATA_A[11], CLOCK_500:u1|DATA_A[10], CLOCK_500:u1|DATA_A[9],                 ;
;                              ;                         ; CLOCK_500:u1|DATA_A[7], CLOCK_500:u1|DATA_A[6], CLOCK_500:u1|DATA_A[5],                   ;
;                              ;                         ; CLOCK_500:u1|DATA_A[4], CLOCK_500:u1|DATA_A[3], CLOCK_500:u1|DATA_A[2],                   ;
;                              ;                         ; CLOCK_500:u1|DATA_A[1]                                                                    ;
; CLOCK_500:u1|COUNTER_500[1]  ; Stuck at GND            ; i2c:u2|SD[3]                                                                              ;
;                              ; due to stuck port clock ;                                                                                           ;
+------------------------------+-------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c:u2"                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; RESET      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ACK        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keytr:u3"                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ON      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; counter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 2                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 2                           ;
; boundary_port         ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Apr 29 18:19:12 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_i2sound_modulationTest -c DE10_Standard_i2sound
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file filters/iir5.vhd
    Info (12022): Found design unit 1: iir5-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd Line: 78
    Info (12023): Found entity 1: iir5 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd Line: 64
Info (12021): Found 6 design units, including 1 entities, in source file filters/iir5_tb.vhd
    Info (12022): Found design unit 1: iir5_tb_pkg File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd Line: 26
    Info (12022): Found design unit 2: iir5_tb_pkg-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd Line: 60
    Info (12022): Found design unit 3: iir5_tb_data File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd Line: 253
    Info (12022): Found design unit 4: iir5_tb_data-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd Line: 260
    Info (12022): Found design unit 5: iir5_tb-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd Line: 8314
    Info (12023): Found entity 1: iir5_tb File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd Line: 8309
Info (12021): Found 2 design units, including 1 entities, in source file filters/iir4.vhd
    Info (12022): Found design unit 1: iir4-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4.vhd Line: 61
    Info (12023): Found entity 1: iir4 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4.vhd Line: 47
Info (12021): Found 6 design units, including 1 entities, in source file filters/iir4_tb.vhd
    Info (12022): Found design unit 1: iir4_tb_pkg File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd Line: 25
    Info (12022): Found design unit 2: iir4_tb_pkg-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd Line: 58
    Info (12022): Found design unit 3: iir4_tb_data File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd Line: 251
    Info (12022): Found design unit 4: iir4_tb_data-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd Line: 258
    Info (12022): Found design unit 5: iir4_tb-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd Line: 8312
    Info (12023): Found entity 1: iir4_tb File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd Line: 8307
Info (12021): Found 6 design units, including 1 entities, in source file filters/iirlowpass_tb.vhd
    Info (12022): Found design unit 1: iirlowpass_tb_pkg File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd Line: 25
    Info (12022): Found design unit 2: iirlowpass_tb_pkg-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd Line: 59
    Info (12022): Found design unit 3: iirlowpass_tb_data File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd Line: 252
    Info (12022): Found design unit 4: iirlowpass_tb_data-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd Line: 259
    Info (12022): Found design unit 5: iirlowpass_tb-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd Line: 5609
    Info (12023): Found entity 1: iirlowpass_tb File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd Line: 5604
Info (12021): Found 2 design units, including 1 entities, in source file filters/iirlowpass.vhd
    Info (12022): Found design unit 1: iirlowpass-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass.vhd Line: 74
    Info (12023): Found entity 1: iirlowpass File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass.vhd Line: 60
Info (12021): Found 6 design units, including 1 entities, in source file filters/firfilter_tb.vhd
    Info (12022): Found design unit 1: firfilter_tb_pkg File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd Line: 39
    Info (12022): Found design unit 2: firfilter_tb_pkg-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd Line: 73
    Info (12022): Found design unit 3: firfilter_tb_data File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd Line: 266
    Info (12022): Found design unit 4: firfilter_tb_data-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd Line: 273
    Info (12022): Found design unit 5: firfilter_tb-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd Line: 6797
    Info (12023): Found entity 1: firfilter_tb File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd Line: 6792
Info (12021): Found 2 design units, including 1 entities, in source file filters/firfilter.vhd
    Info (12022): Found design unit 1: firfilter-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter.vhd Line: 59
    Info (12023): Found entity 1: firfilter File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file filters/lowpass1.vhd
    Info (12022): Found design unit 1: lowpass1-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1.vhd Line: 65
    Info (12023): Found entity 1: lowpass1 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1.vhd Line: 51
Info (12021): Found 6 design units, including 1 entities, in source file filters/bandstop2_tb.vhd
    Info (12022): Found design unit 1: bandstop2_tb_pkg File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd Line: 25
    Info (12022): Found design unit 2: bandstop2_tb_pkg-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd Line: 59
    Info (12022): Found design unit 3: bandstop2_tb_data File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd Line: 252
    Info (12022): Found design unit 4: bandstop2_tb_data-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd Line: 259
    Info (12022): Found design unit 5: bandstop2_tb-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd Line: 5833
    Info (12023): Found entity 1: bandstop2_tb File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd Line: 5828
Info (12021): Found 2 design units, including 1 entities, in source file filters/bandstop2.vhd
    Info (12022): Found design unit 1: bandstop2-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2.vhd Line: 75
    Info (12023): Found entity 1: bandstop2 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2.vhd Line: 61
Info (12021): Found 6 design units, including 1 entities, in source file filters/lowpass2_tb.vhd
    Info (12022): Found design unit 1: lowpass2_tb_pkg File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd Line: 25
    Info (12022): Found design unit 2: lowpass2_tb_pkg-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd Line: 59
    Info (12022): Found design unit 3: lowpass2_tb_data File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd Line: 252
    Info (12022): Found design unit 4: lowpass2_tb_data-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd Line: 259
    Info (12022): Found design unit 5: lowpass2_tb-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd Line: 4785
    Info (12023): Found entity 1: lowpass2_tb File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd Line: 4780
Info (12021): Found 2 design units, including 1 entities, in source file filters/lowpass2.vhd
    Info (12022): Found design unit 1: lowpass2-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2.vhd Line: 75
    Info (12023): Found entity 1: lowpass2 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2.vhd Line: 61
Info (12021): Found 6 design units, including 1 entities, in source file filters/lowpass1_tb.vhd
    Info (12022): Found design unit 1: lowpass1_tb_pkg File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd Line: 45
    Info (12022): Found design unit 2: lowpass1_tb_pkg-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd Line: 79
    Info (12022): Found design unit 3: lowpass1_tb_data File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd Line: 272
    Info (12022): Found design unit 4: lowpass1_tb_data-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd Line: 279
    Info (12022): Found design unit 5: lowpass1_tb-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd Line: 4605
    Info (12023): Found entity 1: lowpass1_tb File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd Line: 4600
Info (12021): Found 6 design units, including 1 entities, in source file filters/bandstop_tb.vhd
    Info (12022): Found design unit 1: bandstop_tb_pkg File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd Line: 25
    Info (12022): Found design unit 2: bandstop_tb_pkg-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd Line: 59
    Info (12022): Found design unit 3: bandstop_tb_data File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd Line: 252
    Info (12022): Found design unit 4: bandstop_tb_data-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd Line: 259
    Info (12022): Found design unit 5: bandstop_tb-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd Line: 6553
    Info (12023): Found entity 1: bandstop_tb File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd Line: 6548
Info (12021): Found 2 design units, including 1 entities, in source file filters/bandstop.vhd
    Info (12022): Found design unit 1: bandstop-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop.vhd Line: 75
    Info (12023): Found entity 1: bandstop File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop.vhd Line: 61
Info (12021): Found 6 design units, including 1 entities, in source file filters/bandpass_tb.vhd
    Info (12022): Found design unit 1: bandpass_tb_pkg File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd Line: 25
    Info (12022): Found design unit 2: bandpass_tb_pkg-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd Line: 59
    Info (12022): Found design unit 3: bandpass_tb_data File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd Line: 252
    Info (12022): Found design unit 4: bandpass_tb_data-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd Line: 259
    Info (12022): Found design unit 5: bandpass_tb-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd Line: 6553
    Info (12023): Found entity 1: bandpass_tb File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd Line: 6548
Info (12021): Found 2 design units, including 1 entities, in source file filters/bandpass.vhd
    Info (12022): Found design unit 1: bandpass-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass.vhd Line: 75
    Info (12023): Found entity 1: bandpass File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass.vhd Line: 61
Info (12021): Found 6 design units, including 1 entities, in source file filters/arbit_tb.vhd
    Info (12022): Found design unit 1: arbit_tb_pkg File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd Line: 45
    Info (12022): Found design unit 2: arbit_tb_pkg-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd Line: 79
    Info (12022): Found design unit 3: arbit_tb_data File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd Line: 272
    Info (12022): Found design unit 4: arbit_tb_data-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd Line: 279
    Info (12022): Found design unit 5: arbit_tb-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd Line: 4677
    Info (12023): Found entity 1: arbit_tb File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd Line: 4672
Info (12021): Found 2 design units, including 1 entities, in source file filters/arbit.vhd
    Info (12022): Found design unit 1: arbit-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit.vhd Line: 65
    Info (12023): Found entity 1: arbit File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit.vhd Line: 51
Info (12021): Found 6 design units, including 1 entities, in source file filters/nyquist_tb.vhd
    Info (12022): Found design unit 1: nyquist_tb_pkg File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd Line: 43
    Info (12022): Found design unit 2: nyquist_tb_pkg-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd Line: 77
    Info (12022): Found design unit 3: nyquist_tb_data File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd Line: 270
    Info (12022): Found design unit 4: nyquist_tb_data-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd Line: 277
    Info (12022): Found design unit 5: nyquist_tb-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd Line: 6801
    Info (12023): Found entity 1: nyquist_tb File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd Line: 6796
Info (12021): Found 2 design units, including 1 entities, in source file filters/nyquist.vhd
    Info (12022): Found design unit 1: nyquist-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist.vhd Line: 63
    Info (12023): Found entity 1: nyquist File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist.vhd Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file filters/highpass_fir.v
    Info (12023): Found entity 1: highpass_FIR File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/highpass_FIR.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file filters/highpass_24_ver.v
    Info (12023): Found entity 1: highpass_24_ver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/highpass_24_ver.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file filters/highpass_24_ver_tb.v
    Info (12023): Found entity 1: highpass_24_ver_tb File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/highpass_24_ver_tb.v Line: 37
Info (12021): Found 6 design units, including 1 entities, in source file filters/lowpass_new_tb.vhd
    Info (12022): Found design unit 1: lowpass_new_tb_pkg File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd Line: 40
    Info (12022): Found design unit 2: lowpass_new_tb_pkg-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd Line: 74
    Info (12022): Found design unit 3: lowpass_new_tb_data File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd Line: 267
    Info (12022): Found design unit 4: lowpass_new_tb_data-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd Line: 274
    Info (12022): Found design unit 5: lowpass_new_tb-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd Line: 7162
    Info (12023): Found entity 1: lowpass_new_tb File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd Line: 7157
Info (12021): Found 2 design units, including 1 entities, in source file filters/lowpass_new.vhd
    Info (12022): Found design unit 1: lowpass_new-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new.vhd Line: 60
    Info (12023): Found entity 1: lowpass_new File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new.vhd Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file v/keytr.v
    Info (12023): Found entity 1: keytr File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/keytr.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c.v
    Info (12023): Found entity 1: i2c File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/i2c.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/hex.v
    Info (12023): Found entity 1: HEX File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/HEX.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file v/clock_500.v
    Info (12023): Found entity 1: CLOCK_500 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/clock_500.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_i2sound.v
    Info (12023): Found entity 1: DE10_Standard_i2sound File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file filterprogrammable.vhd
    Info (12022): Found design unit 1: FilterProgrammable-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable.vhd Line: 60
    Info (12023): Found entity 1: FilterProgrammable File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable.vhd Line: 42
Info (12021): Found 6 design units, including 1 entities, in source file filterprogrammable_tb.vhd
    Info (12022): Found design unit 1: FilterProgrammable_tb_pkg File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd Line: 36
    Info (12022): Found design unit 2: FilterProgrammable_tb_pkg-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd Line: 100
    Info (12022): Found design unit 3: FilterProgrammable_tb_data File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd Line: 421
    Info (12022): Found design unit 4: FilterProgrammable_tb_data-body File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd Line: 432
    Info (12022): Found design unit 5: FilterProgrammable_tb-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd Line: 3012
    Info (12023): Found entity 1: FilterProgrammable_tb File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd Line: 3007
Info (12021): Found 2 design units, including 1 entities, in source file filters/lowpass_800.vhd
    Info (12022): Found design unit 1: lowpass_800-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_800.vhd Line: 79
    Info (12023): Found entity 1: lowpass_800 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_800.vhd Line: 65
Warning (10236): Verilog HDL Implicit Net warning at DE10_Standard_i2sound.v(62): created implicit net for "LEDR" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 62
Warning (10236): Verilog HDL Implicit Net warning at DE10_Standard_i2sound.v(77): created implicit net for "CLOCK_50" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 77
Info (12127): Elaborating entity "DE10_Standard_i2sound" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE10_Standard_i2sound.v(62): object "LEDR" assigned a value but never read File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 62
Warning (10230): Verilog HDL assignment warning at DE10_Standard_i2sound.v(62): truncated value with size 10 to match size of target (1) File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 62
Warning (10034): Output port "HEX2" at DE10_Standard_i2sound.v(26) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 26
Warning (10034): Output port "HEX3" at DE10_Standard_i2sound.v(27) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 27
Warning (10034): Output port "HEX4" at DE10_Standard_i2sound.v(28) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 28
Warning (10034): Output port "HEX5" at DE10_Standard_i2sound.v(29) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 29
Info (12128): Elaborating entity "keytr" for hierarchy "keytr:u3" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 73
Warning (10230): Verilog HDL assignment warning at keytr.v(135): truncated value with size 32 to match size of target (16) File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/keytr.v Line: 135
Warning (10034): Output port "counter" at keytr.v(66) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/keytr.v Line: 66
Warning (10034): Output port "ON" at keytr.v(64) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/keytr.v Line: 64
Info (12128): Elaborating entity "CLOCK_500" for hierarchy "CLOCK_500:u1" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 88
Warning (10230): Verilog HDL assignment warning at clock_500.v(84): truncated value with size 32 to match size of target (1) File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/clock_500.v Line: 84
Warning (10230): Verilog HDL assignment warning at clock_500.v(91): truncated value with size 32 to match size of target (11) File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/clock_500.v Line: 91
Warning (10230): Verilog HDL assignment warning at clock_500.v(103): truncated value with size 32 to match size of target (6) File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/clock_500.v Line: 103
Warning (10230): Verilog HDL assignment warning at clock_500.v(117): truncated value with size 32 to match size of target (5) File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/clock_500.v Line: 117
Warning (10230): Verilog HDL assignment warning at clock_500.v(122): truncated value with size 32 to match size of target (4) File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/clock_500.v Line: 122
Warning (10230): Verilog HDL assignment warning at clock_500.v(123): truncated value with size 32 to match size of target (7) File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/clock_500.v Line: 123
Info (12128): Elaborating entity "i2c" for hierarchy "i2c:u2" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 102
Warning (10230): Verilog HDL assignment warning at i2c.v(86): truncated value with size 32 to match size of target (1) File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/i2c.v Line: 86
Warning (10230): Verilog HDL assignment warning at i2c.v(85): truncated value with size 32 to match size of target (1) File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/i2c.v Line: 85
Warning (10230): Verilog HDL assignment warning at i2c.v(110): truncated value with size 32 to match size of target (6) File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/i2c.v Line: 110
Warning (10230): Verilog HDL assignment warning at i2c.v(144): truncated value with size 32 to match size of target (1) File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/i2c.v Line: 144
Info (12128): Elaborating entity "HEX" for hierarchy "HEX:u4" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 128
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 33
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 34
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 36
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 24
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 24
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 24
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 24
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 24
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 24
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 24
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 25
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 25
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 25
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 25
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 25
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 25
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 25
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 26
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 26
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 26
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 26
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 26
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 26
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 26
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 27
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 27
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 27
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 27
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 27
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 27
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 27
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 28
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 28
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 28
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 28
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 28
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 28
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 29
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 29
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 29
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 29
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 37
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 40
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 15
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v Line: 18
Info (21057): Implemented 64 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 45 output pins
    Info (21060): Implemented 4 bidirectional pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings
    Info: Peak virtual memory: 4915 megabytes
    Info: Processing ended: Fri Apr 29 18:19:27 2022
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:29


