comp:
	vcs -full64 -debug_access+all -sverilog -timescale=1ns/1ps div.v -top div

