* Z:\mnt\design.r\spice\examples\3706.asc
R1 N014 0 100K
C1 N012 0 .0025µ
C2 OUT 0 330µ
R2 N010 N011 110K
R3 N011 0 24.9K
XU1 N004 N007 N009 N014 0 N011 N013 N012 N010 OUT 0 0 N015 0 0 N008 0 N005 N005 N001 NC_01 N006 0 N005 LTC3706
R4 N015 0 100K
C3 N013 0 330p Rser=24K
L1 IN N002 490µ Rpar=10K
L2 N001 N003 40µ Rpar=2K
M§Q1 N002 N006 N008 N008 Si4484EY
R5 N008 0 20m
V1 IN 0 36
M§Q2 N003 N007 0 0 Si4490DY
M§Q3 N001 N004 0 0 Si4490DY
R6 N005 N009 20K
V2 N005 0 7.5
L3 N001 OUT 1.5µ Rpar=2K
Rload OUT 0 1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
K1 L1 L2 1
.lib LTC3706.sub
.backanno
.end
