
ATmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000005e  00800200  00001868  000018fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001868  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000020  0080025e  0080025e  0000195a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000195a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002e0  00000000  00000000  000019b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002132  00000000  00000000  00001c96  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001127  00000000  00000000  00003dc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000017a3  00000000  00000000  00004eef  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005c8  00000000  00000000  00006694  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000832  00000000  00000000  00006c5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000dfc  00000000  00000000  0000748e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000200  00000000  00000000  0000828a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	ad c1       	rjmp	.+858    	; 0x368 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	50 c3       	rjmp	.+1696   	; 0x722 <__vector_32>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	45 c5       	rjmp	.+2698   	; 0xb28 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	ac c4       	rjmp	.+2392   	; 0xa02 <__vector_42>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	af 05       	cpc	r26, r15
      e6:	01 06       	cpc	r0, r17
      e8:	01 06       	cpc	r0, r17
      ea:	01 06       	cpc	r0, r17
      ec:	01 06       	cpc	r0, r17
      ee:	01 06       	cpc	r0, r17
      f0:	01 06       	cpc	r0, r17
      f2:	01 06       	cpc	r0, r17
      f4:	af 05       	cpc	r26, r15
      f6:	01 06       	cpc	r0, r17
      f8:	01 06       	cpc	r0, r17
      fa:	01 06       	cpc	r0, r17
      fc:	01 06       	cpc	r0, r17
      fe:	01 06       	cpc	r0, r17
     100:	01 06       	cpc	r0, r17
     102:	01 06       	cpc	r0, r17
     104:	b1 05       	cpc	r27, r1
     106:	01 06       	cpc	r0, r17
     108:	01 06       	cpc	r0, r17
     10a:	01 06       	cpc	r0, r17
     10c:	01 06       	cpc	r0, r17
     10e:	01 06       	cpc	r0, r17
     110:	01 06       	cpc	r0, r17
     112:	01 06       	cpc	r0, r17
     114:	01 06       	cpc	r0, r17
     116:	01 06       	cpc	r0, r17
     118:	01 06       	cpc	r0, r17
     11a:	01 06       	cpc	r0, r17
     11c:	01 06       	cpc	r0, r17
     11e:	01 06       	cpc	r0, r17
     120:	01 06       	cpc	r0, r17
     122:	01 06       	cpc	r0, r17
     124:	b1 05       	cpc	r27, r1
     126:	01 06       	cpc	r0, r17
     128:	01 06       	cpc	r0, r17
     12a:	01 06       	cpc	r0, r17
     12c:	01 06       	cpc	r0, r17
     12e:	01 06       	cpc	r0, r17
     130:	01 06       	cpc	r0, r17
     132:	01 06       	cpc	r0, r17
     134:	01 06       	cpc	r0, r17
     136:	01 06       	cpc	r0, r17
     138:	01 06       	cpc	r0, r17
     13a:	01 06       	cpc	r0, r17
     13c:	01 06       	cpc	r0, r17
     13e:	01 06       	cpc	r0, r17
     140:	01 06       	cpc	r0, r17
     142:	01 06       	cpc	r0, r17
     144:	fd 05       	cpc	r31, r13
     146:	01 06       	cpc	r0, r17
     148:	01 06       	cpc	r0, r17
     14a:	01 06       	cpc	r0, r17
     14c:	01 06       	cpc	r0, r17
     14e:	01 06       	cpc	r0, r17
     150:	01 06       	cpc	r0, r17
     152:	01 06       	cpc	r0, r17
     154:	da 05       	cpc	r29, r10
     156:	01 06       	cpc	r0, r17
     158:	01 06       	cpc	r0, r17
     15a:	01 06       	cpc	r0, r17
     15c:	01 06       	cpc	r0, r17
     15e:	01 06       	cpc	r0, r17
     160:	01 06       	cpc	r0, r17
     162:	01 06       	cpc	r0, r17
     164:	01 06       	cpc	r0, r17
     166:	01 06       	cpc	r0, r17
     168:	01 06       	cpc	r0, r17
     16a:	01 06       	cpc	r0, r17
     16c:	01 06       	cpc	r0, r17
     16e:	01 06       	cpc	r0, r17
     170:	01 06       	cpc	r0, r17
     172:	01 06       	cpc	r0, r17
     174:	ce 05       	cpc	r28, r14
     176:	01 06       	cpc	r0, r17
     178:	01 06       	cpc	r0, r17
     17a:	01 06       	cpc	r0, r17
     17c:	01 06       	cpc	r0, r17
     17e:	01 06       	cpc	r0, r17
     180:	01 06       	cpc	r0, r17
     182:	01 06       	cpc	r0, r17
     184:	ec 05       	cpc	r30, r12

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 e6       	ldi	r30, 0x68	; 104
     19e:	f8 e1       	ldi	r31, 0x18	; 24
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ae 35       	cpi	r26, 0x5E	; 94
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ae e5       	ldi	r26, 0x5E	; 94
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ae 37       	cpi	r26, 0x7E	; 126
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	b9 d1       	rcall	.+882    	; 0x534 <main>
     1c2:	0c 94 32 0c 	jmp	0x1864	; 0x1864 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
enum interrupt_flags interrupt_flag = no_flag; 


int CAN_init()
{
	MCP_init();
     1c8:	2b d1       	rcall	.+598    	; 0x420 <MCP_init>
	// Turn mask/filters off
	MCP_bit_modify(MCP_RXB0CTRL, MCP_FILTER_OFF, MCP_FILTER_OFF);
     1ca:	40 e6       	ldi	r20, 0x60	; 96
     1cc:	60 e6       	ldi	r22, 0x60	; 96
     1ce:	80 e6       	ldi	r24, 0x60	; 96
     1d0:	51 d1       	rcall	.+674    	; 0x474 <MCP_bit_modify>
	MCP_bit_modify(MCP_RXB1CTRL, MCP_FILTER_OFF, MCP_FILTER_OFF);
     1d2:	40 e6       	ldi	r20, 0x60	; 96
     1d4:	60 e6       	ldi	r22, 0x60	; 96
     1d6:	80 e7       	ldi	r24, 0x70	; 112
     1d8:	4d d1       	rcall	.+666    	; 0x474 <MCP_bit_modify>
	
	// Rollover enable
	MCP_bit_modify(MCP_RXB0CTRL, MCP_ROLLOVER, MCP_ROLLOVER);
     1da:	44 e0       	ldi	r20, 0x04	; 4
     1dc:	64 e0       	ldi	r22, 0x04	; 4
     1de:	80 e6       	ldi	r24, 0x60	; 96
     1e0:	49 d1       	rcall	.+658    	; 0x474 <MCP_bit_modify>
	MCP_bit_modify(MCP_RXB1CTRL, MCP_ROLLOVER, MCP_ROLLOVER);
     1e2:	44 e0       	ldi	r20, 0x04	; 4
     1e4:	64 e0       	ldi	r22, 0x04	; 4
     1e6:	80 e7       	ldi	r24, 0x70	; 112
     1e8:	45 d1       	rcall	.+650    	; 0x474 <MCP_bit_modify>
	
	//Set to loop-back mode
	//MCP_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_LOOPBACK);
	
	// Set to normal mode
	MCP_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     1ea:	40 e0       	ldi	r20, 0x00	; 0
     1ec:	60 ee       	ldi	r22, 0xE0	; 224
     1ee:	8f e0       	ldi	r24, 0x0F	; 15
     1f0:	41 d1       	rcall	.+642    	; 0x474 <MCP_bit_modify>
	
	uint8_t value = MCP_read(MCP_CANSTAT);
     1f2:	8e e0       	ldi	r24, 0x0E	; 14
     1f4:	03 d1       	rcall	.+518    	; 0x3fc <MCP_read>
	if ((value & MODE_MASK) != MODE_NORMAL){
     1f6:	80 7e       	andi	r24, 0xE0	; 224
     1f8:	59 f4       	brne	.+22     	; 0x210 <CAN_init+0x48>
		return 1;
	}
	
	
	// Interrupt pin (enable CANINTE.RXnIE)
	MCP_write(MCP_CANINTE, MCP_RX_INT);
     1fa:	63 e0       	ldi	r22, 0x03	; 3
     1fc:	8b e2       	ldi	r24, 0x2B	; 43
     1fe:	1b d1       	rcall	.+566    	; 0x436 <MCP_write>
	GICR |= (1 << INT0);
	#endif

	#if defined(__AVR_ATmega2560__)
	// Falling edge of INT2 generates interrupt request
	EICRA |= (0 << ISC21) | (0 << ISC20);
     200:	e9 e6       	ldi	r30, 0x69	; 105
     202:	f0 e0       	ldi	r31, 0x00	; 0
     204:	80 81       	ld	r24, Z
     206:	80 83       	st	Z, r24
	// Enable external interrupts of INT2
	EIMSK |= (1 << INT2);
     208:	ea 9a       	sbi	0x1d, 2	; 29
	#endif
	return 0;
     20a:	80 e0       	ldi	r24, 0x00	; 0
     20c:	90 e0       	ldi	r25, 0x00	; 0
     20e:	08 95       	ret
	MCP_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
	
	uint8_t value = MCP_read(MCP_CANSTAT);
	if ((value & MODE_MASK) != MODE_NORMAL){
		//printf("MCP2515 is NOT in normal mode after CAN init\n");
		return 1;
     210:	81 e0       	ldi	r24, 0x01	; 1
     212:	90 e0       	ldi	r25, 0x00	; 0
	EICRA |= (0 << ISC21) | (0 << ISC20);
	// Enable external interrupts of INT2
	EIMSK |= (1 << INT2);
	#endif
	return 0;
}
     214:	08 95       	ret

00000216 <CAN_msg_send>:

void CAN_msg_send(can_msg *message)
{
     216:	ef 92       	push	r14
     218:	ff 92       	push	r15
     21a:	0f 93       	push	r16
     21c:	1f 93       	push	r17
     21e:	cf 93       	push	r28
     220:	df 93       	push	r29
     222:	7c 01       	movw	r14, r24
	// Write ID to TXB0SIDH
	MCP_write(MCP_TXB0SIDH, (message->id) >> 3);
     224:	fc 01       	movw	r30, r24
     226:	60 81       	ld	r22, Z
     228:	71 81       	ldd	r23, Z+1	; 0x01
     22a:	76 95       	lsr	r23
     22c:	67 95       	ror	r22
     22e:	76 95       	lsr	r23
     230:	67 95       	ror	r22
     232:	76 95       	lsr	r23
     234:	67 95       	ror	r22
     236:	81 e3       	ldi	r24, 0x31	; 49
     238:	fe d0       	rcall	.+508    	; 0x436 <MCP_write>
	// Write 0 to TXB0SIDL and extended identifier registers
	MCP_write(MCP_TXB0SIDL, (message->id) << 5);
     23a:	f7 01       	movw	r30, r14
     23c:	60 81       	ld	r22, Z
     23e:	62 95       	swap	r22
     240:	66 0f       	add	r22, r22
     242:	60 7e       	andi	r22, 0xE0	; 224
     244:	82 e3       	ldi	r24, 0x32	; 50
     246:	f7 d0       	rcall	.+494    	; 0x436 <MCP_write>
	MCP_write(MCP_TXB0EID8, 0);
     248:	60 e0       	ldi	r22, 0x00	; 0
     24a:	83 e3       	ldi	r24, 0x33	; 51
     24c:	f4 d0       	rcall	.+488    	; 0x436 <MCP_write>
	MCP_write(MCP_TXB0EID0, 0);
     24e:	60 e0       	ldi	r22, 0x00	; 0
     250:	84 e3       	ldi	r24, 0x34	; 52
     252:	f1 d0       	rcall	.+482    	; 0x436 <MCP_write>
	
	//Write data length
	MCP_write(MCP_TXB0DLC, message->length);
     254:	f7 01       	movw	r30, r14
     256:	62 81       	ldd	r22, Z+2	; 0x02
     258:	85 e3       	ldi	r24, 0x35	; 53
     25a:	ed d0       	rcall	.+474    	; 0x436 <MCP_write>
	
	for (int i = 0; i < message->length; i++){
     25c:	f7 01       	movw	r30, r14
     25e:	82 81       	ldd	r24, Z+2	; 0x02
     260:	88 23       	and	r24, r24
     262:	91 f0       	breq	.+36     	; 0x288 <CAN_msg_send+0x72>
     264:	87 01       	movw	r16, r14
     266:	0d 5f       	subi	r16, 0xFD	; 253
     268:	1f 4f       	sbci	r17, 0xFF	; 255
     26a:	c0 e0       	ldi	r28, 0x00	; 0
     26c:	d0 e0       	ldi	r29, 0x00	; 0
		MCP_write(MCP_TXB0SIDH + 5 + i, message->data[i] );
     26e:	f8 01       	movw	r30, r16
     270:	61 91       	ld	r22, Z+
     272:	8f 01       	movw	r16, r30
     274:	8c 2f       	mov	r24, r28
     276:	8a 5c       	subi	r24, 0xCA	; 202
     278:	de d0       	rcall	.+444    	; 0x436 <MCP_write>
	MCP_write(MCP_TXB0EID0, 0);
	
	//Write data length
	MCP_write(MCP_TXB0DLC, message->length);
	
	for (int i = 0; i < message->length; i++){
     27a:	21 96       	adiw	r28, 0x01	; 1
     27c:	f7 01       	movw	r30, r14
     27e:	22 81       	ldd	r18, Z+2	; 0x02
     280:	30 e0       	ldi	r19, 0x00	; 0
     282:	c2 17       	cp	r28, r18
     284:	d3 07       	cpc	r29, r19
     286:	9c f3       	brlt	.-26     	; 0x26e <CAN_msg_send+0x58>
		MCP_write(MCP_TXB0SIDH + 5 + i, message->data[i] );
	}
	MCP_request_to_send(MCP_RTS_TX0);
     288:	81 e8       	ldi	r24, 0x81	; 129
     28a:	e8 d0       	rcall	.+464    	; 0x45c <MCP_request_to_send>
}
     28c:	df 91       	pop	r29
     28e:	cf 91       	pop	r28
     290:	1f 91       	pop	r17
     292:	0f 91       	pop	r16
     294:	ff 90       	pop	r15
     296:	ef 90       	pop	r14
     298:	08 95       	ret

0000029a <CAN_msg_receive>:

void CAN_msg_receive(can_msg *msg, uint8_t reg)
{
     29a:	cf 92       	push	r12
     29c:	df 92       	push	r13
     29e:	ef 92       	push	r14
     2a0:	ff 92       	push	r15
     2a2:	0f 93       	push	r16
     2a4:	1f 93       	push	r17
     2a6:	cf 93       	push	r28
     2a8:	df 93       	push	r29
     2aa:	7c 01       	movw	r14, r24
     2ac:	c6 2f       	mov	r28, r22

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	86 0f       	add	r24, r22
     2b2:	a4 d0       	rcall	.+328    	; 0x3fc <MCP_read>
     2b4:	d8 2f       	mov	r29, r24
     2b6:	82 e0       	ldi	r24, 0x02	; 2
     2b8:	8c 0f       	add	r24, r28
     2ba:	a0 d0       	rcall	.+320    	; 0x3fc <MCP_read>
     2bc:	48 2f       	mov	r20, r24
     2be:	42 95       	swap	r20
     2c0:	46 95       	lsr	r20
     2c2:	47 70       	andi	r20, 0x07	; 7
     2c4:	2d 2f       	mov	r18, r29
     2c6:	30 e0       	ldi	r19, 0x00	; 0
     2c8:	c9 01       	movw	r24, r18
     2ca:	88 0f       	add	r24, r24
     2cc:	99 1f       	adc	r25, r25
     2ce:	88 0f       	add	r24, r24
     2d0:	99 1f       	adc	r25, r25
     2d2:	88 0f       	add	r24, r24
     2d4:	99 1f       	adc	r25, r25
     2d6:	84 2b       	or	r24, r20
     2d8:	f7 01       	movw	r30, r14
     2da:	91 83       	std	Z+1, r25	; 0x01
     2dc:	80 83       	st	Z, r24
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
     2de:	85 e0       	ldi	r24, 0x05	; 5
     2e0:	8c 0f       	add	r24, r28
     2e2:	8c d0       	rcall	.+280    	; 0x3fc <MCP_read>
     2e4:	8f 70       	andi	r24, 0x0F	; 15
     2e6:	f7 01       	movw	r30, r14
     2e8:	82 83       	std	Z+2, r24	; 0x02
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     2ea:	88 23       	and	r24, r24
     2ec:	f1 f0       	breq	.+60     	; 0x32a <CAN_msg_receive+0x90>
     2ee:	0f 2e       	mov	r0, r31
     2f0:	f6 e0       	ldi	r31, 0x06	; 6
     2f2:	df 2e       	mov	r13, r31
     2f4:	f0 2d       	mov	r31, r0
     2f6:	dc 0e       	add	r13, r28
     2f8:	87 01       	movw	r16, r14
     2fa:	0d 5f       	subi	r16, 0xFD	; 253
     2fc:	1f 4f       	sbci	r17, 0xFF	; 255
     2fe:	0f 2e       	mov	r0, r31
     300:	fe e0       	ldi	r31, 0x0E	; 14
     302:	cf 2e       	mov	r12, r31
     304:	f0 2d       	mov	r31, r0
     306:	cc 0e       	add	r12, r28
{

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
		
	int i = 0;
     308:	c0 e0       	ldi	r28, 0x00	; 0
     30a:	d0 e0       	ldi	r29, 0x00	; 0
	while( (i < msg->length) && (i < 8) ){
		msg->data[i] = MCP_read(reg + 6 + i);	//RXBnDM (receive buffer)
     30c:	8d 2d       	mov	r24, r13
     30e:	76 d0       	rcall	.+236    	; 0x3fc <MCP_read>
     310:	f8 01       	movw	r30, r16
     312:	81 93       	st	Z+, r24
     314:	8f 01       	movw	r16, r30
		i++;
     316:	21 96       	adiw	r28, 0x01	; 1

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     318:	f7 01       	movw	r30, r14
     31a:	22 81       	ldd	r18, Z+2	; 0x02
     31c:	30 e0       	ldi	r19, 0x00	; 0
     31e:	c2 17       	cp	r28, r18
     320:	d3 07       	cpc	r29, r19
     322:	1c f4       	brge	.+6      	; 0x32a <CAN_msg_receive+0x90>
     324:	d3 94       	inc	r13
     326:	dc 10       	cpse	r13, r12
     328:	f1 cf       	rjmp	.-30     	; 0x30c <CAN_msg_receive+0x72>
		msg->data[i] = MCP_read(reg + 6 + i);	//RXBnDM (receive buffer)
		i++;
	}	
	
}
     32a:	df 91       	pop	r29
     32c:	cf 91       	pop	r28
     32e:	1f 91       	pop	r17
     330:	0f 91       	pop	r16
     332:	ff 90       	pop	r15
     334:	ef 90       	pop	r14
     336:	df 90       	pop	r13
     338:	cf 90       	pop	r12
     33a:	08 95       	ret

0000033c <CAN_handle_interrupt>:

void CAN_handle_interrupt(can_msg *msg)
{
	switch(interrupt_flag){
     33c:	20 91 5e 02 	lds	r18, 0x025E
     340:	21 30       	cpi	r18, 0x01	; 1
     342:	41 f0       	breq	.+16     	; 0x354 <CAN_handle_interrupt+0x18>
     344:	18 f0       	brcs	.+6      	; 0x34c <CAN_handle_interrupt+0x10>
     346:	22 30       	cpi	r18, 0x02	; 2
     348:	51 f0       	breq	.+20     	; 0x35e <CAN_handle_interrupt+0x22>
     34a:	08 95       	ret
		case no_flag:
			msg->data[0] = CAN_NO_MESSAGE;
     34c:	2a e0       	ldi	r18, 0x0A	; 10
     34e:	fc 01       	movw	r30, r24
     350:	23 83       	std	Z+3, r18	; 0x03
			break;
     352:	08 95       	ret
		case RX0:
			CAN_msg_receive(msg, MCP_RXB0CTRL);
     354:	60 e6       	ldi	r22, 0x60	; 96
     356:	a1 df       	rcall	.-190    	; 0x29a <CAN_msg_receive>
			interrupt_flag = no_flag;
     358:	10 92 5e 02 	sts	0x025E, r1
			break;
     35c:	08 95       	ret
		case RX1:
			CAN_msg_receive(msg, MCP_RXB1CTRL);
     35e:	60 e7       	ldi	r22, 0x70	; 112
     360:	9c df       	rcall	.-200    	; 0x29a <CAN_msg_receive>
			interrupt_flag = no_flag;
     362:	10 92 5e 02 	sts	0x025E, r1
     366:	08 95       	ret

00000368 <__vector_3>:
	
}
#endif

#if defined(__AVR_ATmega2560__)
ISR(INT2_vect){
     368:	1f 92       	push	r1
     36a:	0f 92       	push	r0
     36c:	0f b6       	in	r0, 0x3f	; 63
     36e:	0f 92       	push	r0
     370:	11 24       	eor	r1, r1
     372:	0b b6       	in	r0, 0x3b	; 59
     374:	0f 92       	push	r0
     376:	2f 93       	push	r18
     378:	3f 93       	push	r19
     37a:	4f 93       	push	r20
     37c:	5f 93       	push	r21
     37e:	6f 93       	push	r22
     380:	7f 93       	push	r23
     382:	8f 93       	push	r24
     384:	9f 93       	push	r25
     386:	af 93       	push	r26
     388:	bf 93       	push	r27
     38a:	ef 93       	push	r30
     38c:	ff 93       	push	r31
	uint8_t interrupt = MCP_read(MCP_CANINTF);
     38e:	8c e2       	ldi	r24, 0x2C	; 44
     390:	35 d0       	rcall	.+106    	; 0x3fc <MCP_read>

	if (interrupt & MCP_RX0IF){
     392:	80 ff       	sbrs	r24, 0
     394:	08 c0       	rjmp	.+16     	; 0x3a6 <__vector_3+0x3e>
		interrupt_flag = RX0;
     396:	81 e0       	ldi	r24, 0x01	; 1
     398:	80 93 5e 02 	sts	0x025E, r24
		// clear CANINTF.RX0IF
		MCP_bit_modify(MCP_CANINTF, 0x01, 0x00);
     39c:	40 e0       	ldi	r20, 0x00	; 0
     39e:	61 e0       	ldi	r22, 0x01	; 1
     3a0:	8c e2       	ldi	r24, 0x2C	; 44
     3a2:	68 d0       	rcall	.+208    	; 0x474 <MCP_bit_modify>
     3a4:	09 c0       	rjmp	.+18     	; 0x3b8 <__vector_3+0x50>
	}
	else if (interrupt & MCP_RX1IF){
     3a6:	81 ff       	sbrs	r24, 1
     3a8:	07 c0       	rjmp	.+14     	; 0x3b8 <__vector_3+0x50>
		interrupt_flag = RX1;
     3aa:	82 e0       	ldi	r24, 0x02	; 2
     3ac:	80 93 5e 02 	sts	0x025E, r24
		// clear CANINTF.RX1IF
		MCP_bit_modify(MCP_CANINTF, 0x02, 0x00);
     3b0:	40 e0       	ldi	r20, 0x00	; 0
     3b2:	62 e0       	ldi	r22, 0x02	; 2
     3b4:	8c e2       	ldi	r24, 0x2C	; 44
     3b6:	5e d0       	rcall	.+188    	; 0x474 <MCP_bit_modify>
	}
	
}
     3b8:	ff 91       	pop	r31
     3ba:	ef 91       	pop	r30
     3bc:	bf 91       	pop	r27
     3be:	af 91       	pop	r26
     3c0:	9f 91       	pop	r25
     3c2:	8f 91       	pop	r24
     3c4:	7f 91       	pop	r23
     3c6:	6f 91       	pop	r22
     3c8:	5f 91       	pop	r21
     3ca:	4f 91       	pop	r20
     3cc:	3f 91       	pop	r19
     3ce:	2f 91       	pop	r18
     3d0:	0f 90       	pop	r0
     3d2:	0b be       	out	0x3b, r0	; 59
     3d4:	0f 90       	pop	r0
     3d6:	0f be       	out	0x3f, r0	; 63
     3d8:	0f 90       	pop	r0
     3da:	1f 90       	pop	r1
     3dc:	18 95       	reti

000003de <MCP_reset>:
	SPI_transmit_receive(MCP_READ_STATUS);
	uint8_t status = SPI_transmit_receive(0);
	SPI_set_ss(1);
	
	return status;
}
     3de:	80 e0       	ldi	r24, 0x00	; 0
     3e0:	90 e0       	ldi	r25, 0x00	; 0
     3e2:	75 d0       	rcall	.+234    	; 0x4ce <SPI_set_ss>
     3e4:	80 ec       	ldi	r24, 0xC0	; 192
     3e6:	67 d0       	rcall	.+206    	; 0x4b6 <SPI_transmit_receive>
     3e8:	8f e1       	ldi	r24, 0x1F	; 31
     3ea:	93 e0       	ldi	r25, 0x03	; 3
     3ec:	01 97       	sbiw	r24, 0x01	; 1
     3ee:	f1 f7       	brne	.-4      	; 0x3ec <MCP_reset+0xe>
     3f0:	00 c0       	rjmp	.+0      	; 0x3f2 <MCP_reset+0x14>
     3f2:	00 00       	nop
     3f4:	81 e0       	ldi	r24, 0x01	; 1
     3f6:	90 e0       	ldi	r25, 0x00	; 0
     3f8:	6a c0       	rjmp	.+212    	; 0x4ce <SPI_set_ss>
     3fa:	08 95       	ret

000003fc <MCP_read>:
     3fc:	cf 93       	push	r28
     3fe:	c8 2f       	mov	r28, r24
     400:	80 e0       	ldi	r24, 0x00	; 0
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	64 d0       	rcall	.+200    	; 0x4ce <SPI_set_ss>
     406:	83 e0       	ldi	r24, 0x03	; 3
     408:	56 d0       	rcall	.+172    	; 0x4b6 <SPI_transmit_receive>
     40a:	8c 2f       	mov	r24, r28
     40c:	54 d0       	rcall	.+168    	; 0x4b6 <SPI_transmit_receive>
     40e:	80 e0       	ldi	r24, 0x00	; 0
     410:	52 d0       	rcall	.+164    	; 0x4b6 <SPI_transmit_receive>
     412:	c8 2f       	mov	r28, r24
     414:	81 e0       	ldi	r24, 0x01	; 1
     416:	90 e0       	ldi	r25, 0x00	; 0
     418:	5a d0       	rcall	.+180    	; 0x4ce <SPI_set_ss>
     41a:	8c 2f       	mov	r24, r28
     41c:	cf 91       	pop	r28
     41e:	08 95       	ret

00000420 <MCP_init>:
     420:	41 d0       	rcall	.+130    	; 0x4a4 <SPI_init>
     422:	dd df       	rcall	.-70     	; 0x3de <MCP_reset>
     424:	8e e0       	ldi	r24, 0x0E	; 14
     426:	ea df       	rcall	.-44     	; 0x3fc <MCP_read>
     428:	98 2f       	mov	r25, r24
     42a:	90 7e       	andi	r25, 0xE0	; 224
     42c:	81 e0       	ldi	r24, 0x01	; 1
     42e:	90 38       	cpi	r25, 0x80	; 128
     430:	09 f4       	brne	.+2      	; 0x434 <MCP_init+0x14>
     432:	80 e0       	ldi	r24, 0x00	; 0
     434:	08 95       	ret

00000436 <MCP_write>:
     436:	cf 93       	push	r28
     438:	df 93       	push	r29
     43a:	d8 2f       	mov	r29, r24
     43c:	c6 2f       	mov	r28, r22
     43e:	80 e0       	ldi	r24, 0x00	; 0
     440:	90 e0       	ldi	r25, 0x00	; 0
     442:	45 d0       	rcall	.+138    	; 0x4ce <SPI_set_ss>
     444:	82 e0       	ldi	r24, 0x02	; 2
     446:	37 d0       	rcall	.+110    	; 0x4b6 <SPI_transmit_receive>
     448:	8d 2f       	mov	r24, r29
     44a:	35 d0       	rcall	.+106    	; 0x4b6 <SPI_transmit_receive>
     44c:	8c 2f       	mov	r24, r28
     44e:	33 d0       	rcall	.+102    	; 0x4b6 <SPI_transmit_receive>
     450:	81 e0       	ldi	r24, 0x01	; 1
     452:	90 e0       	ldi	r25, 0x00	; 0
     454:	3c d0       	rcall	.+120    	; 0x4ce <SPI_set_ss>
     456:	df 91       	pop	r29
     458:	cf 91       	pop	r28
     45a:	08 95       	ret

0000045c <MCP_request_to_send>:
     45c:	cf 93       	push	r28
     45e:	c8 2f       	mov	r28, r24
     460:	80 e0       	ldi	r24, 0x00	; 0
     462:	90 e0       	ldi	r25, 0x00	; 0
     464:	34 d0       	rcall	.+104    	; 0x4ce <SPI_set_ss>
     466:	8c 2f       	mov	r24, r28
     468:	26 d0       	rcall	.+76     	; 0x4b6 <SPI_transmit_receive>
     46a:	81 e0       	ldi	r24, 0x01	; 1
     46c:	90 e0       	ldi	r25, 0x00	; 0
     46e:	2f d0       	rcall	.+94     	; 0x4ce <SPI_set_ss>
     470:	cf 91       	pop	r28
     472:	08 95       	ret

00000474 <MCP_bit_modify>:

void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     474:	1f 93       	push	r17
     476:	cf 93       	push	r28
     478:	df 93       	push	r29
     47a:	18 2f       	mov	r17, r24
     47c:	d6 2f       	mov	r29, r22
     47e:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     480:	80 e0       	ldi	r24, 0x00	; 0
     482:	90 e0       	ldi	r25, 0x00	; 0
     484:	24 d0       	rcall	.+72     	; 0x4ce <SPI_set_ss>
	SPI_transmit_receive(MCP_BITMOD);
     486:	85 e0       	ldi	r24, 0x05	; 5
     488:	16 d0       	rcall	.+44     	; 0x4b6 <SPI_transmit_receive>
	
	SPI_transmit_receive(address);
     48a:	81 2f       	mov	r24, r17
     48c:	14 d0       	rcall	.+40     	; 0x4b6 <SPI_transmit_receive>
	SPI_transmit_receive(mask);
     48e:	8d 2f       	mov	r24, r29
     490:	12 d0       	rcall	.+36     	; 0x4b6 <SPI_transmit_receive>
	SPI_transmit_receive(data);
     492:	8c 2f       	mov	r24, r28
     494:	10 d0       	rcall	.+32     	; 0x4b6 <SPI_transmit_receive>
	
	SPI_set_ss(1);
     496:	81 e0       	ldi	r24, 0x01	; 1
     498:	90 e0       	ldi	r25, 0x00	; 0
     49a:	19 d0       	rcall	.+50     	; 0x4ce <SPI_set_ss>
     49c:	df 91       	pop	r29
     49e:	cf 91       	pop	r28
     4a0:	1f 91       	pop	r17
     4a2:	08 95       	ret

000004a4 <SPI_init>:
	// Set MOSI, SCK and SS output
	#if defined(__AVR_ATmega162__)
	DDRB |= (1 << DDB5)|(1 << DDB7)|(1 << DDB4);
	#endif
	#if defined(__AVR_ATmega2560__)
	DDRB |= (1 << DDB2)|(1 << DDB1)|(1 << DDB0) | (1 << DDB7);
     4a4:	84 b1       	in	r24, 0x04	; 4
     4a6:	87 68       	ori	r24, 0x87	; 135
     4a8:	84 b9       	out	0x04, r24	; 4
	#endif
	
	// Enable SPI, Master, set clock rate
	SPCR = (1 << MSTR)|(1 << SPR0);
     4aa:	81 e1       	ldi	r24, 0x11	; 17
     4ac:	8c bd       	out	0x2c, r24	; 44
	
	SPCR |= (1 << SPE);
     4ae:	8c b5       	in	r24, 0x2c	; 44
     4b0:	80 64       	ori	r24, 0x40	; 64
     4b2:	8c bd       	out	0x2c, r24	; 44
     4b4:	08 95       	ret

000004b6 <SPI_transmit_receive>:
}

uint8_t SPI_transmit_receive(uint8_t data)
{
	// Start transmission (write to data register)
	SPDR = data;
     4b6:	8e bd       	out	0x2e, r24	; 46
	// Wait for transmission complete
	//printf("Hello from SPI transmit receive 1\n");
	while(!(SPSR & (1 << SPIF)));
     4b8:	0d b4       	in	r0, 0x2d	; 45
     4ba:	07 fe       	sbrs	r0, 7
     4bc:	fd cf       	rjmp	.-6      	; 0x4b8 <SPI_transmit_receive+0x2>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4be:	8f e1       	ldi	r24, 0x1F	; 31
     4c0:	93 e0       	ldi	r25, 0x03	; 3
     4c2:	01 97       	sbiw	r24, 0x01	; 1
     4c4:	f1 f7       	brne	.-4      	; 0x4c2 <SPI_transmit_receive+0xc>
     4c6:	00 c0       	rjmp	.+0      	; 0x4c8 <SPI_transmit_receive+0x12>
     4c8:	00 00       	nop
	//printf("Hello from SPI transmit receive 2\n");
	
	_delay_us(200);
	return SPDR;
     4ca:	8e b5       	in	r24, 0x2e	; 46
	
}
     4cc:	08 95       	ret

000004ce <SPI_set_ss>:
		clear_bit(PORTB, PB4);
	}
	#endif
	
	#if defined(__AVR_ATmega2560__)
	if (val == 1){
     4ce:	81 30       	cpi	r24, 0x01	; 1
     4d0:	91 05       	cpc	r25, r1
     4d2:	11 f4       	brne	.+4      	; 0x4d8 <SPI_set_ss+0xa>
		set_bit(PORTB, PB7);
     4d4:	2f 9a       	sbi	0x05, 7	; 5
     4d6:	08 95       	ret
	}
	else if (val == 0){
     4d8:	89 2b       	or	r24, r25
     4da:	09 f4       	brne	.+2      	; 0x4de <SPI_set_ss+0x10>
		clear_bit(PORTB, PB7);
     4dc:	2f 98       	cbi	0x05, 7	; 5
     4de:	08 95       	ret

000004e0 <UART_Transmit>:

// transmit data
void UART_Transmit (unsigned char data)
{
	// Wait for empty transmit buffer
	while (!( UCSR0A & (1<<UDRE0))); 
     4e0:	e0 ec       	ldi	r30, 0xC0	; 192
     4e2:	f0 e0       	ldi	r31, 0x00	; 0
     4e4:	90 81       	ld	r25, Z
     4e6:	95 ff       	sbrs	r25, 5
     4e8:	fd cf       	rjmp	.-6      	; 0x4e4 <UART_Transmit+0x4>
	
	// Put data into buffer, sends the data
	UDR0 = data;  
     4ea:	80 93 c6 00 	sts	0x00C6, r24
     4ee:	08 95       	ret

000004f0 <UART_Recieve>:

// function to receive data
unsigned char UART_Recieve (void)
{
	//Wait for data to be received
	while(!(UCSR0A & (1<<RXC0)));  
     4f0:	e0 ec       	ldi	r30, 0xC0	; 192
     4f2:	f0 e0       	ldi	r31, 0x00	; 0
     4f4:	80 81       	ld	r24, Z
     4f6:	88 23       	and	r24, r24
     4f8:	ec f7       	brge	.-6      	; 0x4f4 <UART_Recieve+0x4>
	
	//Get and return received data from buffer
	return UDR0;  
     4fa:	80 91 c6 00 	lds	r24, 0x00C6
     4fe:	08 95       	ret

00000500 <UART_Init>:

void UART_Init( unsigned int ubrr ){
	/* 
	Set baud rate
	 */
	UBRR0H |= (unsigned char)(ubrr>>8);
     500:	e5 ec       	ldi	r30, 0xC5	; 197
     502:	f0 e0       	ldi	r31, 0x00	; 0
     504:	20 81       	ld	r18, Z
     506:	92 2b       	or	r25, r18
     508:	90 83       	st	Z, r25
	UBRR0L |= (unsigned char)ubrr;
     50a:	e4 ec       	ldi	r30, 0xC4	; 196
     50c:	f0 e0       	ldi	r31, 0x00	; 0
     50e:	90 81       	ld	r25, Z
     510:	89 2b       	or	r24, r25
     512:	80 83       	st	Z, r24
	/* 
	Enable receiver and transmitter
	 */
	UCSR0B |= (1<<RXEN0)|(1<<TXEN0);
     514:	e1 ec       	ldi	r30, 0xC1	; 193
     516:	f0 e0       	ldi	r31, 0x00	; 0
     518:	80 81       	ld	r24, Z
     51a:	88 61       	ori	r24, 0x18	; 24
     51c:	80 83       	st	Z, r24
	 */
	#if defined(__AVR_ATmega162__)
	UCSR0C |= (1<<URSEL0)|(1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
	#endif
	#if defined(__AVR_ATmega2560__)
	UCSR0C |= (1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     51e:	e2 ec       	ldi	r30, 0xC2	; 194
     520:	f0 e0       	ldi	r31, 0x00	; 0
     522:	80 81       	ld	r24, Z
     524:	8e 60       	ori	r24, 0x0E	; 14
     526:	80 83       	st	Z, r24
	#endif
	
	fdevopen(&UART_Transmit, &UART_Recieve);
     528:	68 e7       	ldi	r22, 0x78	; 120
     52a:	72 e0       	ldi	r23, 0x02	; 2
     52c:	80 e7       	ldi	r24, 0x70	; 112
     52e:	92 e0       	ldi	r25, 0x02	; 2
     530:	35 c5       	rjmp	.+2666   	; 0xf9c <fdevopen>
     532:	08 95       	ret

00000534 <main>:
#include <stdlib.h>
#include <avr/io.h>
#include <util/delay.h>
#include <avr/interrupt.h>

int main( void ){
     534:	cf 93       	push	r28
     536:	df 93       	push	r29
     538:	cd b7       	in	r28, 0x3d	; 61
     53a:	de b7       	in	r29, 0x3e	; 62
     53c:	66 97       	sbiw	r28, 0x16	; 22
     53e:	0f b6       	in	r0, 0x3f	; 63
     540:	f8 94       	cli
     542:	de bf       	out	0x3e, r29	; 62
     544:	0f be       	out	0x3f, r0	; 63
     546:	cd bf       	out	0x3d, r28	; 61
	cli();
     548:	f8 94       	cli
	
	UART_Init( MYUBRR );
     54a:	87 e6       	ldi	r24, 0x67	; 103
     54c:	90 e0       	ldi	r25, 0x00	; 0
     54e:	d8 df       	rcall	.-80     	; 0x500 <UART_Init>
	printf("Initializations\n");
     550:	8e e0       	ldi	r24, 0x0E	; 14
     552:	92 e0       	ldi	r25, 0x02	; 2
     554:	7e d5       	rcall	.+2812   	; 0x1052 <puts>
	CAN_init();
     556:	38 de       	rcall	.-912    	; 0x1c8 <CAN_init>
	COUNTER_init();
     558:	27 d1       	rcall	.+590    	; 0x7a8 <COUNTER_init>
	ADC_init_2560();
     55a:	fb d0       	rcall	.+502    	; 0x752 <ADC_init_2560>
	MOTOR_init();
     55c:	5d d1       	rcall	.+698    	; 0x818 <MOTOR_init>
	SOLENOID_init();
     55e:	4d d2       	rcall	.+1178   	; 0x9fa <SOLENOID_init>
	CONTROLLER_init_timer();
     560:	62 d0       	rcall	.+196    	; 0x626 <CONTROLLER_init_timer>
	printf("\n\n\nInit done\n");
     562:	8e e1       	ldi	r24, 0x1E	; 30
     564:	92 e0       	ldi	r25, 0x02	; 2
     566:	75 d5       	rcall	.+2794   	; 0x1052 <puts>
	sei();
     568:	78 94       	sei
	
	MOTOR_find_limits();
     56a:	ca d1       	rcall	.+916    	; 0x900 <MOTOR_find_limits>
	int y;
	int u;
	int reference = 127;
	int val;
	int prev_value = 0;
	CONTROLLER_set_reference(reference);
     56c:	8f e7       	ldi	r24, 0x7F	; 127
     56e:	6c d0       	rcall	.+216    	; 0x648 <CONTROLLER_set_reference>
	int msg_type;
	int y;
	int u;
	int reference = 127;
	int val;
	int prev_value = 0;
     570:	e1 2c       	mov	r14, r1
     572:	f1 2c       	mov	r15, r1
	can_msg receive;
	can_msg send;
	int msg_type;
	int y;
	int u;
	int reference = 127;
     574:	0f 2e       	mov	r0, r31
     576:	ff e7       	ldi	r31, 0x7F	; 127
     578:	cf 2e       	mov	r12, r31
     57a:	d1 2c       	mov	r13, r1
     57c:	f0 2d       	mov	r31, r0
		
		val = IR_read();
		//printf("IR val: %d\n", val);
		if (val - prev_value != 0){
			if (val == 0){
				send.id = ATmega2560_ID;
     57e:	aa 24       	eor	r10, r10
     580:	a3 94       	inc	r10
     582:	b1 2c       	mov	r11, r1
				send.data[0] = CAN_LIVES;
     584:	0f 2e       	mov	r0, r31
     586:	f5 e0       	ldi	r31, 0x05	; 5
     588:	5f 2e       	mov	r5, r31
     58a:	f0 2d       	mov	r31, r0
     58c:	61 2c       	mov	r6, r1
     58e:	71 2c       	mov	r7, r1
     590:	88 24       	eor	r8, r8
     592:	8a 94       	dec	r8
     594:	91 2c       	mov	r9, r1
	int val;
	int prev_value = 0;
	CONTROLLER_set_reference(reference);
	
	while(1){
		CAN_handle_interrupt(&receive);
     596:	ce 01       	movw	r24, r28
     598:	01 96       	adiw	r24, 0x01	; 1
     59a:	d0 de       	rcall	.-608    	; 0x33c <CAN_handle_interrupt>
		
		msg_type = receive.data[0];
		switch(msg_type){
     59c:	8c 81       	ldd	r24, Y+4	; 0x04
     59e:	83 30       	cpi	r24, 0x03	; 3
     5a0:	61 f0       	breq	.+24     	; 0x5ba <main+0x86>
     5a2:	18 f4       	brcc	.+6      	; 0x5aa <main+0x76>
     5a4:	88 23       	and	r24, r24
     5a6:	31 f0       	breq	.+12     	; 0x5b4 <main+0x80>
     5a8:	13 c0       	rjmp	.+38     	; 0x5d0 <main+0x9c>
     5aa:	84 30       	cpi	r24, 0x04	; 4
     5ac:	51 f0       	breq	.+20     	; 0x5c2 <main+0x8e>
     5ae:	86 30       	cpi	r24, 0x06	; 6
     5b0:	59 f0       	breq	.+22     	; 0x5c8 <main+0x94>
     5b2:	0e c0       	rjmp	.+28     	; 0x5d0 <main+0x9c>
			case CAN_JOY_POS_X:
				//printf("\n\nReceived joystick position: (%d) \n",receive.data[1]);
				SERVO_set_position(receive.data[1]);
     5b4:	8d 81       	ldd	r24, Y+5	; 0x05
     5b6:	60 d2       	rcall	.+1216   	; 0xa78 <SERVO_set_position>
				break;
     5b8:	0b c0       	rjmp	.+22     	; 0x5d0 <main+0x9c>
			case CAN_SLIDER_POS_R:
				//printf("\n\nReceived slider pos (x): (%d) \n", receive.data[1]);
				reference = CONTROLLER_set_reference(receive.data[1]);
     5ba:	8d 81       	ldd	r24, Y+5	; 0x05
     5bc:	45 d0       	rcall	.+138    	; 0x648 <CONTROLLER_set_reference>
     5be:	6c 01       	movw	r12, r24
				break;
     5c0:	07 c0       	rjmp	.+14     	; 0x5d0 <main+0x9c>
			case CAN_TOUCH_BUTTON:
				SOLENOID_pulse(1);
     5c2:	81 e0       	ldi	r24, 0x01	; 1
     5c4:	03 d2       	rcall	.+1030   	; 0x9cc <SOLENOID_pulse>
				
				break;
     5c6:	04 c0       	rjmp	.+8      	; 0x5d0 <main+0x9c>
			case CAN_SPEED:
				MOTOR_find_limits();
     5c8:	9b d1       	rcall	.+822    	; 0x900 <MOTOR_find_limits>
				MOTOR_set_max_velocity(receive.data[1]);
     5ca:	8d 81       	ldd	r24, Y+5	; 0x05
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	46 d1       	rcall	.+652    	; 0x85c <MOTOR_set_max_velocity>
				break;
			default:
				break;
		}
		
		val = IR_read();
     5d0:	06 d1       	rcall	.+524    	; 0x7de <IR_read>
     5d2:	08 2f       	mov	r16, r24
     5d4:	10 e0       	ldi	r17, 0x00	; 0
		//printf("IR val: %d\n", val);
		if (val - prev_value != 0){
     5d6:	0e 15       	cp	r16, r14
     5d8:	1f 05       	cpc	r17, r15
     5da:	71 f0       	breq	.+28     	; 0x5f8 <main+0xc4>
			if (val == 0){
     5dc:	01 15       	cp	r16, r1
     5de:	11 05       	cpc	r17, r1
     5e0:	51 f4       	brne	.+20     	; 0x5f6 <main+0xc2>
				send.id = ATmega2560_ID;
     5e2:	bd 86       	std	Y+13, r11	; 0x0d
     5e4:	ac 86       	std	Y+12, r10	; 0x0c
				send.data[0] = CAN_LIVES;
     5e6:	5f 86       	std	Y+15, r5	; 0x0f
				send.length = 1;
     5e8:	81 e0       	ldi	r24, 0x01	; 1
     5ea:	8e 87       	std	Y+14, r24	; 0x0e
				CAN_msg_send(&send);
     5ec:	ce 01       	movw	r24, r28
     5ee:	0c 96       	adiw	r24, 0x0c	; 12
     5f0:	12 de       	rcall	.-988    	; 0x216 <CAN_msg_send>
				//printf("MESSAGE SENT TO NODE 1\n");
			}
			prev_value = val;
     5f2:	78 01       	movw	r14, r16
     5f4:	01 c0       	rjmp	.+2      	; 0x5f8 <main+0xc4>
     5f6:	78 01       	movw	r14, r16
		}
		
		y = MOTOR_read_scaled_encoder();
     5f8:	c2 d1       	rcall	.+900    	; 0x97e <MOTOR_read_scaled_encoder>
     5fa:	99 23       	and	r25, r25
     5fc:	14 f4       	brge	.+4      	; 0x602 <main+0xce>
     5fe:	86 2d       	mov	r24, r6
     600:	97 2d       	mov	r25, r7
     602:	8f 3f       	cpi	r24, 0xFF	; 255
     604:	91 05       	cpc	r25, r1
     606:	19 f0       	breq	.+6      	; 0x60e <main+0xda>
     608:	14 f0       	brlt	.+4      	; 0x60e <main+0xda>
     60a:	88 2d       	mov	r24, r8
     60c:	99 2d       	mov	r25, r9
		if (y < 0){ y = 0; }
		if (y > 255){ y = 255; }
		u = CONTROLLER_run(y, reference);
     60e:	b6 01       	movw	r22, r12
     610:	27 d0       	rcall	.+78     	; 0x660 <CONTROLLER_run>
     612:	18 2f       	mov	r17, r24
		MOTOR_set_dir(u < 0);
     614:	99 1f       	adc	r25, r25
     616:	99 27       	eor	r25, r25
     618:	99 1f       	adc	r25, r25
     61a:	89 2f       	mov	r24, r25
     61c:	90 e0       	ldi	r25, 0x00	; 0
     61e:	0d d1       	rcall	.+538    	; 0x83a <MOTOR_set_dir>
		MOTOR_set_velocity((uint8_t)u);		
     620:	81 2f       	mov	r24, r17
     622:	2e d1       	rcall	.+604    	; 0x880 <MOTOR_set_velocity>
	}
     624:	b8 cf       	rjmp	.-144    	; 0x596 <main+0x62>

00000626 <CONTROLLER_init_timer>:
{
	// OC3A disconnected. Normal port operation	
	// Normal mode (mode 0) (everything is zero initially)
	
	// Set prescaler to 1/64
	TCCR3B |= (1 << CS31) | (1 << CS30);
     626:	e1 e9       	ldi	r30, 0x91	; 145
     628:	f0 e0       	ldi	r31, 0x00	; 0
     62a:	80 81       	ld	r24, Z
     62c:	83 60       	ori	r24, 0x03	; 3
     62e:	80 83       	st	Z, r24
	
	//Set the desired output compare match that will generate a timer interrupt
	// Choose dt = 0.1 -> OCR3A = 12500
	OCR3A = 0x30D4;
     630:	84 ed       	ldi	r24, 0xD4	; 212
     632:	90 e3       	ldi	r25, 0x30	; 48
     634:	90 93 99 00 	sts	0x0099, r25
     638:	80 93 98 00 	sts	0x0098, r24
	
	//Enable output compare interrupt 3A
	TIMSK3 |= (1 << OCIE3A);
     63c:	e1 e7       	ldi	r30, 0x71	; 113
     63e:	f0 e0       	ldi	r31, 0x00	; 0
     640:	80 81       	ld	r24, Z
     642:	82 60       	ori	r24, 0x02	; 2
     644:	80 83       	st	Z, r24
     646:	08 95       	ret

00000648 <CONTROLLER_set_reference>:
}

int CONTROLLER_set_reference(uint8_t reference)
{
	int reff;
	reff = abs(reference - 0xFF); // 255 is rightmost position, 0 is leftmost position
     648:	28 2f       	mov	r18, r24
     64a:	30 e0       	ldi	r19, 0x00	; 0
     64c:	2f 5f       	subi	r18, 0xFF	; 255
     64e:	31 09       	sbc	r19, r1
     650:	c9 01       	movw	r24, r18
     652:	99 23       	and	r25, r25
     654:	24 f4       	brge	.+8      	; 0x65e <CONTROLLER_set_reference+0x16>
     656:	88 27       	eor	r24, r24
     658:	99 27       	eor	r25, r25
     65a:	82 1b       	sub	r24, r18
     65c:	93 0b       	sbc	r25, r19
	return reff;
	
}
     65e:	08 95       	ret

00000660 <CONTROLLER_run>:
	static int u;
	static int prev_err;
	int derivative;
	int dt = 1; //0.1*10
	
	switch(run_controller_flag){
     660:	20 91 65 02 	lds	r18, 0x0265
     664:	30 91 66 02 	lds	r19, 0x0266
     668:	21 30       	cpi	r18, 0x01	; 1
     66a:	31 05       	cpc	r19, r1
     66c:	09 f0       	breq	.+2      	; 0x670 <CONTROLLER_run+0x10>
     66e:	50 c0       	rjmp	.+160    	; 0x710 <CONTROLLER_run+0xb0>
		case 0:
			break;
		case 1:
			error = reference - y;
     670:	68 1b       	sub	r22, r24
     672:	79 0b       	sbc	r23, r25
			if (abs(error) > 10){
     674:	cb 01       	movw	r24, r22
     676:	22 f4       	brpl	.+8      	; 0x680 <CONTROLLER_run+0x20>
     678:	88 27       	eor	r24, r24
     67a:	99 27       	eor	r25, r25
     67c:	86 1b       	sub	r24, r22
     67e:	97 0b       	sbc	r25, r23
     680:	0b 97       	sbiw	r24, 0x0b	; 11
     682:	54 f0       	brlt	.+20     	; 0x698 <CONTROLLER_run+0x38>
				integral = integral + error*dt;
     684:	80 91 63 02 	lds	r24, 0x0263
     688:	90 91 64 02 	lds	r25, 0x0264
     68c:	86 0f       	add	r24, r22
     68e:	97 1f       	adc	r25, r23
     690:	90 93 64 02 	sts	0x0264, r25
     694:	80 93 63 02 	sts	0x0263, r24
			}
			derivative = (error - prev_err)/dt;
			u = Kp*error + Ki*integral + Kd*derivative;
     698:	80 91 0a 02 	lds	r24, 0x020A
     69c:	90 91 0b 02 	lds	r25, 0x020B
     6a0:	68 9f       	mul	r22, r24
     6a2:	90 01       	movw	r18, r0
     6a4:	69 9f       	mul	r22, r25
     6a6:	30 0d       	add	r19, r0
     6a8:	78 9f       	mul	r23, r24
     6aa:	30 0d       	add	r19, r0
     6ac:	11 24       	eor	r1, r1
     6ae:	e0 91 08 02 	lds	r30, 0x0208
     6b2:	f0 91 09 02 	lds	r31, 0x0209
     6b6:	40 91 63 02 	lds	r20, 0x0263
     6ba:	50 91 64 02 	lds	r21, 0x0264
     6be:	e4 9f       	mul	r30, r20
     6c0:	c0 01       	movw	r24, r0
     6c2:	e5 9f       	mul	r30, r21
     6c4:	90 0d       	add	r25, r0
     6c6:	f4 9f       	mul	r31, r20
     6c8:	90 0d       	add	r25, r0
     6ca:	11 24       	eor	r1, r1
     6cc:	82 0f       	add	r24, r18
     6ce:	93 1f       	adc	r25, r19
		case 1:
			error = reference - y;
			if (abs(error) > 10){
				integral = integral + error*dt;
			}
			derivative = (error - prev_err)/dt;
     6d0:	20 91 61 02 	lds	r18, 0x0261
     6d4:	30 91 62 02 	lds	r19, 0x0262
     6d8:	fb 01       	movw	r30, r22
     6da:	e2 1b       	sub	r30, r18
     6dc:	f3 0b       	sbc	r31, r19
			u = Kp*error + Ki*integral + Kd*derivative;
     6de:	40 91 06 02 	lds	r20, 0x0206
     6e2:	50 91 07 02 	lds	r21, 0x0207
     6e6:	e4 9f       	mul	r30, r20
     6e8:	90 01       	movw	r18, r0
     6ea:	e5 9f       	mul	r30, r21
     6ec:	30 0d       	add	r19, r0
     6ee:	f4 9f       	mul	r31, r20
     6f0:	30 0d       	add	r19, r0
     6f2:	11 24       	eor	r1, r1
     6f4:	82 0f       	add	r24, r18
     6f6:	93 1f       	adc	r25, r19
     6f8:	90 93 60 02 	sts	0x0260, r25
     6fc:	80 93 5f 02 	sts	0x025F, r24
			prev_err = error;
     700:	70 93 62 02 	sts	0x0262, r23
     704:	60 93 61 02 	sts	0x0261, r22
			run_controller_flag = 0;
     708:	10 92 66 02 	sts	0x0266, r1
     70c:	10 92 65 02 	sts	0x0265, r1
			break;
			
	}
	return (int)u/100;
     710:	80 91 5f 02 	lds	r24, 0x025F
     714:	90 91 60 02 	lds	r25, 0x0260
     718:	64 e6       	ldi	r22, 0x64	; 100
     71a:	70 e0       	ldi	r23, 0x00	; 0
     71c:	12 d4       	rcall	.+2084   	; 0xf42 <__divmodhi4>
     71e:	cb 01       	movw	r24, r22
	
}
     720:	08 95       	ret

00000722 <__vector_32>:

ISR(TIMER3_COMPA_vect){
     722:	1f 92       	push	r1
     724:	0f 92       	push	r0
     726:	0f b6       	in	r0, 0x3f	; 63
     728:	0f 92       	push	r0
     72a:	11 24       	eor	r1, r1
     72c:	8f 93       	push	r24
     72e:	9f 93       	push	r25
	TCNT3 = 0;
     730:	10 92 95 00 	sts	0x0095, r1
     734:	10 92 94 00 	sts	0x0094, r1
	run_controller_flag = 1;
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	90 e0       	ldi	r25, 0x00	; 0
     73c:	90 93 66 02 	sts	0x0266, r25
     740:	80 93 65 02 	sts	0x0265, r24
     744:	9f 91       	pop	r25
     746:	8f 91       	pop	r24
     748:	0f 90       	pop	r0
     74a:	0f be       	out	0x3f, r0	; 63
     74c:	0f 90       	pop	r0
     74e:	1f 90       	pop	r1
     750:	18 95       	reti

00000752 <ADC_init_2560>:
#include <avr/io.h>

void ADC_init_2560()
{
	// Enable ADC and set prescaler to 128 (ADPS2:0 = 111)
	ADCSRA |= (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
     752:	ea e7       	ldi	r30, 0x7A	; 122
     754:	f0 e0       	ldi	r31, 0x00	; 0
     756:	80 81       	ld	r24, Z
     758:	87 68       	ori	r24, 0x87	; 135
     75a:	80 83       	st	Z, r24
     75c:	08 95       	ret

0000075e <ADC_read_2560>:
}

uint8_t ADC_read_2560()
{
	// Reference selection: AVCC w/ external capacitor at AREF. Left adjust result
	ADMUX |= (1 << REFS0) | (1 << ADLAR);
     75e:	ec e7       	ldi	r30, 0x7C	; 124
     760:	f0 e0       	ldi	r31, 0x00	; 0
     762:	80 81       	ld	r24, Z
     764:	80 66       	ori	r24, 0x60	; 96
     766:	80 83       	st	Z, r24
	// Select analog input: MUX5:0 = 00000. Initially zero, so not necessary to set
	// Start conversion
	ADCSRA |= (1 << ADSC);
     768:	ea e7       	ldi	r30, 0x7A	; 122
     76a:	f0 e0       	ldi	r31, 0x00	; 0
     76c:	80 81       	ld	r24, Z
     76e:	80 64       	ori	r24, 0x40	; 64
     770:	80 83       	st	Z, r24
	// Wait until conversion is complete
	while(ADCSRA & (1 << ADSC));
     772:	80 81       	ld	r24, Z
     774:	86 fd       	sbrc	r24, 6
     776:	fd cf       	rjmp	.-6      	; 0x772 <ADC_read_2560+0x14>
	// Read converted data
	return ADCH;
     778:	80 91 79 00 	lds	r24, 0x0079
     77c:	08 95       	ret

0000077e <COUNTER_set_pulse_width>:
	// Set middle position of servo
	COUNTER_set_pulse_width(0x0177);
}

void COUNTER_set_pulse_width(uint16_t pulse_width)
{
     77e:	cf 93       	push	r28
     780:	df 93       	push	r29
     782:	ec 01       	movw	r28, r24
	
	printf("Pulse width: %d\n", pulse_width);
     784:	df 93       	push	r29
     786:	cf 93       	push	r28
     788:	8b e2       	ldi	r24, 0x2B	; 43
     78a:	92 e0       	ldi	r25, 0x02	; 2
     78c:	9f 93       	push	r25
     78e:	8f 93       	push	r24
     790:	4f d4       	rcall	.+2206   	; 0x1030 <printf>
	OCR1A = pulse_width;
     792:	d0 93 89 00 	sts	0x0089, r29
     796:	c0 93 88 00 	sts	0x0088, r28
     79a:	0f 90       	pop	r0
     79c:	0f 90       	pop	r0
     79e:	0f 90       	pop	r0
     7a0:	0f 90       	pop	r0
     7a2:	df 91       	pop	r29
     7a4:	cf 91       	pop	r28
     7a6:	08 95       	ret

000007a8 <COUNTER_init>:


void COUNTER_init()
{
	// Clear OC1A on compare match, set OC1A at BOTTOM (non-inverting)
	TCCR1A |= (1 << COM1A1) | (0 << COM1A0);
     7a8:	a0 e8       	ldi	r26, 0x80	; 128
     7aa:	b0 e0       	ldi	r27, 0x00	; 0
     7ac:	8c 91       	ld	r24, X
     7ae:	80 68       	ori	r24, 0x80	; 128
     7b0:	8c 93       	st	X, r24
	
	// Set to mode 14 (Fast PWM)
	TCCR1B |= (1 << WGM13) | (1 << WGM12);
     7b2:	e1 e8       	ldi	r30, 0x81	; 129
     7b4:	f0 e0       	ldi	r31, 0x00	; 0
     7b6:	80 81       	ld	r24, Z
     7b8:	88 61       	ori	r24, 0x18	; 24
     7ba:	80 83       	st	Z, r24
	TCCR1A |= (1 << WGM11) | (0 << WGM10);
     7bc:	8c 91       	ld	r24, X
     7be:	82 60       	ori	r24, 0x02	; 2
     7c0:	8c 93       	st	X, r24
	
	// Set prescaler to 1/64
	TCCR1B |= (0 << CS12) | (1 << CS11) | (1 << CS10);
     7c2:	80 81       	ld	r24, Z
     7c4:	83 60       	ori	r24, 0x03	; 3
     7c6:	80 83       	st	Z, r24
	
	// Set TOP
	// frequency = 50 Hz
	// TOP = 5000
	ICR1 = F_CPU/(64*50);
     7c8:	88 e8       	ldi	r24, 0x88	; 136
     7ca:	93 e1       	ldi	r25, 0x13	; 19
     7cc:	90 93 87 00 	sts	0x0087, r25
     7d0:	80 93 86 00 	sts	0x0086, r24
	
	// Set OC1A to output
	DDRB |= (1 << DDB5);
     7d4:	25 9a       	sbi	0x04, 5	; 4
	
	// Set middle position of servo
	COUNTER_set_pulse_width(0x0177);
     7d6:	87 e7       	ldi	r24, 0x77	; 119
     7d8:	91 e0       	ldi	r25, 0x01	; 1
     7da:	d1 cf       	rjmp	.-94     	; 0x77e <COUNTER_set_pulse_width>
     7dc:	08 95       	ret

000007de <IR_read>:
#include "adc_2560.h"

uint8_t IR_read()
{
	static uint8_t values[4];
	values[0] = ADC_read_2560();
     7de:	bf df       	rcall	.-130    	; 0x75e <ADC_read_2560>
     7e0:	80 93 67 02 	sts	0x0267, r24
	//printf("ADC value: %d\n", values[0]);
	int avg = 0;
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     7e4:	ea e6       	ldi	r30, 0x6A	; 106
     7e6:	f2 e0       	ldi	r31, 0x02	; 2
     7e8:	90 81       	ld	r25, Z
		if (i != 0){
			values[i] = values[i - 1];
     7ea:	a9 e6       	ldi	r26, 0x69	; 105
     7ec:	b2 e0       	ldi	r27, 0x02	; 2
     7ee:	2c 91       	ld	r18, X
     7f0:	20 83       	st	Z, r18
	static uint8_t values[4];
	values[0] = ADC_read_2560();
	//printf("ADC value: %d\n", values[0]);
	int avg = 0;
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     7f2:	30 e0       	ldi	r19, 0x00	; 0
     7f4:	29 0f       	add	r18, r25
     7f6:	31 1d       	adc	r19, r1
		if (i != 0){
			values[i] = values[i - 1];
     7f8:	e8 e6       	ldi	r30, 0x68	; 104
     7fa:	f2 e0       	ldi	r31, 0x02	; 2
     7fc:	90 81       	ld	r25, Z
     7fe:	9c 93       	st	X, r25
	static uint8_t values[4];
	values[0] = ADC_read_2560();
	//printf("ADC value: %d\n", values[0]);
	int avg = 0;
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     800:	29 0f       	add	r18, r25
     802:	31 1d       	adc	r19, r1
		if (i != 0){
			values[i] = values[i - 1];
     804:	80 83       	st	Z, r24
	static uint8_t values[4];
	values[0] = ADC_read_2560();
	//printf("ADC value: %d\n", values[0]);
	int avg = 0;
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     806:	a9 01       	movw	r20, r18
     808:	48 0f       	add	r20, r24
     80a:	51 1d       	adc	r21, r1
     80c:	ca 01       	movw	r24, r20
		if (i != 0){
			values[i] = values[i - 1];
		}
	}
	avg = avg / 4;
     80e:	95 95       	asr	r25
     810:	87 95       	ror	r24
     812:	95 95       	asr	r25
     814:	87 95       	ror	r24
	return avg;
}
     816:	08 95       	ret

00000818 <MOTOR_init>:
const uint8_t init_velocity = 0x60;


void MOTOR_init()
{
	TWI_Master_Initialise();
     818:	41 d1       	rcall	.+642    	; 0xa9c <TWI_Master_Initialise>
	// Set MJ1 pins as output
	// PH4 = EN, PH1 = DIR
	DDRH |= (1 << PH4) | (1 << PH1);
     81a:	e1 e0       	ldi	r30, 0x01	; 1
     81c:	f1 e0       	ldi	r31, 0x01	; 1
     81e:	80 81       	ld	r24, Z
     820:	82 61       	ori	r24, 0x12	; 18
     822:	80 83       	st	Z, r24
	
	// Enable motor and select direction in MJ1
	PORTH |= (1 << PH4) | (1 << PH1);
     824:	a2 e0       	ldi	r26, 0x02	; 2
     826:	b1 e0       	ldi	r27, 0x01	; 1
     828:	8c 91       	ld	r24, X
     82a:	82 61       	ori	r24, 0x12	; 18
     82c:	8c 93       	st	X, r24
	
	//Setup encoder
	// Set MJ2 pins as input
	DDRK = 0x00;
     82e:	10 92 07 01 	sts	0x0107, r1
	
	// Set some MJ1 pins to output, PH3 = SEL, PH5 = !OE, PH6 = RST
	DDRH |= (1 << PH3) | (1 << PH5)| (1 << PH6);
     832:	80 81       	ld	r24, Z
     834:	88 66       	ori	r24, 0x68	; 104
     836:	80 83       	st	Z, r24
     838:	08 95       	ret

0000083a <MOTOR_set_dir>:
}


void MOTOR_set_dir(int dir)
{
	if (dir == 1){
     83a:	81 30       	cpi	r24, 0x01	; 1
     83c:	91 05       	cpc	r25, r1
     83e:	31 f4       	brne	.+12     	; 0x84c <MOTOR_set_dir+0x12>
		// retning hyre
		PORTH |= (1 << PH1);
     840:	e2 e0       	ldi	r30, 0x02	; 2
     842:	f1 e0       	ldi	r31, 0x01	; 1
     844:	80 81       	ld	r24, Z
     846:	82 60       	ori	r24, 0x02	; 2
     848:	80 83       	st	Z, r24
     84a:	08 95       	ret
	}
	else if (dir == 0){
     84c:	89 2b       	or	r24, r25
     84e:	29 f4       	brne	.+10     	; 0x85a <MOTOR_set_dir+0x20>
		// retning venstre 
		PORTH &= ~(1 << PH1);
     850:	e2 e0       	ldi	r30, 0x02	; 2
     852:	f1 e0       	ldi	r31, 0x01	; 1
     854:	80 81       	ld	r24, Z
     856:	8d 7f       	andi	r24, 0xFD	; 253
     858:	80 83       	st	Z, r24
     85a:	08 95       	ret

0000085c <MOTOR_set_max_velocity>:
	}
}

void MOTOR_set_max_velocity(int speed){
	switch (speed){
     85c:	81 30       	cpi	r24, 0x01	; 1
     85e:	91 05       	cpc	r25, r1
     860:	19 f0       	breq	.+6      	; 0x868 <MOTOR_set_max_velocity+0xc>
     862:	02 97       	sbiw	r24, 0x02	; 2
     864:	29 f0       	breq	.+10     	; 0x870 <MOTOR_set_max_velocity+0x14>
     866:	08 c0       	rjmp	.+16     	; 0x878 <MOTOR_set_max_velocity+0x1c>
		case 1:
			max_velocity = 0x60;
     868:	80 e6       	ldi	r24, 0x60	; 96
     86a:	80 93 0c 02 	sts	0x020C, r24
			break;
     86e:	08 95       	ret
		case 2:
			max_velocity = 0x80;
     870:	80 e8       	ldi	r24, 0x80	; 128
     872:	80 93 0c 02 	sts	0x020C, r24
			break;
     876:	08 95       	ret
		default:
			max_velocity = 0x60;
     878:	80 e6       	ldi	r24, 0x60	; 96
     87a:	80 93 0c 02 	sts	0x020C, r24
     87e:	08 95       	ret

00000880 <MOTOR_set_velocity>:
			break;
	}
}

void MOTOR_set_velocity(uint8_t vel)
{
     880:	cf 93       	push	r28
     882:	df 93       	push	r29
     884:	1f 92       	push	r1
     886:	cd b7       	in	r28, 0x3d	; 61
     888:	de b7       	in	r29, 0x3e	; 62
	uint8_t velocity[1];
	if (vel < max_velocity){ velocity[0] = vel; }
     88a:	90 91 0c 02 	lds	r25, 0x020C
     88e:	89 17       	cp	r24, r25
     890:	10 f4       	brcc	.+4      	; 0x896 <MOTOR_set_velocity+0x16>
     892:	89 83       	std	Y+1, r24	; 0x01
     894:	03 c0       	rjmp	.+6      	; 0x89c <MOTOR_set_velocity+0x1c>
	else{ velocity[0] = max_velocity; }
     896:	80 91 0c 02 	lds	r24, 0x020C
     89a:	89 83       	std	Y+1, r24	; 0x01
	TWI_send_address_and_data(velocity, 1);
     89c:	61 e0       	ldi	r22, 0x01	; 1
     89e:	70 e0       	ldi	r23, 0x00	; 0
     8a0:	ce 01       	movw	r24, r28
     8a2:	01 96       	adiw	r24, 0x01	; 1
     8a4:	ca d0       	rcall	.+404    	; 0xa3a <TWI_send_address_and_data>
	
	if(!TWI_Transceiver_Busy() && !TWI_statusReg.lastTransOK){
     8a6:	04 d1       	rcall	.+520    	; 0xab0 <TWI_Transceiver_Busy>
     8a8:	81 11       	cpse	r24, r1
     8aa:	09 c0       	rjmp	.+18     	; 0x8be <MOTOR_set_velocity+0x3e>
     8ac:	80 91 6c 02 	lds	r24, 0x026C
     8b0:	80 fd       	sbrc	r24, 0
     8b2:	05 c0       	rjmp	.+10     	; 0x8be <MOTOR_set_velocity+0x3e>
		printf("TWI error\n");
     8b4:	8c e3       	ldi	r24, 0x3C	; 60
     8b6:	92 e0       	ldi	r25, 0x02	; 2
     8b8:	cc d3       	rcall	.+1944   	; 0x1052 <puts>
		TWI_act_on_failure_in_last_transmission( TWI_Get_State_Info() );
     8ba:	fe d0       	rcall	.+508    	; 0xab8 <TWI_Get_State_Info>
     8bc:	ad d0       	rcall	.+346    	; 0xa18 <TWI_act_on_failure_in_last_transmission>
	}
}
     8be:	0f 90       	pop	r0
     8c0:	df 91       	pop	r29
     8c2:	cf 91       	pop	r28
     8c4:	08 95       	ret

000008c6 <MOTOR_read_encoder>:

int16_t MOTOR_read_encoder(void)
{	
	// Set !OE low
	PORTH &= ~(1<<PH5);
     8c6:	e2 e0       	ldi	r30, 0x02	; 2
     8c8:	f1 e0       	ldi	r31, 0x01	; 1
     8ca:	80 81       	ld	r24, Z
     8cc:	8f 7d       	andi	r24, 0xDF	; 223
     8ce:	80 83       	st	Z, r24
	
	// Set SEL low to get high byte(0)
	PORTH &= ~(1<<PH3);
     8d0:	80 81       	ld	r24, Z
     8d2:	87 7f       	andi	r24, 0xF7	; 247
     8d4:	80 83       	st	Z, r24
     8d6:	8a e6       	ldi	r24, 0x6A	; 106
     8d8:	8a 95       	dec	r24
     8da:	f1 f7       	brne	.-4      	; 0x8d8 <MOTOR_read_encoder+0x12>
     8dc:	00 c0       	rjmp	.+0      	; 0x8de <MOTOR_read_encoder+0x18>
	
	_delay_us(20);
	// Read MSB
	uint8_t encoder_value_MSB;
	encoder_value_MSB = PINK;
     8de:	20 91 06 01 	lds	r18, 0x0106
	
	
	// Set SEL high to get low byte(1)
	PORTH |= (1<<PH3);
     8e2:	80 81       	ld	r24, Z
     8e4:	88 60       	ori	r24, 0x08	; 8
     8e6:	80 83       	st	Z, r24
     8e8:	8a e6       	ldi	r24, 0x6A	; 106
     8ea:	8a 95       	dec	r24
     8ec:	f1 f7       	brne	.-4      	; 0x8ea <MOTOR_read_encoder+0x24>
     8ee:	00 c0       	rjmp	.+0      	; 0x8f0 <MOTOR_read_encoder+0x2a>
	_delay_us(20);
	
	// Read LSB
	uint8_t encoder_value_LSB;
	encoder_value_LSB = PINK;
     8f0:	80 91 06 01 	lds	r24, 0x0106

	// Set !OE high
	PORTH |= (1<<PH5);
     8f4:	90 81       	ld	r25, Z
     8f6:	90 62       	ori	r25, 0x20	; 32
     8f8:	90 83       	st	Z, r25
	
	// Process received data
	int16_t total_encoder_value = encoder_value_MSB << 8 | encoder_value_LSB;
     8fa:	90 e0       	ldi	r25, 0x00	; 0
	
	return total_encoder_value;
	
}
     8fc:	92 2b       	or	r25, r18
     8fe:	08 95       	ret

00000900 <MOTOR_find_limits>:
}

void MOTOR_find_limits( void ) 
{
	// *** Calibrate ***
	MOTOR_set_dir(1);
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	90 e0       	ldi	r25, 0x00	; 0
     904:	9a df       	rcall	.-204    	; 0x83a <MOTOR_set_dir>
	max_velocity = init_velocity;
     906:	80 e6       	ldi	r24, 0x60	; 96
     908:	80 93 0c 02 	sts	0x020C, r24
	MOTOR_set_velocity(init_velocity);
     90c:	b9 df       	rcall	.-142    	; 0x880 <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     90e:	2f ef       	ldi	r18, 0xFF	; 255
     910:	87 ea       	ldi	r24, 0xA7	; 167
     912:	91 e6       	ldi	r25, 0x61	; 97
     914:	21 50       	subi	r18, 0x01	; 1
     916:	80 40       	sbci	r24, 0x00	; 0
     918:	90 40       	sbci	r25, 0x00	; 0
     91a:	e1 f7       	brne	.-8      	; 0x914 <MOTOR_find_limits+0x14>
     91c:	00 c0       	rjmp	.+0      	; 0x91e <MOTOR_find_limits+0x1e>
     91e:	00 00       	nop
	_delay_ms(2000);
	MOTOR_set_velocity(0);
     920:	80 e0       	ldi	r24, 0x00	; 0
     922:	ae df       	rcall	.-164    	; 0x880 <MOTOR_set_velocity>
	
	// Reset encoder
	PORTH &= ~(1 << PH6);
     924:	e2 e0       	ldi	r30, 0x02	; 2
     926:	f1 e0       	ldi	r31, 0x01	; 1
     928:	80 81       	ld	r24, Z
     92a:	8f 7b       	andi	r24, 0xBF	; 191
     92c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     92e:	2a e6       	ldi	r18, 0x6A	; 106
     930:	2a 95       	dec	r18
     932:	f1 f7       	brne	.-4      	; 0x930 <MOTOR_find_limits+0x30>
     934:	00 c0       	rjmp	.+0      	; 0x936 <MOTOR_find_limits+0x36>
	_delay_us(20);
	PORTH |= (1 << PH6);
     936:	80 81       	ld	r24, Z
     938:	80 64       	ori	r24, 0x40	; 64
     93a:	80 83       	st	Z, r24
	
	// Find max encoder value
	MOTOR_set_dir(0);
     93c:	80 e0       	ldi	r24, 0x00	; 0
     93e:	90 e0       	ldi	r25, 0x00	; 0
     940:	7c df       	rcall	.-264    	; 0x83a <MOTOR_set_dir>
	MOTOR_set_velocity(init_velocity);
     942:	80 e6       	ldi	r24, 0x60	; 96
     944:	9d df       	rcall	.-198    	; 0x880 <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     946:	8f ef       	ldi	r24, 0xFF	; 255
     948:	97 ea       	ldi	r25, 0xA7	; 167
     94a:	21 e6       	ldi	r18, 0x61	; 97
     94c:	81 50       	subi	r24, 0x01	; 1
     94e:	90 40       	sbci	r25, 0x00	; 0
     950:	20 40       	sbci	r18, 0x00	; 0
     952:	e1 f7       	brne	.-8      	; 0x94c <MOTOR_find_limits+0x4c>
     954:	00 c0       	rjmp	.+0      	; 0x956 <MOTOR_find_limits+0x56>
     956:	00 00       	nop
	_delay_ms(2000);
	MOTOR_set_velocity(0);
     958:	80 e0       	ldi	r24, 0x00	; 0
     95a:	92 df       	rcall	.-220    	; 0x880 <MOTOR_set_velocity>
	MOTOR_max_encoder_value = MOTOR_read_encoder();
     95c:	b4 df       	rcall	.-152    	; 0x8c6 <MOTOR_read_encoder>
     95e:	80 93 72 02 	sts	0x0272, r24
     962:	90 93 73 02 	sts	0x0273, r25
	printf("Max encoder value: %d\n", MOTOR_max_encoder_value);
     966:	9f 93       	push	r25
     968:	8f 93       	push	r24
     96a:	86 e4       	ldi	r24, 0x46	; 70
     96c:	92 e0       	ldi	r25, 0x02	; 2
     96e:	9f 93       	push	r25
     970:	8f 93       	push	r24
     972:	5e d3       	rcall	.+1724   	; 0x1030 <printf>
     974:	0f 90       	pop	r0
     976:	0f 90       	pop	r0
     978:	0f 90       	pop	r0
     97a:	0f 90       	pop	r0
     97c:	08 95       	ret

0000097e <MOTOR_read_scaled_encoder>:
	return total_encoder_value;
	
}

int MOTOR_read_scaled_encoder()
{
     97e:	cf 92       	push	r12
     980:	df 92       	push	r13
     982:	ef 92       	push	r14
     984:	ff 92       	push	r15
	float encoder_value = (float)MOTOR_read_encoder()/MOTOR_max_encoder_value * 0xFF; //Scaled between 0 and 255
     986:	9f df       	rcall	.-194    	; 0x8c6 <MOTOR_read_encoder>
     988:	bc 01       	movw	r22, r24
     98a:	88 27       	eor	r24, r24
     98c:	77 fd       	sbrc	r23, 7
     98e:	80 95       	com	r24
     990:	98 2f       	mov	r25, r24
     992:	e8 d1       	rcall	.+976    	; 0xd64 <__floatsisf>
     994:	6b 01       	movw	r12, r22
     996:	7c 01       	movw	r14, r24
     998:	60 91 72 02 	lds	r22, 0x0272
     99c:	70 91 73 02 	lds	r23, 0x0273
     9a0:	88 27       	eor	r24, r24
     9a2:	77 fd       	sbrc	r23, 7
     9a4:	80 95       	com	r24
     9a6:	98 2f       	mov	r25, r24
     9a8:	dd d1       	rcall	.+954    	; 0xd64 <__floatsisf>
     9aa:	9b 01       	movw	r18, r22
     9ac:	ac 01       	movw	r20, r24
     9ae:	c7 01       	movw	r24, r14
     9b0:	b6 01       	movw	r22, r12
     9b2:	3d d1       	rcall	.+634    	; 0xc2e <__divsf3>
     9b4:	20 e0       	ldi	r18, 0x00	; 0
     9b6:	30 e0       	ldi	r19, 0x00	; 0
     9b8:	4f e7       	ldi	r20, 0x7F	; 127
     9ba:	53 e4       	ldi	r21, 0x43	; 67
     9bc:	5f d2       	rcall	.+1214   	; 0xe7c <__mulsf3>
	return (int)encoder_value;
     9be:	9f d1       	rcall	.+830    	; 0xcfe <__fixsfsi>
     9c0:	cb 01       	movw	r24, r22
     9c2:	ff 90       	pop	r15
     9c4:	ef 90       	pop	r14
     9c6:	df 90       	pop	r13
     9c8:	cf 90       	pop	r12
     9ca:	08 95       	ret

000009cc <SOLENOID_pulse>:

void SOLENOID_pulse(uint8_t shoot)
{
	// This function should only be called if shoot has changed from 0 to 1
	// (message received from 162 only when this happens)
	if (shoot){
     9cc:	81 11       	cpse	r24, r1
		// Start timer
		//set pin to 0
		PORTF &= ~(1 << PF1);
     9ce:	89 98       	cbi	0x11, 1	; 17
     9d0:	08 95       	ret

000009d2 <SOLENOID_timer_init>:
	}
}

void SOLENOID_timer_init(){
	//CTC mode
	TCCR4B |= (1 << WGM42);
     9d2:	e1 ea       	ldi	r30, 0xA1	; 161
     9d4:	f0 e0       	ldi	r31, 0x00	; 0
     9d6:	80 81       	ld	r24, Z
     9d8:	88 60       	ori	r24, 0x08	; 8
     9da:	80 83       	st	Z, r24
	
	// Prescaler = 256
	TCCR4B |= (1 << CS42);
     9dc:	80 81       	ld	r24, Z
     9de:	84 60       	ori	r24, 0x04	; 4
     9e0:	80 83       	st	Z, r24
	
	// Set output compare value
	OCR4A = 0x5162;		// 20834, corresponds to f = 3Hz
     9e2:	82 e6       	ldi	r24, 0x62	; 98
     9e4:	91 e5       	ldi	r25, 0x51	; 81
     9e6:	90 93 a9 00 	sts	0x00A9, r25
     9ea:	80 93 a8 00 	sts	0x00A8, r24
	// Start timer
	TIMSK4 |= (1 << OCIE4A);
     9ee:	e2 e7       	ldi	r30, 0x72	; 114
     9f0:	f0 e0       	ldi	r31, 0x00	; 0
     9f2:	80 81       	ld	r24, Z
     9f4:	82 60       	ori	r24, 0x02	; 2
     9f6:	80 83       	st	Z, r24
     9f8:	08 95       	ret

000009fa <SOLENOID_init>:

void SOLENOID_init()
{
	// Set the correct pin as output
	// Choose A1: PF1
	DDRF |= (1 << DDF1);
     9fa:	81 9a       	sbi	0x10, 1	; 16
	PORTF |= (1 << PF1);
     9fc:	89 9a       	sbi	0x11, 1	; 17
	
	SOLENOID_timer_init();
     9fe:	e9 cf       	rjmp	.-46     	; 0x9d2 <SOLENOID_timer_init>
     a00:	08 95       	ret

00000a02 <__vector_42>:
	OCR4A = 0x5162;		// 20834, corresponds to f = 3Hz
	// Start timer
	TIMSK4 |= (1 << OCIE4A);
}

ISR(TIMER4_COMPA_vect){
     a02:	1f 92       	push	r1
     a04:	0f 92       	push	r0
     a06:	0f b6       	in	r0, 0x3f	; 63
     a08:	0f 92       	push	r0
     a0a:	11 24       	eor	r1, r1
	
	PORTF |= (1 << PF1);
     a0c:	89 9a       	sbi	0x11, 1	; 17

}
     a0e:	0f 90       	pop	r0
     a10:	0f be       	out	0x3f, r0	; 63
     a12:	0f 90       	pop	r0
     a14:	1f 90       	pop	r1
     a16:	18 95       	reti

00000a18 <TWI_act_on_failure_in_last_transmission>:

#include "TWI_Master.h"
#include "twi_handler.h"

unsigned char TWI_act_on_failure_in_last_transmission( unsigned char TWIerrormsg )
{
     a18:	cf 93       	push	r28
     a1a:	c8 2f       	mov	r28, r24
	if (( TWIerrormsg == TWI_MTX_ADR_NACK ) | ( TWIerrormsg == TWI_MRX_ADR_NACK )){
     a1c:	81 e0       	ldi	r24, 0x01	; 1
     a1e:	c8 34       	cpi	r28, 0x48	; 72
     a20:	09 f0       	breq	.+2      	; 0xa24 <TWI_act_on_failure_in_last_transmission+0xc>
     a22:	80 e0       	ldi	r24, 0x00	; 0
     a24:	81 11       	cpse	r24, r1
     a26:	05 c0       	rjmp	.+10     	; 0xa32 <TWI_act_on_failure_in_last_transmission+0x1a>
     a28:	81 e0       	ldi	r24, 0x01	; 1
     a2a:	c0 32       	cpi	r28, 0x20	; 32
     a2c:	09 f0       	breq	.+2      	; 0xa30 <TWI_act_on_failure_in_last_transmission+0x18>
     a2e:	80 e0       	ldi	r24, 0x00	; 0
     a30:	81 11       	cpse	r24, r1
		TWI_Start_Transceiver();
     a32:	6c d0       	rcall	.+216    	; 0xb0c <TWI_Start_Transceiver>
	}
	return TWIerrormsg;
}
     a34:	8c 2f       	mov	r24, r28
     a36:	cf 91       	pop	r28
     a38:	08 95       	ret

00000a3a <TWI_send_address_and_data>:

void TWI_send_address_and_data(uint8_t *message, int message_length)
{
     a3a:	cf 93       	push	r28
     a3c:	df 93       	push	r29
     a3e:	00 d0       	rcall	.+0      	; 0xa40 <TWI_send_address_and_data+0x6>
     a40:	1f 92       	push	r1
     a42:	cd b7       	in	r28, 0x3d	; 61
     a44:	de b7       	in	r29, 0x3e	; 62
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
     a46:	20 e5       	ldi	r18, 0x50	; 80
     a48:	29 83       	std	Y+1, r18	; 0x01
	message_buffer[1] = 0x00;
     a4a:	1a 82       	std	Y+2, r1	; 0x02
	//printf("Message to twi: ");
	for (int i = 0; i < message_length; i++){
     a4c:	16 16       	cp	r1, r22
     a4e:	17 06       	cpc	r1, r23
     a50:	44 f4       	brge	.+16     	; 0xa62 <TWI_send_address_and_data+0x28>
		message_buffer[i+2] = message[i];
     a52:	fc 01       	movw	r30, r24
     a54:	20 81       	ld	r18, Z
     a56:	2b 83       	std	Y+3, r18	; 0x03
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
	message_buffer[1] = 0x00;
	//printf("Message to twi: ");
	for (int i = 0; i < message_length; i++){
     a58:	62 30       	cpi	r22, 0x02	; 2
     a5a:	71 05       	cpc	r23, r1
     a5c:	14 f0       	brlt	.+4      	; 0xa62 <TWI_send_address_and_data+0x28>
		message_buffer[i+2] = message[i];
     a5e:	81 81       	ldd	r24, Z+1	; 0x01
     a60:	8c 83       	std	Y+4, r24	; 0x04
		//printf("%d ", message_buffer[i+2]);
	}
	TWI_Start_Transceiver_With_Data(message_buffer, message_length + 2);
     a62:	6e 5f       	subi	r22, 0xFE	; 254
     a64:	ce 01       	movw	r24, r28
     a66:	01 96       	adiw	r24, 0x01	; 1
     a68:	2f d0       	rcall	.+94     	; 0xac8 <TWI_Start_Transceiver_With_Data>
     a6a:	0f 90       	pop	r0
     a6c:	0f 90       	pop	r0
     a6e:	0f 90       	pop	r0
     a70:	0f 90       	pop	r0
     a72:	df 91       	pop	r29
     a74:	cf 91       	pop	r28
     a76:	08 95       	ret

00000a78 <SERVO_set_position>:
#include <stdlib.h>


void SERVO_set_position(uint8_t pos)
{
	uint16_t pulse_width = MIN + (uint16_t)pos;
     a78:	90 e0       	ldi	r25, 0x00	; 0
     a7a:	86 50       	subi	r24, 0x06	; 6
     a7c:	9f 4f       	sbci	r25, 0xFF	; 255
	if ( pulse_width > MAX){ pulse_width = MAX; }
     a7e:	85 3f       	cpi	r24, 0xF5	; 245
     a80:	21 e0       	ldi	r18, 0x01	; 1
     a82:	92 07       	cpc	r25, r18
     a84:	20 f4       	brcc	.+8      	; 0xa8e <SERVO_set_position+0x16>
	else if ( pulse_width < MIN ){ pulse_width = MIN; }
     a86:	8a 3f       	cpi	r24, 0xFA	; 250
     a88:	91 05       	cpc	r25, r1
     a8a:	20 f0       	brcs	.+8      	; 0xa94 <SERVO_set_position+0x1c>
     a8c:	05 c0       	rjmp	.+10     	; 0xa98 <SERVO_set_position+0x20>


void SERVO_set_position(uint8_t pos)
{
	uint16_t pulse_width = MIN + (uint16_t)pos;
	if ( pulse_width > MAX){ pulse_width = MAX; }
     a8e:	84 ef       	ldi	r24, 0xF4	; 244
     a90:	91 e0       	ldi	r25, 0x01	; 1
     a92:	02 c0       	rjmp	.+4      	; 0xa98 <SERVO_set_position+0x20>
	else if ( pulse_width < MIN ){ pulse_width = MIN; }
     a94:	8a ef       	ldi	r24, 0xFA	; 250
     a96:	90 e0       	ldi	r25, 0x00	; 0
		
	COUNTER_set_pulse_width(pulse_width);
     a98:	72 ce       	rjmp	.-796    	; 0x77e <COUNTER_set_pulse_width>
     a9a:	08 95       	ret

00000a9c <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     a9c:	8c e0       	ldi	r24, 0x0C	; 12
     a9e:	80 93 b8 00 	sts	0x00B8, r24
     aa2:	8f ef       	ldi	r24, 0xFF	; 255
     aa4:	80 93 bb 00 	sts	0x00BB, r24
     aa8:	84 e0       	ldi	r24, 0x04	; 4
     aaa:	80 93 bc 00 	sts	0x00BC, r24
     aae:	08 95       	ret

00000ab0 <TWI_Transceiver_Busy>:
     ab0:	80 91 bc 00 	lds	r24, 0x00BC
     ab4:	81 70       	andi	r24, 0x01	; 1
     ab6:	08 95       	ret

00000ab8 <TWI_Get_State_Info>:
     ab8:	ec eb       	ldi	r30, 0xBC	; 188
     aba:	f0 e0       	ldi	r31, 0x00	; 0
     abc:	80 81       	ld	r24, Z
     abe:	80 fd       	sbrc	r24, 0
     ac0:	fd cf       	rjmp	.-6      	; 0xabc <TWI_Get_State_Info+0x4>
     ac2:	80 91 0d 02 	lds	r24, 0x020D
     ac6:	08 95       	ret

00000ac8 <TWI_Start_Transceiver_With_Data>:
     ac8:	ec eb       	ldi	r30, 0xBC	; 188
     aca:	f0 e0       	ldi	r31, 0x00	; 0
     acc:	20 81       	ld	r18, Z
     ace:	20 fd       	sbrc	r18, 0
     ad0:	fd cf       	rjmp	.-6      	; 0xacc <TWI_Start_Transceiver_With_Data+0x4>
     ad2:	60 93 6d 02 	sts	0x026D, r22
     ad6:	fc 01       	movw	r30, r24
     ad8:	20 81       	ld	r18, Z
     ada:	20 93 6e 02 	sts	0x026E, r18
     ade:	20 fd       	sbrc	r18, 0
     ae0:	0c c0       	rjmp	.+24     	; 0xafa <TWI_Start_Transceiver_With_Data+0x32>
     ae2:	62 30       	cpi	r22, 0x02	; 2
     ae4:	50 f0       	brcs	.+20     	; 0xafa <TWI_Start_Transceiver_With_Data+0x32>
     ae6:	dc 01       	movw	r26, r24
     ae8:	11 96       	adiw	r26, 0x01	; 1
     aea:	ef e6       	ldi	r30, 0x6F	; 111
     aec:	f2 e0       	ldi	r31, 0x02	; 2
     aee:	81 e0       	ldi	r24, 0x01	; 1
     af0:	9d 91       	ld	r25, X+
     af2:	91 93       	st	Z+, r25
     af4:	8f 5f       	subi	r24, 0xFF	; 255
     af6:	86 13       	cpse	r24, r22
     af8:	fb cf       	rjmp	.-10     	; 0xaf0 <TWI_Start_Transceiver_With_Data+0x28>
     afa:	10 92 6c 02 	sts	0x026C, r1
     afe:	88 ef       	ldi	r24, 0xF8	; 248
     b00:	80 93 0d 02 	sts	0x020D, r24
     b04:	85 ea       	ldi	r24, 0xA5	; 165
     b06:	80 93 bc 00 	sts	0x00BC, r24
     b0a:	08 95       	ret

00000b0c <TWI_Start_Transceiver>:
     b0c:	ec eb       	ldi	r30, 0xBC	; 188
     b0e:	f0 e0       	ldi	r31, 0x00	; 0
     b10:	80 81       	ld	r24, Z
     b12:	80 fd       	sbrc	r24, 0
     b14:	fd cf       	rjmp	.-6      	; 0xb10 <TWI_Start_Transceiver+0x4>
     b16:	10 92 6c 02 	sts	0x026C, r1
     b1a:	88 ef       	ldi	r24, 0xF8	; 248
     b1c:	80 93 0d 02 	sts	0x020D, r24
     b20:	85 ea       	ldi	r24, 0xA5	; 165
     b22:	80 93 bc 00 	sts	0x00BC, r24
     b26:	08 95       	ret

00000b28 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     b28:	1f 92       	push	r1
     b2a:	0f 92       	push	r0
     b2c:	0f b6       	in	r0, 0x3f	; 63
     b2e:	0f 92       	push	r0
     b30:	11 24       	eor	r1, r1
     b32:	0b b6       	in	r0, 0x3b	; 59
     b34:	0f 92       	push	r0
     b36:	2f 93       	push	r18
     b38:	3f 93       	push	r19
     b3a:	8f 93       	push	r24
     b3c:	9f 93       	push	r25
     b3e:	af 93       	push	r26
     b40:	bf 93       	push	r27
     b42:	ef 93       	push	r30
     b44:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     b46:	80 91 b9 00 	lds	r24, 0x00B9
     b4a:	90 e0       	ldi	r25, 0x00	; 0
     b4c:	fc 01       	movw	r30, r24
     b4e:	38 97       	sbiw	r30, 0x08	; 8
     b50:	e1 35       	cpi	r30, 0x51	; 81
     b52:	f1 05       	cpc	r31, r1
     b54:	08 f0       	brcs	.+2      	; 0xb58 <__vector_39+0x30>
     b56:	55 c0       	rjmp	.+170    	; 0xc02 <__vector_39+0xda>
     b58:	ee 58       	subi	r30, 0x8E	; 142
     b5a:	ff 4f       	sbci	r31, 0xFF	; 255
     b5c:	05 c2       	rjmp	.+1034   	; 0xf68 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     b5e:	10 92 6b 02 	sts	0x026B, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     b62:	e0 91 6b 02 	lds	r30, 0x026B
     b66:	80 91 6d 02 	lds	r24, 0x026D
     b6a:	e8 17       	cp	r30, r24
     b6c:	70 f4       	brcc	.+28     	; 0xb8a <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     b6e:	81 e0       	ldi	r24, 0x01	; 1
     b70:	8e 0f       	add	r24, r30
     b72:	80 93 6b 02 	sts	0x026B, r24
     b76:	f0 e0       	ldi	r31, 0x00	; 0
     b78:	e2 59       	subi	r30, 0x92	; 146
     b7a:	fd 4f       	sbci	r31, 0xFD	; 253
     b7c:	80 81       	ld	r24, Z
     b7e:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b82:	85 e8       	ldi	r24, 0x85	; 133
     b84:	80 93 bc 00 	sts	0x00BC, r24
     b88:	43 c0       	rjmp	.+134    	; 0xc10 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b8a:	80 91 6c 02 	lds	r24, 0x026C
     b8e:	81 60       	ori	r24, 0x01	; 1
     b90:	80 93 6c 02 	sts	0x026C, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b94:	84 e9       	ldi	r24, 0x94	; 148
     b96:	80 93 bc 00 	sts	0x00BC, r24
     b9a:	3a c0       	rjmp	.+116    	; 0xc10 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     b9c:	e0 91 6b 02 	lds	r30, 0x026B
     ba0:	81 e0       	ldi	r24, 0x01	; 1
     ba2:	8e 0f       	add	r24, r30
     ba4:	80 93 6b 02 	sts	0x026B, r24
     ba8:	80 91 bb 00 	lds	r24, 0x00BB
     bac:	f0 e0       	ldi	r31, 0x00	; 0
     bae:	e2 59       	subi	r30, 0x92	; 146
     bb0:	fd 4f       	sbci	r31, 0xFD	; 253
     bb2:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     bb4:	20 91 6b 02 	lds	r18, 0x026B
     bb8:	30 e0       	ldi	r19, 0x00	; 0
     bba:	80 91 6d 02 	lds	r24, 0x026D
     bbe:	90 e0       	ldi	r25, 0x00	; 0
     bc0:	01 97       	sbiw	r24, 0x01	; 1
     bc2:	28 17       	cp	r18, r24
     bc4:	39 07       	cpc	r19, r25
     bc6:	24 f4       	brge	.+8      	; 0xbd0 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bc8:	85 ec       	ldi	r24, 0xC5	; 197
     bca:	80 93 bc 00 	sts	0x00BC, r24
     bce:	20 c0       	rjmp	.+64     	; 0xc10 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bd0:	85 e8       	ldi	r24, 0x85	; 133
     bd2:	80 93 bc 00 	sts	0x00BC, r24
     bd6:	1c c0       	rjmp	.+56     	; 0xc10 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     bd8:	80 91 bb 00 	lds	r24, 0x00BB
     bdc:	e0 91 6b 02 	lds	r30, 0x026B
     be0:	f0 e0       	ldi	r31, 0x00	; 0
     be2:	e2 59       	subi	r30, 0x92	; 146
     be4:	fd 4f       	sbci	r31, 0xFD	; 253
     be6:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     be8:	80 91 6c 02 	lds	r24, 0x026C
     bec:	81 60       	ori	r24, 0x01	; 1
     bee:	80 93 6c 02 	sts	0x026C, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bf2:	84 e9       	ldi	r24, 0x94	; 148
     bf4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     bf8:	0b c0       	rjmp	.+22     	; 0xc10 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bfa:	85 ea       	ldi	r24, 0xA5	; 165
     bfc:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     c00:	07 c0       	rjmp	.+14     	; 0xc10 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     c02:	80 91 b9 00 	lds	r24, 0x00B9
     c06:	80 93 0d 02 	sts	0x020D, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     c0a:	84 e0       	ldi	r24, 0x04	; 4
     c0c:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     c10:	ff 91       	pop	r31
     c12:	ef 91       	pop	r30
     c14:	bf 91       	pop	r27
     c16:	af 91       	pop	r26
     c18:	9f 91       	pop	r25
     c1a:	8f 91       	pop	r24
     c1c:	3f 91       	pop	r19
     c1e:	2f 91       	pop	r18
     c20:	0f 90       	pop	r0
     c22:	0b be       	out	0x3b, r0	; 59
     c24:	0f 90       	pop	r0
     c26:	0f be       	out	0x3f, r0	; 63
     c28:	0f 90       	pop	r0
     c2a:	1f 90       	pop	r1
     c2c:	18 95       	reti

00000c2e <__divsf3>:
     c2e:	0c d0       	rcall	.+24     	; 0xc48 <__divsf3x>
     c30:	eb c0       	rjmp	.+470    	; 0xe08 <__fp_round>
     c32:	e3 d0       	rcall	.+454    	; 0xdfa <__fp_pscB>
     c34:	40 f0       	brcs	.+16     	; 0xc46 <__divsf3+0x18>
     c36:	da d0       	rcall	.+436    	; 0xdec <__fp_pscA>
     c38:	30 f0       	brcs	.+12     	; 0xc46 <__divsf3+0x18>
     c3a:	21 f4       	brne	.+8      	; 0xc44 <__divsf3+0x16>
     c3c:	5f 3f       	cpi	r21, 0xFF	; 255
     c3e:	19 f0       	breq	.+6      	; 0xc46 <__divsf3+0x18>
     c40:	cc c0       	rjmp	.+408    	; 0xdda <__fp_inf>
     c42:	51 11       	cpse	r21, r1
     c44:	15 c1       	rjmp	.+554    	; 0xe70 <__fp_szero>
     c46:	cf c0       	rjmp	.+414    	; 0xde6 <__fp_nan>

00000c48 <__divsf3x>:
     c48:	f0 d0       	rcall	.+480    	; 0xe2a <__fp_split3>
     c4a:	98 f3       	brcs	.-26     	; 0xc32 <__divsf3+0x4>

00000c4c <__divsf3_pse>:
     c4c:	99 23       	and	r25, r25
     c4e:	c9 f3       	breq	.-14     	; 0xc42 <__divsf3+0x14>
     c50:	55 23       	and	r21, r21
     c52:	b1 f3       	breq	.-20     	; 0xc40 <__divsf3+0x12>
     c54:	95 1b       	sub	r25, r21
     c56:	55 0b       	sbc	r21, r21
     c58:	bb 27       	eor	r27, r27
     c5a:	aa 27       	eor	r26, r26
     c5c:	62 17       	cp	r22, r18
     c5e:	73 07       	cpc	r23, r19
     c60:	84 07       	cpc	r24, r20
     c62:	38 f0       	brcs	.+14     	; 0xc72 <__divsf3_pse+0x26>
     c64:	9f 5f       	subi	r25, 0xFF	; 255
     c66:	5f 4f       	sbci	r21, 0xFF	; 255
     c68:	22 0f       	add	r18, r18
     c6a:	33 1f       	adc	r19, r19
     c6c:	44 1f       	adc	r20, r20
     c6e:	aa 1f       	adc	r26, r26
     c70:	a9 f3       	breq	.-22     	; 0xc5c <__divsf3_pse+0x10>
     c72:	33 d0       	rcall	.+102    	; 0xcda <__divsf3_pse+0x8e>
     c74:	0e 2e       	mov	r0, r30
     c76:	3a f0       	brmi	.+14     	; 0xc86 <__divsf3_pse+0x3a>
     c78:	e0 e8       	ldi	r30, 0x80	; 128
     c7a:	30 d0       	rcall	.+96     	; 0xcdc <__divsf3_pse+0x90>
     c7c:	91 50       	subi	r25, 0x01	; 1
     c7e:	50 40       	sbci	r21, 0x00	; 0
     c80:	e6 95       	lsr	r30
     c82:	00 1c       	adc	r0, r0
     c84:	ca f7       	brpl	.-14     	; 0xc78 <__divsf3_pse+0x2c>
     c86:	29 d0       	rcall	.+82     	; 0xcda <__divsf3_pse+0x8e>
     c88:	fe 2f       	mov	r31, r30
     c8a:	27 d0       	rcall	.+78     	; 0xcda <__divsf3_pse+0x8e>
     c8c:	66 0f       	add	r22, r22
     c8e:	77 1f       	adc	r23, r23
     c90:	88 1f       	adc	r24, r24
     c92:	bb 1f       	adc	r27, r27
     c94:	26 17       	cp	r18, r22
     c96:	37 07       	cpc	r19, r23
     c98:	48 07       	cpc	r20, r24
     c9a:	ab 07       	cpc	r26, r27
     c9c:	b0 e8       	ldi	r27, 0x80	; 128
     c9e:	09 f0       	breq	.+2      	; 0xca2 <__divsf3_pse+0x56>
     ca0:	bb 0b       	sbc	r27, r27
     ca2:	80 2d       	mov	r24, r0
     ca4:	bf 01       	movw	r22, r30
     ca6:	ff 27       	eor	r31, r31
     ca8:	93 58       	subi	r25, 0x83	; 131
     caa:	5f 4f       	sbci	r21, 0xFF	; 255
     cac:	2a f0       	brmi	.+10     	; 0xcb8 <__divsf3_pse+0x6c>
     cae:	9e 3f       	cpi	r25, 0xFE	; 254
     cb0:	51 05       	cpc	r21, r1
     cb2:	68 f0       	brcs	.+26     	; 0xcce <__divsf3_pse+0x82>
     cb4:	92 c0       	rjmp	.+292    	; 0xdda <__fp_inf>
     cb6:	dc c0       	rjmp	.+440    	; 0xe70 <__fp_szero>
     cb8:	5f 3f       	cpi	r21, 0xFF	; 255
     cba:	ec f3       	brlt	.-6      	; 0xcb6 <__divsf3_pse+0x6a>
     cbc:	98 3e       	cpi	r25, 0xE8	; 232
     cbe:	dc f3       	brlt	.-10     	; 0xcb6 <__divsf3_pse+0x6a>
     cc0:	86 95       	lsr	r24
     cc2:	77 95       	ror	r23
     cc4:	67 95       	ror	r22
     cc6:	b7 95       	ror	r27
     cc8:	f7 95       	ror	r31
     cca:	9f 5f       	subi	r25, 0xFF	; 255
     ccc:	c9 f7       	brne	.-14     	; 0xcc0 <__divsf3_pse+0x74>
     cce:	88 0f       	add	r24, r24
     cd0:	91 1d       	adc	r25, r1
     cd2:	96 95       	lsr	r25
     cd4:	87 95       	ror	r24
     cd6:	97 f9       	bld	r25, 7
     cd8:	08 95       	ret
     cda:	e1 e0       	ldi	r30, 0x01	; 1
     cdc:	66 0f       	add	r22, r22
     cde:	77 1f       	adc	r23, r23
     ce0:	88 1f       	adc	r24, r24
     ce2:	bb 1f       	adc	r27, r27
     ce4:	62 17       	cp	r22, r18
     ce6:	73 07       	cpc	r23, r19
     ce8:	84 07       	cpc	r24, r20
     cea:	ba 07       	cpc	r27, r26
     cec:	20 f0       	brcs	.+8      	; 0xcf6 <__divsf3_pse+0xaa>
     cee:	62 1b       	sub	r22, r18
     cf0:	73 0b       	sbc	r23, r19
     cf2:	84 0b       	sbc	r24, r20
     cf4:	ba 0b       	sbc	r27, r26
     cf6:	ee 1f       	adc	r30, r30
     cf8:	88 f7       	brcc	.-30     	; 0xcdc <__divsf3_pse+0x90>
     cfa:	e0 95       	com	r30
     cfc:	08 95       	ret

00000cfe <__fixsfsi>:
     cfe:	04 d0       	rcall	.+8      	; 0xd08 <__fixunssfsi>
     d00:	68 94       	set
     d02:	b1 11       	cpse	r27, r1
     d04:	b5 c0       	rjmp	.+362    	; 0xe70 <__fp_szero>
     d06:	08 95       	ret

00000d08 <__fixunssfsi>:
     d08:	98 d0       	rcall	.+304    	; 0xe3a <__fp_splitA>
     d0a:	88 f0       	brcs	.+34     	; 0xd2e <__fixunssfsi+0x26>
     d0c:	9f 57       	subi	r25, 0x7F	; 127
     d0e:	90 f0       	brcs	.+36     	; 0xd34 <__fixunssfsi+0x2c>
     d10:	b9 2f       	mov	r27, r25
     d12:	99 27       	eor	r25, r25
     d14:	b7 51       	subi	r27, 0x17	; 23
     d16:	a0 f0       	brcs	.+40     	; 0xd40 <__fixunssfsi+0x38>
     d18:	d1 f0       	breq	.+52     	; 0xd4e <__fixunssfsi+0x46>
     d1a:	66 0f       	add	r22, r22
     d1c:	77 1f       	adc	r23, r23
     d1e:	88 1f       	adc	r24, r24
     d20:	99 1f       	adc	r25, r25
     d22:	1a f0       	brmi	.+6      	; 0xd2a <__fixunssfsi+0x22>
     d24:	ba 95       	dec	r27
     d26:	c9 f7       	brne	.-14     	; 0xd1a <__fixunssfsi+0x12>
     d28:	12 c0       	rjmp	.+36     	; 0xd4e <__fixunssfsi+0x46>
     d2a:	b1 30       	cpi	r27, 0x01	; 1
     d2c:	81 f0       	breq	.+32     	; 0xd4e <__fixunssfsi+0x46>
     d2e:	9f d0       	rcall	.+318    	; 0xe6e <__fp_zero>
     d30:	b1 e0       	ldi	r27, 0x01	; 1
     d32:	08 95       	ret
     d34:	9c c0       	rjmp	.+312    	; 0xe6e <__fp_zero>
     d36:	67 2f       	mov	r22, r23
     d38:	78 2f       	mov	r23, r24
     d3a:	88 27       	eor	r24, r24
     d3c:	b8 5f       	subi	r27, 0xF8	; 248
     d3e:	39 f0       	breq	.+14     	; 0xd4e <__fixunssfsi+0x46>
     d40:	b9 3f       	cpi	r27, 0xF9	; 249
     d42:	cc f3       	brlt	.-14     	; 0xd36 <__fixunssfsi+0x2e>
     d44:	86 95       	lsr	r24
     d46:	77 95       	ror	r23
     d48:	67 95       	ror	r22
     d4a:	b3 95       	inc	r27
     d4c:	d9 f7       	brne	.-10     	; 0xd44 <__fixunssfsi+0x3c>
     d4e:	3e f4       	brtc	.+14     	; 0xd5e <__fixunssfsi+0x56>
     d50:	90 95       	com	r25
     d52:	80 95       	com	r24
     d54:	70 95       	com	r23
     d56:	61 95       	neg	r22
     d58:	7f 4f       	sbci	r23, 0xFF	; 255
     d5a:	8f 4f       	sbci	r24, 0xFF	; 255
     d5c:	9f 4f       	sbci	r25, 0xFF	; 255
     d5e:	08 95       	ret

00000d60 <__floatunsisf>:
     d60:	e8 94       	clt
     d62:	09 c0       	rjmp	.+18     	; 0xd76 <__floatsisf+0x12>

00000d64 <__floatsisf>:
     d64:	97 fb       	bst	r25, 7
     d66:	3e f4       	brtc	.+14     	; 0xd76 <__floatsisf+0x12>
     d68:	90 95       	com	r25
     d6a:	80 95       	com	r24
     d6c:	70 95       	com	r23
     d6e:	61 95       	neg	r22
     d70:	7f 4f       	sbci	r23, 0xFF	; 255
     d72:	8f 4f       	sbci	r24, 0xFF	; 255
     d74:	9f 4f       	sbci	r25, 0xFF	; 255
     d76:	99 23       	and	r25, r25
     d78:	a9 f0       	breq	.+42     	; 0xda4 <__floatsisf+0x40>
     d7a:	f9 2f       	mov	r31, r25
     d7c:	96 e9       	ldi	r25, 0x96	; 150
     d7e:	bb 27       	eor	r27, r27
     d80:	93 95       	inc	r25
     d82:	f6 95       	lsr	r31
     d84:	87 95       	ror	r24
     d86:	77 95       	ror	r23
     d88:	67 95       	ror	r22
     d8a:	b7 95       	ror	r27
     d8c:	f1 11       	cpse	r31, r1
     d8e:	f8 cf       	rjmp	.-16     	; 0xd80 <__floatsisf+0x1c>
     d90:	fa f4       	brpl	.+62     	; 0xdd0 <__floatsisf+0x6c>
     d92:	bb 0f       	add	r27, r27
     d94:	11 f4       	brne	.+4      	; 0xd9a <__floatsisf+0x36>
     d96:	60 ff       	sbrs	r22, 0
     d98:	1b c0       	rjmp	.+54     	; 0xdd0 <__floatsisf+0x6c>
     d9a:	6f 5f       	subi	r22, 0xFF	; 255
     d9c:	7f 4f       	sbci	r23, 0xFF	; 255
     d9e:	8f 4f       	sbci	r24, 0xFF	; 255
     da0:	9f 4f       	sbci	r25, 0xFF	; 255
     da2:	16 c0       	rjmp	.+44     	; 0xdd0 <__floatsisf+0x6c>
     da4:	88 23       	and	r24, r24
     da6:	11 f0       	breq	.+4      	; 0xdac <__floatsisf+0x48>
     da8:	96 e9       	ldi	r25, 0x96	; 150
     daa:	11 c0       	rjmp	.+34     	; 0xdce <__floatsisf+0x6a>
     dac:	77 23       	and	r23, r23
     dae:	21 f0       	breq	.+8      	; 0xdb8 <__floatsisf+0x54>
     db0:	9e e8       	ldi	r25, 0x8E	; 142
     db2:	87 2f       	mov	r24, r23
     db4:	76 2f       	mov	r23, r22
     db6:	05 c0       	rjmp	.+10     	; 0xdc2 <__floatsisf+0x5e>
     db8:	66 23       	and	r22, r22
     dba:	71 f0       	breq	.+28     	; 0xdd8 <__floatsisf+0x74>
     dbc:	96 e8       	ldi	r25, 0x86	; 134
     dbe:	86 2f       	mov	r24, r22
     dc0:	70 e0       	ldi	r23, 0x00	; 0
     dc2:	60 e0       	ldi	r22, 0x00	; 0
     dc4:	2a f0       	brmi	.+10     	; 0xdd0 <__floatsisf+0x6c>
     dc6:	9a 95       	dec	r25
     dc8:	66 0f       	add	r22, r22
     dca:	77 1f       	adc	r23, r23
     dcc:	88 1f       	adc	r24, r24
     dce:	da f7       	brpl	.-10     	; 0xdc6 <__floatsisf+0x62>
     dd0:	88 0f       	add	r24, r24
     dd2:	96 95       	lsr	r25
     dd4:	87 95       	ror	r24
     dd6:	97 f9       	bld	r25, 7
     dd8:	08 95       	ret

00000dda <__fp_inf>:
     dda:	97 f9       	bld	r25, 7
     ddc:	9f 67       	ori	r25, 0x7F	; 127
     dde:	80 e8       	ldi	r24, 0x80	; 128
     de0:	70 e0       	ldi	r23, 0x00	; 0
     de2:	60 e0       	ldi	r22, 0x00	; 0
     de4:	08 95       	ret

00000de6 <__fp_nan>:
     de6:	9f ef       	ldi	r25, 0xFF	; 255
     de8:	80 ec       	ldi	r24, 0xC0	; 192
     dea:	08 95       	ret

00000dec <__fp_pscA>:
     dec:	00 24       	eor	r0, r0
     dee:	0a 94       	dec	r0
     df0:	16 16       	cp	r1, r22
     df2:	17 06       	cpc	r1, r23
     df4:	18 06       	cpc	r1, r24
     df6:	09 06       	cpc	r0, r25
     df8:	08 95       	ret

00000dfa <__fp_pscB>:
     dfa:	00 24       	eor	r0, r0
     dfc:	0a 94       	dec	r0
     dfe:	12 16       	cp	r1, r18
     e00:	13 06       	cpc	r1, r19
     e02:	14 06       	cpc	r1, r20
     e04:	05 06       	cpc	r0, r21
     e06:	08 95       	ret

00000e08 <__fp_round>:
     e08:	09 2e       	mov	r0, r25
     e0a:	03 94       	inc	r0
     e0c:	00 0c       	add	r0, r0
     e0e:	11 f4       	brne	.+4      	; 0xe14 <__fp_round+0xc>
     e10:	88 23       	and	r24, r24
     e12:	52 f0       	brmi	.+20     	; 0xe28 <__fp_round+0x20>
     e14:	bb 0f       	add	r27, r27
     e16:	40 f4       	brcc	.+16     	; 0xe28 <__fp_round+0x20>
     e18:	bf 2b       	or	r27, r31
     e1a:	11 f4       	brne	.+4      	; 0xe20 <__fp_round+0x18>
     e1c:	60 ff       	sbrs	r22, 0
     e1e:	04 c0       	rjmp	.+8      	; 0xe28 <__fp_round+0x20>
     e20:	6f 5f       	subi	r22, 0xFF	; 255
     e22:	7f 4f       	sbci	r23, 0xFF	; 255
     e24:	8f 4f       	sbci	r24, 0xFF	; 255
     e26:	9f 4f       	sbci	r25, 0xFF	; 255
     e28:	08 95       	ret

00000e2a <__fp_split3>:
     e2a:	57 fd       	sbrc	r21, 7
     e2c:	90 58       	subi	r25, 0x80	; 128
     e2e:	44 0f       	add	r20, r20
     e30:	55 1f       	adc	r21, r21
     e32:	59 f0       	breq	.+22     	; 0xe4a <__fp_splitA+0x10>
     e34:	5f 3f       	cpi	r21, 0xFF	; 255
     e36:	71 f0       	breq	.+28     	; 0xe54 <__fp_splitA+0x1a>
     e38:	47 95       	ror	r20

00000e3a <__fp_splitA>:
     e3a:	88 0f       	add	r24, r24
     e3c:	97 fb       	bst	r25, 7
     e3e:	99 1f       	adc	r25, r25
     e40:	61 f0       	breq	.+24     	; 0xe5a <__fp_splitA+0x20>
     e42:	9f 3f       	cpi	r25, 0xFF	; 255
     e44:	79 f0       	breq	.+30     	; 0xe64 <__fp_splitA+0x2a>
     e46:	87 95       	ror	r24
     e48:	08 95       	ret
     e4a:	12 16       	cp	r1, r18
     e4c:	13 06       	cpc	r1, r19
     e4e:	14 06       	cpc	r1, r20
     e50:	55 1f       	adc	r21, r21
     e52:	f2 cf       	rjmp	.-28     	; 0xe38 <__fp_split3+0xe>
     e54:	46 95       	lsr	r20
     e56:	f1 df       	rcall	.-30     	; 0xe3a <__fp_splitA>
     e58:	08 c0       	rjmp	.+16     	; 0xe6a <__fp_splitA+0x30>
     e5a:	16 16       	cp	r1, r22
     e5c:	17 06       	cpc	r1, r23
     e5e:	18 06       	cpc	r1, r24
     e60:	99 1f       	adc	r25, r25
     e62:	f1 cf       	rjmp	.-30     	; 0xe46 <__fp_splitA+0xc>
     e64:	86 95       	lsr	r24
     e66:	71 05       	cpc	r23, r1
     e68:	61 05       	cpc	r22, r1
     e6a:	08 94       	sec
     e6c:	08 95       	ret

00000e6e <__fp_zero>:
     e6e:	e8 94       	clt

00000e70 <__fp_szero>:
     e70:	bb 27       	eor	r27, r27
     e72:	66 27       	eor	r22, r22
     e74:	77 27       	eor	r23, r23
     e76:	cb 01       	movw	r24, r22
     e78:	97 f9       	bld	r25, 7
     e7a:	08 95       	ret

00000e7c <__mulsf3>:
     e7c:	0b d0       	rcall	.+22     	; 0xe94 <__mulsf3x>
     e7e:	c4 cf       	rjmp	.-120    	; 0xe08 <__fp_round>
     e80:	b5 df       	rcall	.-150    	; 0xdec <__fp_pscA>
     e82:	28 f0       	brcs	.+10     	; 0xe8e <__mulsf3+0x12>
     e84:	ba df       	rcall	.-140    	; 0xdfa <__fp_pscB>
     e86:	18 f0       	brcs	.+6      	; 0xe8e <__mulsf3+0x12>
     e88:	95 23       	and	r25, r21
     e8a:	09 f0       	breq	.+2      	; 0xe8e <__mulsf3+0x12>
     e8c:	a6 cf       	rjmp	.-180    	; 0xdda <__fp_inf>
     e8e:	ab cf       	rjmp	.-170    	; 0xde6 <__fp_nan>
     e90:	11 24       	eor	r1, r1
     e92:	ee cf       	rjmp	.-36     	; 0xe70 <__fp_szero>

00000e94 <__mulsf3x>:
     e94:	ca df       	rcall	.-108    	; 0xe2a <__fp_split3>
     e96:	a0 f3       	brcs	.-24     	; 0xe80 <__mulsf3+0x4>

00000e98 <__mulsf3_pse>:
     e98:	95 9f       	mul	r25, r21
     e9a:	d1 f3       	breq	.-12     	; 0xe90 <__mulsf3+0x14>
     e9c:	95 0f       	add	r25, r21
     e9e:	50 e0       	ldi	r21, 0x00	; 0
     ea0:	55 1f       	adc	r21, r21
     ea2:	62 9f       	mul	r22, r18
     ea4:	f0 01       	movw	r30, r0
     ea6:	72 9f       	mul	r23, r18
     ea8:	bb 27       	eor	r27, r27
     eaa:	f0 0d       	add	r31, r0
     eac:	b1 1d       	adc	r27, r1
     eae:	63 9f       	mul	r22, r19
     eb0:	aa 27       	eor	r26, r26
     eb2:	f0 0d       	add	r31, r0
     eb4:	b1 1d       	adc	r27, r1
     eb6:	aa 1f       	adc	r26, r26
     eb8:	64 9f       	mul	r22, r20
     eba:	66 27       	eor	r22, r22
     ebc:	b0 0d       	add	r27, r0
     ebe:	a1 1d       	adc	r26, r1
     ec0:	66 1f       	adc	r22, r22
     ec2:	82 9f       	mul	r24, r18
     ec4:	22 27       	eor	r18, r18
     ec6:	b0 0d       	add	r27, r0
     ec8:	a1 1d       	adc	r26, r1
     eca:	62 1f       	adc	r22, r18
     ecc:	73 9f       	mul	r23, r19
     ece:	b0 0d       	add	r27, r0
     ed0:	a1 1d       	adc	r26, r1
     ed2:	62 1f       	adc	r22, r18
     ed4:	83 9f       	mul	r24, r19
     ed6:	a0 0d       	add	r26, r0
     ed8:	61 1d       	adc	r22, r1
     eda:	22 1f       	adc	r18, r18
     edc:	74 9f       	mul	r23, r20
     ede:	33 27       	eor	r19, r19
     ee0:	a0 0d       	add	r26, r0
     ee2:	61 1d       	adc	r22, r1
     ee4:	23 1f       	adc	r18, r19
     ee6:	84 9f       	mul	r24, r20
     ee8:	60 0d       	add	r22, r0
     eea:	21 1d       	adc	r18, r1
     eec:	82 2f       	mov	r24, r18
     eee:	76 2f       	mov	r23, r22
     ef0:	6a 2f       	mov	r22, r26
     ef2:	11 24       	eor	r1, r1
     ef4:	9f 57       	subi	r25, 0x7F	; 127
     ef6:	50 40       	sbci	r21, 0x00	; 0
     ef8:	8a f0       	brmi	.+34     	; 0xf1c <__mulsf3_pse+0x84>
     efa:	e1 f0       	breq	.+56     	; 0xf34 <__mulsf3_pse+0x9c>
     efc:	88 23       	and	r24, r24
     efe:	4a f0       	brmi	.+18     	; 0xf12 <__mulsf3_pse+0x7a>
     f00:	ee 0f       	add	r30, r30
     f02:	ff 1f       	adc	r31, r31
     f04:	bb 1f       	adc	r27, r27
     f06:	66 1f       	adc	r22, r22
     f08:	77 1f       	adc	r23, r23
     f0a:	88 1f       	adc	r24, r24
     f0c:	91 50       	subi	r25, 0x01	; 1
     f0e:	50 40       	sbci	r21, 0x00	; 0
     f10:	a9 f7       	brne	.-22     	; 0xefc <__mulsf3_pse+0x64>
     f12:	9e 3f       	cpi	r25, 0xFE	; 254
     f14:	51 05       	cpc	r21, r1
     f16:	70 f0       	brcs	.+28     	; 0xf34 <__mulsf3_pse+0x9c>
     f18:	60 cf       	rjmp	.-320    	; 0xdda <__fp_inf>
     f1a:	aa cf       	rjmp	.-172    	; 0xe70 <__fp_szero>
     f1c:	5f 3f       	cpi	r21, 0xFF	; 255
     f1e:	ec f3       	brlt	.-6      	; 0xf1a <__mulsf3_pse+0x82>
     f20:	98 3e       	cpi	r25, 0xE8	; 232
     f22:	dc f3       	brlt	.-10     	; 0xf1a <__mulsf3_pse+0x82>
     f24:	86 95       	lsr	r24
     f26:	77 95       	ror	r23
     f28:	67 95       	ror	r22
     f2a:	b7 95       	ror	r27
     f2c:	f7 95       	ror	r31
     f2e:	e7 95       	ror	r30
     f30:	9f 5f       	subi	r25, 0xFF	; 255
     f32:	c1 f7       	brne	.-16     	; 0xf24 <__mulsf3_pse+0x8c>
     f34:	fe 2b       	or	r31, r30
     f36:	88 0f       	add	r24, r24
     f38:	91 1d       	adc	r25, r1
     f3a:	96 95       	lsr	r25
     f3c:	87 95       	ror	r24
     f3e:	97 f9       	bld	r25, 7
     f40:	08 95       	ret

00000f42 <__divmodhi4>:
     f42:	97 fb       	bst	r25, 7
     f44:	07 2e       	mov	r0, r23
     f46:	16 f4       	brtc	.+4      	; 0xf4c <__divmodhi4+0xa>
     f48:	00 94       	com	r0
     f4a:	06 d0       	rcall	.+12     	; 0xf58 <__divmodhi4_neg1>
     f4c:	77 fd       	sbrc	r23, 7
     f4e:	08 d0       	rcall	.+16     	; 0xf60 <__divmodhi4_neg2>
     f50:	11 d0       	rcall	.+34     	; 0xf74 <__udivmodhi4>
     f52:	07 fc       	sbrc	r0, 7
     f54:	05 d0       	rcall	.+10     	; 0xf60 <__divmodhi4_neg2>
     f56:	3e f4       	brtc	.+14     	; 0xf66 <__divmodhi4_exit>

00000f58 <__divmodhi4_neg1>:
     f58:	90 95       	com	r25
     f5a:	81 95       	neg	r24
     f5c:	9f 4f       	sbci	r25, 0xFF	; 255
     f5e:	08 95       	ret

00000f60 <__divmodhi4_neg2>:
     f60:	70 95       	com	r23
     f62:	61 95       	neg	r22
     f64:	7f 4f       	sbci	r23, 0xFF	; 255

00000f66 <__divmodhi4_exit>:
     f66:	08 95       	ret

00000f68 <__tablejump2__>:
     f68:	ee 0f       	add	r30, r30
     f6a:	ff 1f       	adc	r31, r31

00000f6c <__tablejump__>:
     f6c:	05 90       	lpm	r0, Z+
     f6e:	f4 91       	lpm	r31, Z
     f70:	e0 2d       	mov	r30, r0
     f72:	19 94       	eijmp

00000f74 <__udivmodhi4>:
     f74:	aa 1b       	sub	r26, r26
     f76:	bb 1b       	sub	r27, r27
     f78:	51 e1       	ldi	r21, 0x11	; 17
     f7a:	07 c0       	rjmp	.+14     	; 0xf8a <__udivmodhi4_ep>

00000f7c <__udivmodhi4_loop>:
     f7c:	aa 1f       	adc	r26, r26
     f7e:	bb 1f       	adc	r27, r27
     f80:	a6 17       	cp	r26, r22
     f82:	b7 07       	cpc	r27, r23
     f84:	10 f0       	brcs	.+4      	; 0xf8a <__udivmodhi4_ep>
     f86:	a6 1b       	sub	r26, r22
     f88:	b7 0b       	sbc	r27, r23

00000f8a <__udivmodhi4_ep>:
     f8a:	88 1f       	adc	r24, r24
     f8c:	99 1f       	adc	r25, r25
     f8e:	5a 95       	dec	r21
     f90:	a9 f7       	brne	.-22     	; 0xf7c <__udivmodhi4_loop>
     f92:	80 95       	com	r24
     f94:	90 95       	com	r25
     f96:	bc 01       	movw	r22, r24
     f98:	cd 01       	movw	r24, r26
     f9a:	08 95       	ret

00000f9c <fdevopen>:
     f9c:	0f 93       	push	r16
     f9e:	1f 93       	push	r17
     fa0:	cf 93       	push	r28
     fa2:	df 93       	push	r29
     fa4:	ec 01       	movw	r28, r24
     fa6:	8b 01       	movw	r16, r22
     fa8:	00 97       	sbiw	r24, 0x00	; 0
     faa:	31 f4       	brne	.+12     	; 0xfb8 <fdevopen+0x1c>
     fac:	61 15       	cp	r22, r1
     fae:	71 05       	cpc	r23, r1
     fb0:	19 f4       	brne	.+6      	; 0xfb8 <fdevopen+0x1c>
     fb2:	80 e0       	ldi	r24, 0x00	; 0
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	37 c0       	rjmp	.+110    	; 0x1026 <fdevopen+0x8a>
     fb8:	6e e0       	ldi	r22, 0x0E	; 14
     fba:	70 e0       	ldi	r23, 0x00	; 0
     fbc:	81 e0       	ldi	r24, 0x01	; 1
     fbe:	90 e0       	ldi	r25, 0x00	; 0
     fc0:	63 d2       	rcall	.+1222   	; 0x1488 <calloc>
     fc2:	fc 01       	movw	r30, r24
     fc4:	00 97       	sbiw	r24, 0x00	; 0
     fc6:	a9 f3       	breq	.-22     	; 0xfb2 <fdevopen+0x16>
     fc8:	80 e8       	ldi	r24, 0x80	; 128
     fca:	83 83       	std	Z+3, r24	; 0x03
     fcc:	01 15       	cp	r16, r1
     fce:	11 05       	cpc	r17, r1
     fd0:	71 f0       	breq	.+28     	; 0xfee <fdevopen+0x52>
     fd2:	13 87       	std	Z+11, r17	; 0x0b
     fd4:	02 87       	std	Z+10, r16	; 0x0a
     fd6:	81 e8       	ldi	r24, 0x81	; 129
     fd8:	83 83       	std	Z+3, r24	; 0x03
     fda:	80 91 74 02 	lds	r24, 0x0274
     fde:	90 91 75 02 	lds	r25, 0x0275
     fe2:	89 2b       	or	r24, r25
     fe4:	21 f4       	brne	.+8      	; 0xfee <fdevopen+0x52>
     fe6:	f0 93 75 02 	sts	0x0275, r31
     fea:	e0 93 74 02 	sts	0x0274, r30
     fee:	20 97       	sbiw	r28, 0x00	; 0
     ff0:	c9 f0       	breq	.+50     	; 0x1024 <fdevopen+0x88>
     ff2:	d1 87       	std	Z+9, r29	; 0x09
     ff4:	c0 87       	std	Z+8, r28	; 0x08
     ff6:	83 81       	ldd	r24, Z+3	; 0x03
     ff8:	82 60       	ori	r24, 0x02	; 2
     ffa:	83 83       	std	Z+3, r24	; 0x03
     ffc:	80 91 76 02 	lds	r24, 0x0276
    1000:	90 91 77 02 	lds	r25, 0x0277
    1004:	89 2b       	or	r24, r25
    1006:	71 f4       	brne	.+28     	; 0x1024 <fdevopen+0x88>
    1008:	f0 93 77 02 	sts	0x0277, r31
    100c:	e0 93 76 02 	sts	0x0276, r30
    1010:	80 91 78 02 	lds	r24, 0x0278
    1014:	90 91 79 02 	lds	r25, 0x0279
    1018:	89 2b       	or	r24, r25
    101a:	21 f4       	brne	.+8      	; 0x1024 <fdevopen+0x88>
    101c:	f0 93 79 02 	sts	0x0279, r31
    1020:	e0 93 78 02 	sts	0x0278, r30
    1024:	cf 01       	movw	r24, r30
    1026:	df 91       	pop	r29
    1028:	cf 91       	pop	r28
    102a:	1f 91       	pop	r17
    102c:	0f 91       	pop	r16
    102e:	08 95       	ret

00001030 <printf>:
    1030:	cf 93       	push	r28
    1032:	df 93       	push	r29
    1034:	cd b7       	in	r28, 0x3d	; 61
    1036:	de b7       	in	r29, 0x3e	; 62
    1038:	fe 01       	movw	r30, r28
    103a:	36 96       	adiw	r30, 0x06	; 6
    103c:	61 91       	ld	r22, Z+
    103e:	71 91       	ld	r23, Z+
    1040:	af 01       	movw	r20, r30
    1042:	80 91 76 02 	lds	r24, 0x0276
    1046:	90 91 77 02 	lds	r25, 0x0277
    104a:	30 d0       	rcall	.+96     	; 0x10ac <vfprintf>
    104c:	df 91       	pop	r29
    104e:	cf 91       	pop	r28
    1050:	08 95       	ret

00001052 <puts>:
    1052:	0f 93       	push	r16
    1054:	1f 93       	push	r17
    1056:	cf 93       	push	r28
    1058:	df 93       	push	r29
    105a:	e0 91 76 02 	lds	r30, 0x0276
    105e:	f0 91 77 02 	lds	r31, 0x0277
    1062:	23 81       	ldd	r18, Z+3	; 0x03
    1064:	21 ff       	sbrs	r18, 1
    1066:	1b c0       	rjmp	.+54     	; 0x109e <puts+0x4c>
    1068:	ec 01       	movw	r28, r24
    106a:	00 e0       	ldi	r16, 0x00	; 0
    106c:	10 e0       	ldi	r17, 0x00	; 0
    106e:	89 91       	ld	r24, Y+
    1070:	60 91 76 02 	lds	r22, 0x0276
    1074:	70 91 77 02 	lds	r23, 0x0277
    1078:	db 01       	movw	r26, r22
    107a:	18 96       	adiw	r26, 0x08	; 8
    107c:	ed 91       	ld	r30, X+
    107e:	fc 91       	ld	r31, X
    1080:	19 97       	sbiw	r26, 0x09	; 9
    1082:	88 23       	and	r24, r24
    1084:	31 f0       	breq	.+12     	; 0x1092 <puts+0x40>
    1086:	19 95       	eicall
    1088:	89 2b       	or	r24, r25
    108a:	89 f3       	breq	.-30     	; 0x106e <puts+0x1c>
    108c:	0f ef       	ldi	r16, 0xFF	; 255
    108e:	1f ef       	ldi	r17, 0xFF	; 255
    1090:	ee cf       	rjmp	.-36     	; 0x106e <puts+0x1c>
    1092:	8a e0       	ldi	r24, 0x0A	; 10
    1094:	19 95       	eicall
    1096:	89 2b       	or	r24, r25
    1098:	11 f4       	brne	.+4      	; 0x109e <puts+0x4c>
    109a:	c8 01       	movw	r24, r16
    109c:	02 c0       	rjmp	.+4      	; 0x10a2 <puts+0x50>
    109e:	8f ef       	ldi	r24, 0xFF	; 255
    10a0:	9f ef       	ldi	r25, 0xFF	; 255
    10a2:	df 91       	pop	r29
    10a4:	cf 91       	pop	r28
    10a6:	1f 91       	pop	r17
    10a8:	0f 91       	pop	r16
    10aa:	08 95       	ret

000010ac <vfprintf>:
    10ac:	2f 92       	push	r2
    10ae:	3f 92       	push	r3
    10b0:	4f 92       	push	r4
    10b2:	5f 92       	push	r5
    10b4:	6f 92       	push	r6
    10b6:	7f 92       	push	r7
    10b8:	8f 92       	push	r8
    10ba:	9f 92       	push	r9
    10bc:	af 92       	push	r10
    10be:	bf 92       	push	r11
    10c0:	cf 92       	push	r12
    10c2:	df 92       	push	r13
    10c4:	ef 92       	push	r14
    10c6:	ff 92       	push	r15
    10c8:	0f 93       	push	r16
    10ca:	1f 93       	push	r17
    10cc:	cf 93       	push	r28
    10ce:	df 93       	push	r29
    10d0:	cd b7       	in	r28, 0x3d	; 61
    10d2:	de b7       	in	r29, 0x3e	; 62
    10d4:	2c 97       	sbiw	r28, 0x0c	; 12
    10d6:	0f b6       	in	r0, 0x3f	; 63
    10d8:	f8 94       	cli
    10da:	de bf       	out	0x3e, r29	; 62
    10dc:	0f be       	out	0x3f, r0	; 63
    10de:	cd bf       	out	0x3d, r28	; 61
    10e0:	7c 01       	movw	r14, r24
    10e2:	6b 01       	movw	r12, r22
    10e4:	8a 01       	movw	r16, r20
    10e6:	fc 01       	movw	r30, r24
    10e8:	17 82       	std	Z+7, r1	; 0x07
    10ea:	16 82       	std	Z+6, r1	; 0x06
    10ec:	83 81       	ldd	r24, Z+3	; 0x03
    10ee:	81 ff       	sbrs	r24, 1
    10f0:	b0 c1       	rjmp	.+864    	; 0x1452 <vfprintf+0x3a6>
    10f2:	ce 01       	movw	r24, r28
    10f4:	01 96       	adiw	r24, 0x01	; 1
    10f6:	4c 01       	movw	r8, r24
    10f8:	f7 01       	movw	r30, r14
    10fa:	93 81       	ldd	r25, Z+3	; 0x03
    10fc:	f6 01       	movw	r30, r12
    10fe:	93 fd       	sbrc	r25, 3
    1100:	85 91       	lpm	r24, Z+
    1102:	93 ff       	sbrs	r25, 3
    1104:	81 91       	ld	r24, Z+
    1106:	6f 01       	movw	r12, r30
    1108:	88 23       	and	r24, r24
    110a:	09 f4       	brne	.+2      	; 0x110e <vfprintf+0x62>
    110c:	9e c1       	rjmp	.+828    	; 0x144a <vfprintf+0x39e>
    110e:	85 32       	cpi	r24, 0x25	; 37
    1110:	39 f4       	brne	.+14     	; 0x1120 <vfprintf+0x74>
    1112:	93 fd       	sbrc	r25, 3
    1114:	85 91       	lpm	r24, Z+
    1116:	93 ff       	sbrs	r25, 3
    1118:	81 91       	ld	r24, Z+
    111a:	6f 01       	movw	r12, r30
    111c:	85 32       	cpi	r24, 0x25	; 37
    111e:	21 f4       	brne	.+8      	; 0x1128 <vfprintf+0x7c>
    1120:	b7 01       	movw	r22, r14
    1122:	90 e0       	ldi	r25, 0x00	; 0
    1124:	0f d3       	rcall	.+1566   	; 0x1744 <fputc>
    1126:	e8 cf       	rjmp	.-48     	; 0x10f8 <vfprintf+0x4c>
    1128:	51 2c       	mov	r5, r1
    112a:	31 2c       	mov	r3, r1
    112c:	20 e0       	ldi	r18, 0x00	; 0
    112e:	20 32       	cpi	r18, 0x20	; 32
    1130:	a0 f4       	brcc	.+40     	; 0x115a <vfprintf+0xae>
    1132:	8b 32       	cpi	r24, 0x2B	; 43
    1134:	69 f0       	breq	.+26     	; 0x1150 <vfprintf+0xa4>
    1136:	30 f4       	brcc	.+12     	; 0x1144 <vfprintf+0x98>
    1138:	80 32       	cpi	r24, 0x20	; 32
    113a:	59 f0       	breq	.+22     	; 0x1152 <vfprintf+0xa6>
    113c:	83 32       	cpi	r24, 0x23	; 35
    113e:	69 f4       	brne	.+26     	; 0x115a <vfprintf+0xae>
    1140:	20 61       	ori	r18, 0x10	; 16
    1142:	2c c0       	rjmp	.+88     	; 0x119c <vfprintf+0xf0>
    1144:	8d 32       	cpi	r24, 0x2D	; 45
    1146:	39 f0       	breq	.+14     	; 0x1156 <vfprintf+0xaa>
    1148:	80 33       	cpi	r24, 0x30	; 48
    114a:	39 f4       	brne	.+14     	; 0x115a <vfprintf+0xae>
    114c:	21 60       	ori	r18, 0x01	; 1
    114e:	26 c0       	rjmp	.+76     	; 0x119c <vfprintf+0xf0>
    1150:	22 60       	ori	r18, 0x02	; 2
    1152:	24 60       	ori	r18, 0x04	; 4
    1154:	23 c0       	rjmp	.+70     	; 0x119c <vfprintf+0xf0>
    1156:	28 60       	ori	r18, 0x08	; 8
    1158:	21 c0       	rjmp	.+66     	; 0x119c <vfprintf+0xf0>
    115a:	27 fd       	sbrc	r18, 7
    115c:	27 c0       	rjmp	.+78     	; 0x11ac <vfprintf+0x100>
    115e:	30 ed       	ldi	r19, 0xD0	; 208
    1160:	38 0f       	add	r19, r24
    1162:	3a 30       	cpi	r19, 0x0A	; 10
    1164:	78 f4       	brcc	.+30     	; 0x1184 <vfprintf+0xd8>
    1166:	26 ff       	sbrs	r18, 6
    1168:	06 c0       	rjmp	.+12     	; 0x1176 <vfprintf+0xca>
    116a:	fa e0       	ldi	r31, 0x0A	; 10
    116c:	5f 9e       	mul	r5, r31
    116e:	30 0d       	add	r19, r0
    1170:	11 24       	eor	r1, r1
    1172:	53 2e       	mov	r5, r19
    1174:	13 c0       	rjmp	.+38     	; 0x119c <vfprintf+0xf0>
    1176:	8a e0       	ldi	r24, 0x0A	; 10
    1178:	38 9e       	mul	r3, r24
    117a:	30 0d       	add	r19, r0
    117c:	11 24       	eor	r1, r1
    117e:	33 2e       	mov	r3, r19
    1180:	20 62       	ori	r18, 0x20	; 32
    1182:	0c c0       	rjmp	.+24     	; 0x119c <vfprintf+0xf0>
    1184:	8e 32       	cpi	r24, 0x2E	; 46
    1186:	21 f4       	brne	.+8      	; 0x1190 <vfprintf+0xe4>
    1188:	26 fd       	sbrc	r18, 6
    118a:	5f c1       	rjmp	.+702    	; 0x144a <vfprintf+0x39e>
    118c:	20 64       	ori	r18, 0x40	; 64
    118e:	06 c0       	rjmp	.+12     	; 0x119c <vfprintf+0xf0>
    1190:	8c 36       	cpi	r24, 0x6C	; 108
    1192:	11 f4       	brne	.+4      	; 0x1198 <vfprintf+0xec>
    1194:	20 68       	ori	r18, 0x80	; 128
    1196:	02 c0       	rjmp	.+4      	; 0x119c <vfprintf+0xf0>
    1198:	88 36       	cpi	r24, 0x68	; 104
    119a:	41 f4       	brne	.+16     	; 0x11ac <vfprintf+0x100>
    119c:	f6 01       	movw	r30, r12
    119e:	93 fd       	sbrc	r25, 3
    11a0:	85 91       	lpm	r24, Z+
    11a2:	93 ff       	sbrs	r25, 3
    11a4:	81 91       	ld	r24, Z+
    11a6:	6f 01       	movw	r12, r30
    11a8:	81 11       	cpse	r24, r1
    11aa:	c1 cf       	rjmp	.-126    	; 0x112e <vfprintf+0x82>
    11ac:	98 2f       	mov	r25, r24
    11ae:	9f 7d       	andi	r25, 0xDF	; 223
    11b0:	95 54       	subi	r25, 0x45	; 69
    11b2:	93 30       	cpi	r25, 0x03	; 3
    11b4:	28 f4       	brcc	.+10     	; 0x11c0 <vfprintf+0x114>
    11b6:	0c 5f       	subi	r16, 0xFC	; 252
    11b8:	1f 4f       	sbci	r17, 0xFF	; 255
    11ba:	ff e3       	ldi	r31, 0x3F	; 63
    11bc:	f9 83       	std	Y+1, r31	; 0x01
    11be:	0d c0       	rjmp	.+26     	; 0x11da <vfprintf+0x12e>
    11c0:	83 36       	cpi	r24, 0x63	; 99
    11c2:	31 f0       	breq	.+12     	; 0x11d0 <vfprintf+0x124>
    11c4:	83 37       	cpi	r24, 0x73	; 115
    11c6:	71 f0       	breq	.+28     	; 0x11e4 <vfprintf+0x138>
    11c8:	83 35       	cpi	r24, 0x53	; 83
    11ca:	09 f0       	breq	.+2      	; 0x11ce <vfprintf+0x122>
    11cc:	57 c0       	rjmp	.+174    	; 0x127c <vfprintf+0x1d0>
    11ce:	21 c0       	rjmp	.+66     	; 0x1212 <vfprintf+0x166>
    11d0:	f8 01       	movw	r30, r16
    11d2:	80 81       	ld	r24, Z
    11d4:	89 83       	std	Y+1, r24	; 0x01
    11d6:	0e 5f       	subi	r16, 0xFE	; 254
    11d8:	1f 4f       	sbci	r17, 0xFF	; 255
    11da:	44 24       	eor	r4, r4
    11dc:	43 94       	inc	r4
    11de:	51 2c       	mov	r5, r1
    11e0:	54 01       	movw	r10, r8
    11e2:	14 c0       	rjmp	.+40     	; 0x120c <vfprintf+0x160>
    11e4:	38 01       	movw	r6, r16
    11e6:	f2 e0       	ldi	r31, 0x02	; 2
    11e8:	6f 0e       	add	r6, r31
    11ea:	71 1c       	adc	r7, r1
    11ec:	f8 01       	movw	r30, r16
    11ee:	a0 80       	ld	r10, Z
    11f0:	b1 80       	ldd	r11, Z+1	; 0x01
    11f2:	26 ff       	sbrs	r18, 6
    11f4:	03 c0       	rjmp	.+6      	; 0x11fc <vfprintf+0x150>
    11f6:	65 2d       	mov	r22, r5
    11f8:	70 e0       	ldi	r23, 0x00	; 0
    11fa:	02 c0       	rjmp	.+4      	; 0x1200 <vfprintf+0x154>
    11fc:	6f ef       	ldi	r22, 0xFF	; 255
    11fe:	7f ef       	ldi	r23, 0xFF	; 255
    1200:	c5 01       	movw	r24, r10
    1202:	2c 87       	std	Y+12, r18	; 0x0c
    1204:	94 d2       	rcall	.+1320   	; 0x172e <strnlen>
    1206:	2c 01       	movw	r4, r24
    1208:	83 01       	movw	r16, r6
    120a:	2c 85       	ldd	r18, Y+12	; 0x0c
    120c:	2f 77       	andi	r18, 0x7F	; 127
    120e:	22 2e       	mov	r2, r18
    1210:	16 c0       	rjmp	.+44     	; 0x123e <vfprintf+0x192>
    1212:	38 01       	movw	r6, r16
    1214:	f2 e0       	ldi	r31, 0x02	; 2
    1216:	6f 0e       	add	r6, r31
    1218:	71 1c       	adc	r7, r1
    121a:	f8 01       	movw	r30, r16
    121c:	a0 80       	ld	r10, Z
    121e:	b1 80       	ldd	r11, Z+1	; 0x01
    1220:	26 ff       	sbrs	r18, 6
    1222:	03 c0       	rjmp	.+6      	; 0x122a <vfprintf+0x17e>
    1224:	65 2d       	mov	r22, r5
    1226:	70 e0       	ldi	r23, 0x00	; 0
    1228:	02 c0       	rjmp	.+4      	; 0x122e <vfprintf+0x182>
    122a:	6f ef       	ldi	r22, 0xFF	; 255
    122c:	7f ef       	ldi	r23, 0xFF	; 255
    122e:	c5 01       	movw	r24, r10
    1230:	2c 87       	std	Y+12, r18	; 0x0c
    1232:	6b d2       	rcall	.+1238   	; 0x170a <strnlen_P>
    1234:	2c 01       	movw	r4, r24
    1236:	2c 85       	ldd	r18, Y+12	; 0x0c
    1238:	20 68       	ori	r18, 0x80	; 128
    123a:	22 2e       	mov	r2, r18
    123c:	83 01       	movw	r16, r6
    123e:	23 fc       	sbrc	r2, 3
    1240:	19 c0       	rjmp	.+50     	; 0x1274 <vfprintf+0x1c8>
    1242:	83 2d       	mov	r24, r3
    1244:	90 e0       	ldi	r25, 0x00	; 0
    1246:	48 16       	cp	r4, r24
    1248:	59 06       	cpc	r5, r25
    124a:	a0 f4       	brcc	.+40     	; 0x1274 <vfprintf+0x1c8>
    124c:	b7 01       	movw	r22, r14
    124e:	80 e2       	ldi	r24, 0x20	; 32
    1250:	90 e0       	ldi	r25, 0x00	; 0
    1252:	78 d2       	rcall	.+1264   	; 0x1744 <fputc>
    1254:	3a 94       	dec	r3
    1256:	f5 cf       	rjmp	.-22     	; 0x1242 <vfprintf+0x196>
    1258:	f5 01       	movw	r30, r10
    125a:	27 fc       	sbrc	r2, 7
    125c:	85 91       	lpm	r24, Z+
    125e:	27 fe       	sbrs	r2, 7
    1260:	81 91       	ld	r24, Z+
    1262:	5f 01       	movw	r10, r30
    1264:	b7 01       	movw	r22, r14
    1266:	90 e0       	ldi	r25, 0x00	; 0
    1268:	6d d2       	rcall	.+1242   	; 0x1744 <fputc>
    126a:	31 10       	cpse	r3, r1
    126c:	3a 94       	dec	r3
    126e:	f1 e0       	ldi	r31, 0x01	; 1
    1270:	4f 1a       	sub	r4, r31
    1272:	51 08       	sbc	r5, r1
    1274:	41 14       	cp	r4, r1
    1276:	51 04       	cpc	r5, r1
    1278:	79 f7       	brne	.-34     	; 0x1258 <vfprintf+0x1ac>
    127a:	de c0       	rjmp	.+444    	; 0x1438 <vfprintf+0x38c>
    127c:	84 36       	cpi	r24, 0x64	; 100
    127e:	11 f0       	breq	.+4      	; 0x1284 <vfprintf+0x1d8>
    1280:	89 36       	cpi	r24, 0x69	; 105
    1282:	31 f5       	brne	.+76     	; 0x12d0 <vfprintf+0x224>
    1284:	f8 01       	movw	r30, r16
    1286:	27 ff       	sbrs	r18, 7
    1288:	07 c0       	rjmp	.+14     	; 0x1298 <vfprintf+0x1ec>
    128a:	60 81       	ld	r22, Z
    128c:	71 81       	ldd	r23, Z+1	; 0x01
    128e:	82 81       	ldd	r24, Z+2	; 0x02
    1290:	93 81       	ldd	r25, Z+3	; 0x03
    1292:	0c 5f       	subi	r16, 0xFC	; 252
    1294:	1f 4f       	sbci	r17, 0xFF	; 255
    1296:	08 c0       	rjmp	.+16     	; 0x12a8 <vfprintf+0x1fc>
    1298:	60 81       	ld	r22, Z
    129a:	71 81       	ldd	r23, Z+1	; 0x01
    129c:	88 27       	eor	r24, r24
    129e:	77 fd       	sbrc	r23, 7
    12a0:	80 95       	com	r24
    12a2:	98 2f       	mov	r25, r24
    12a4:	0e 5f       	subi	r16, 0xFE	; 254
    12a6:	1f 4f       	sbci	r17, 0xFF	; 255
    12a8:	2f 76       	andi	r18, 0x6F	; 111
    12aa:	b2 2e       	mov	r11, r18
    12ac:	97 ff       	sbrs	r25, 7
    12ae:	09 c0       	rjmp	.+18     	; 0x12c2 <vfprintf+0x216>
    12b0:	90 95       	com	r25
    12b2:	80 95       	com	r24
    12b4:	70 95       	com	r23
    12b6:	61 95       	neg	r22
    12b8:	7f 4f       	sbci	r23, 0xFF	; 255
    12ba:	8f 4f       	sbci	r24, 0xFF	; 255
    12bc:	9f 4f       	sbci	r25, 0xFF	; 255
    12be:	20 68       	ori	r18, 0x80	; 128
    12c0:	b2 2e       	mov	r11, r18
    12c2:	2a e0       	ldi	r18, 0x0A	; 10
    12c4:	30 e0       	ldi	r19, 0x00	; 0
    12c6:	a4 01       	movw	r20, r8
    12c8:	6f d2       	rcall	.+1246   	; 0x17a8 <__ultoa_invert>
    12ca:	a8 2e       	mov	r10, r24
    12cc:	a8 18       	sub	r10, r8
    12ce:	43 c0       	rjmp	.+134    	; 0x1356 <vfprintf+0x2aa>
    12d0:	85 37       	cpi	r24, 0x75	; 117
    12d2:	29 f4       	brne	.+10     	; 0x12de <vfprintf+0x232>
    12d4:	2f 7e       	andi	r18, 0xEF	; 239
    12d6:	b2 2e       	mov	r11, r18
    12d8:	2a e0       	ldi	r18, 0x0A	; 10
    12da:	30 e0       	ldi	r19, 0x00	; 0
    12dc:	25 c0       	rjmp	.+74     	; 0x1328 <vfprintf+0x27c>
    12de:	f2 2f       	mov	r31, r18
    12e0:	f9 7f       	andi	r31, 0xF9	; 249
    12e2:	bf 2e       	mov	r11, r31
    12e4:	8f 36       	cpi	r24, 0x6F	; 111
    12e6:	c1 f0       	breq	.+48     	; 0x1318 <vfprintf+0x26c>
    12e8:	18 f4       	brcc	.+6      	; 0x12f0 <vfprintf+0x244>
    12ea:	88 35       	cpi	r24, 0x58	; 88
    12ec:	79 f0       	breq	.+30     	; 0x130c <vfprintf+0x260>
    12ee:	ad c0       	rjmp	.+346    	; 0x144a <vfprintf+0x39e>
    12f0:	80 37       	cpi	r24, 0x70	; 112
    12f2:	19 f0       	breq	.+6      	; 0x12fa <vfprintf+0x24e>
    12f4:	88 37       	cpi	r24, 0x78	; 120
    12f6:	21 f0       	breq	.+8      	; 0x1300 <vfprintf+0x254>
    12f8:	a8 c0       	rjmp	.+336    	; 0x144a <vfprintf+0x39e>
    12fa:	2f 2f       	mov	r18, r31
    12fc:	20 61       	ori	r18, 0x10	; 16
    12fe:	b2 2e       	mov	r11, r18
    1300:	b4 fe       	sbrs	r11, 4
    1302:	0d c0       	rjmp	.+26     	; 0x131e <vfprintf+0x272>
    1304:	8b 2d       	mov	r24, r11
    1306:	84 60       	ori	r24, 0x04	; 4
    1308:	b8 2e       	mov	r11, r24
    130a:	09 c0       	rjmp	.+18     	; 0x131e <vfprintf+0x272>
    130c:	24 ff       	sbrs	r18, 4
    130e:	0a c0       	rjmp	.+20     	; 0x1324 <vfprintf+0x278>
    1310:	9f 2f       	mov	r25, r31
    1312:	96 60       	ori	r25, 0x06	; 6
    1314:	b9 2e       	mov	r11, r25
    1316:	06 c0       	rjmp	.+12     	; 0x1324 <vfprintf+0x278>
    1318:	28 e0       	ldi	r18, 0x08	; 8
    131a:	30 e0       	ldi	r19, 0x00	; 0
    131c:	05 c0       	rjmp	.+10     	; 0x1328 <vfprintf+0x27c>
    131e:	20 e1       	ldi	r18, 0x10	; 16
    1320:	30 e0       	ldi	r19, 0x00	; 0
    1322:	02 c0       	rjmp	.+4      	; 0x1328 <vfprintf+0x27c>
    1324:	20 e1       	ldi	r18, 0x10	; 16
    1326:	32 e0       	ldi	r19, 0x02	; 2
    1328:	f8 01       	movw	r30, r16
    132a:	b7 fe       	sbrs	r11, 7
    132c:	07 c0       	rjmp	.+14     	; 0x133c <vfprintf+0x290>
    132e:	60 81       	ld	r22, Z
    1330:	71 81       	ldd	r23, Z+1	; 0x01
    1332:	82 81       	ldd	r24, Z+2	; 0x02
    1334:	93 81       	ldd	r25, Z+3	; 0x03
    1336:	0c 5f       	subi	r16, 0xFC	; 252
    1338:	1f 4f       	sbci	r17, 0xFF	; 255
    133a:	06 c0       	rjmp	.+12     	; 0x1348 <vfprintf+0x29c>
    133c:	60 81       	ld	r22, Z
    133e:	71 81       	ldd	r23, Z+1	; 0x01
    1340:	80 e0       	ldi	r24, 0x00	; 0
    1342:	90 e0       	ldi	r25, 0x00	; 0
    1344:	0e 5f       	subi	r16, 0xFE	; 254
    1346:	1f 4f       	sbci	r17, 0xFF	; 255
    1348:	a4 01       	movw	r20, r8
    134a:	2e d2       	rcall	.+1116   	; 0x17a8 <__ultoa_invert>
    134c:	a8 2e       	mov	r10, r24
    134e:	a8 18       	sub	r10, r8
    1350:	fb 2d       	mov	r31, r11
    1352:	ff 77       	andi	r31, 0x7F	; 127
    1354:	bf 2e       	mov	r11, r31
    1356:	b6 fe       	sbrs	r11, 6
    1358:	0b c0       	rjmp	.+22     	; 0x1370 <vfprintf+0x2c4>
    135a:	2b 2d       	mov	r18, r11
    135c:	2e 7f       	andi	r18, 0xFE	; 254
    135e:	a5 14       	cp	r10, r5
    1360:	50 f4       	brcc	.+20     	; 0x1376 <vfprintf+0x2ca>
    1362:	b4 fe       	sbrs	r11, 4
    1364:	0a c0       	rjmp	.+20     	; 0x137a <vfprintf+0x2ce>
    1366:	b2 fc       	sbrc	r11, 2
    1368:	08 c0       	rjmp	.+16     	; 0x137a <vfprintf+0x2ce>
    136a:	2b 2d       	mov	r18, r11
    136c:	2e 7e       	andi	r18, 0xEE	; 238
    136e:	05 c0       	rjmp	.+10     	; 0x137a <vfprintf+0x2ce>
    1370:	7a 2c       	mov	r7, r10
    1372:	2b 2d       	mov	r18, r11
    1374:	03 c0       	rjmp	.+6      	; 0x137c <vfprintf+0x2d0>
    1376:	7a 2c       	mov	r7, r10
    1378:	01 c0       	rjmp	.+2      	; 0x137c <vfprintf+0x2d0>
    137a:	75 2c       	mov	r7, r5
    137c:	24 ff       	sbrs	r18, 4
    137e:	0d c0       	rjmp	.+26     	; 0x139a <vfprintf+0x2ee>
    1380:	fe 01       	movw	r30, r28
    1382:	ea 0d       	add	r30, r10
    1384:	f1 1d       	adc	r31, r1
    1386:	80 81       	ld	r24, Z
    1388:	80 33       	cpi	r24, 0x30	; 48
    138a:	11 f4       	brne	.+4      	; 0x1390 <vfprintf+0x2e4>
    138c:	29 7e       	andi	r18, 0xE9	; 233
    138e:	09 c0       	rjmp	.+18     	; 0x13a2 <vfprintf+0x2f6>
    1390:	22 ff       	sbrs	r18, 2
    1392:	06 c0       	rjmp	.+12     	; 0x13a0 <vfprintf+0x2f4>
    1394:	73 94       	inc	r7
    1396:	73 94       	inc	r7
    1398:	04 c0       	rjmp	.+8      	; 0x13a2 <vfprintf+0x2f6>
    139a:	82 2f       	mov	r24, r18
    139c:	86 78       	andi	r24, 0x86	; 134
    139e:	09 f0       	breq	.+2      	; 0x13a2 <vfprintf+0x2f6>
    13a0:	73 94       	inc	r7
    13a2:	23 fd       	sbrc	r18, 3
    13a4:	12 c0       	rjmp	.+36     	; 0x13ca <vfprintf+0x31e>
    13a6:	20 ff       	sbrs	r18, 0
    13a8:	06 c0       	rjmp	.+12     	; 0x13b6 <vfprintf+0x30a>
    13aa:	5a 2c       	mov	r5, r10
    13ac:	73 14       	cp	r7, r3
    13ae:	18 f4       	brcc	.+6      	; 0x13b6 <vfprintf+0x30a>
    13b0:	53 0c       	add	r5, r3
    13b2:	57 18       	sub	r5, r7
    13b4:	73 2c       	mov	r7, r3
    13b6:	73 14       	cp	r7, r3
    13b8:	60 f4       	brcc	.+24     	; 0x13d2 <vfprintf+0x326>
    13ba:	b7 01       	movw	r22, r14
    13bc:	80 e2       	ldi	r24, 0x20	; 32
    13be:	90 e0       	ldi	r25, 0x00	; 0
    13c0:	2c 87       	std	Y+12, r18	; 0x0c
    13c2:	c0 d1       	rcall	.+896    	; 0x1744 <fputc>
    13c4:	73 94       	inc	r7
    13c6:	2c 85       	ldd	r18, Y+12	; 0x0c
    13c8:	f6 cf       	rjmp	.-20     	; 0x13b6 <vfprintf+0x30a>
    13ca:	73 14       	cp	r7, r3
    13cc:	10 f4       	brcc	.+4      	; 0x13d2 <vfprintf+0x326>
    13ce:	37 18       	sub	r3, r7
    13d0:	01 c0       	rjmp	.+2      	; 0x13d4 <vfprintf+0x328>
    13d2:	31 2c       	mov	r3, r1
    13d4:	24 ff       	sbrs	r18, 4
    13d6:	11 c0       	rjmp	.+34     	; 0x13fa <vfprintf+0x34e>
    13d8:	b7 01       	movw	r22, r14
    13da:	80 e3       	ldi	r24, 0x30	; 48
    13dc:	90 e0       	ldi	r25, 0x00	; 0
    13de:	2c 87       	std	Y+12, r18	; 0x0c
    13e0:	b1 d1       	rcall	.+866    	; 0x1744 <fputc>
    13e2:	2c 85       	ldd	r18, Y+12	; 0x0c
    13e4:	22 ff       	sbrs	r18, 2
    13e6:	16 c0       	rjmp	.+44     	; 0x1414 <vfprintf+0x368>
    13e8:	21 ff       	sbrs	r18, 1
    13ea:	03 c0       	rjmp	.+6      	; 0x13f2 <vfprintf+0x346>
    13ec:	88 e5       	ldi	r24, 0x58	; 88
    13ee:	90 e0       	ldi	r25, 0x00	; 0
    13f0:	02 c0       	rjmp	.+4      	; 0x13f6 <vfprintf+0x34a>
    13f2:	88 e7       	ldi	r24, 0x78	; 120
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	b7 01       	movw	r22, r14
    13f8:	0c c0       	rjmp	.+24     	; 0x1412 <vfprintf+0x366>
    13fa:	82 2f       	mov	r24, r18
    13fc:	86 78       	andi	r24, 0x86	; 134
    13fe:	51 f0       	breq	.+20     	; 0x1414 <vfprintf+0x368>
    1400:	21 fd       	sbrc	r18, 1
    1402:	02 c0       	rjmp	.+4      	; 0x1408 <vfprintf+0x35c>
    1404:	80 e2       	ldi	r24, 0x20	; 32
    1406:	01 c0       	rjmp	.+2      	; 0x140a <vfprintf+0x35e>
    1408:	8b e2       	ldi	r24, 0x2B	; 43
    140a:	27 fd       	sbrc	r18, 7
    140c:	8d e2       	ldi	r24, 0x2D	; 45
    140e:	b7 01       	movw	r22, r14
    1410:	90 e0       	ldi	r25, 0x00	; 0
    1412:	98 d1       	rcall	.+816    	; 0x1744 <fputc>
    1414:	a5 14       	cp	r10, r5
    1416:	30 f4       	brcc	.+12     	; 0x1424 <vfprintf+0x378>
    1418:	b7 01       	movw	r22, r14
    141a:	80 e3       	ldi	r24, 0x30	; 48
    141c:	90 e0       	ldi	r25, 0x00	; 0
    141e:	92 d1       	rcall	.+804    	; 0x1744 <fputc>
    1420:	5a 94       	dec	r5
    1422:	f8 cf       	rjmp	.-16     	; 0x1414 <vfprintf+0x368>
    1424:	aa 94       	dec	r10
    1426:	f4 01       	movw	r30, r8
    1428:	ea 0d       	add	r30, r10
    142a:	f1 1d       	adc	r31, r1
    142c:	80 81       	ld	r24, Z
    142e:	b7 01       	movw	r22, r14
    1430:	90 e0       	ldi	r25, 0x00	; 0
    1432:	88 d1       	rcall	.+784    	; 0x1744 <fputc>
    1434:	a1 10       	cpse	r10, r1
    1436:	f6 cf       	rjmp	.-20     	; 0x1424 <vfprintf+0x378>
    1438:	33 20       	and	r3, r3
    143a:	09 f4       	brne	.+2      	; 0x143e <vfprintf+0x392>
    143c:	5d ce       	rjmp	.-838    	; 0x10f8 <vfprintf+0x4c>
    143e:	b7 01       	movw	r22, r14
    1440:	80 e2       	ldi	r24, 0x20	; 32
    1442:	90 e0       	ldi	r25, 0x00	; 0
    1444:	7f d1       	rcall	.+766    	; 0x1744 <fputc>
    1446:	3a 94       	dec	r3
    1448:	f7 cf       	rjmp	.-18     	; 0x1438 <vfprintf+0x38c>
    144a:	f7 01       	movw	r30, r14
    144c:	86 81       	ldd	r24, Z+6	; 0x06
    144e:	97 81       	ldd	r25, Z+7	; 0x07
    1450:	02 c0       	rjmp	.+4      	; 0x1456 <vfprintf+0x3aa>
    1452:	8f ef       	ldi	r24, 0xFF	; 255
    1454:	9f ef       	ldi	r25, 0xFF	; 255
    1456:	2c 96       	adiw	r28, 0x0c	; 12
    1458:	0f b6       	in	r0, 0x3f	; 63
    145a:	f8 94       	cli
    145c:	de bf       	out	0x3e, r29	; 62
    145e:	0f be       	out	0x3f, r0	; 63
    1460:	cd bf       	out	0x3d, r28	; 61
    1462:	df 91       	pop	r29
    1464:	cf 91       	pop	r28
    1466:	1f 91       	pop	r17
    1468:	0f 91       	pop	r16
    146a:	ff 90       	pop	r15
    146c:	ef 90       	pop	r14
    146e:	df 90       	pop	r13
    1470:	cf 90       	pop	r12
    1472:	bf 90       	pop	r11
    1474:	af 90       	pop	r10
    1476:	9f 90       	pop	r9
    1478:	8f 90       	pop	r8
    147a:	7f 90       	pop	r7
    147c:	6f 90       	pop	r6
    147e:	5f 90       	pop	r5
    1480:	4f 90       	pop	r4
    1482:	3f 90       	pop	r3
    1484:	2f 90       	pop	r2
    1486:	08 95       	ret

00001488 <calloc>:
    1488:	0f 93       	push	r16
    148a:	1f 93       	push	r17
    148c:	cf 93       	push	r28
    148e:	df 93       	push	r29
    1490:	86 9f       	mul	r24, r22
    1492:	80 01       	movw	r16, r0
    1494:	87 9f       	mul	r24, r23
    1496:	10 0d       	add	r17, r0
    1498:	96 9f       	mul	r25, r22
    149a:	10 0d       	add	r17, r0
    149c:	11 24       	eor	r1, r1
    149e:	c8 01       	movw	r24, r16
    14a0:	0d d0       	rcall	.+26     	; 0x14bc <malloc>
    14a2:	ec 01       	movw	r28, r24
    14a4:	00 97       	sbiw	r24, 0x00	; 0
    14a6:	21 f0       	breq	.+8      	; 0x14b0 <calloc+0x28>
    14a8:	a8 01       	movw	r20, r16
    14aa:	60 e0       	ldi	r22, 0x00	; 0
    14ac:	70 e0       	ldi	r23, 0x00	; 0
    14ae:	38 d1       	rcall	.+624    	; 0x1720 <memset>
    14b0:	ce 01       	movw	r24, r28
    14b2:	df 91       	pop	r29
    14b4:	cf 91       	pop	r28
    14b6:	1f 91       	pop	r17
    14b8:	0f 91       	pop	r16
    14ba:	08 95       	ret

000014bc <malloc>:
    14bc:	cf 93       	push	r28
    14be:	df 93       	push	r29
    14c0:	82 30       	cpi	r24, 0x02	; 2
    14c2:	91 05       	cpc	r25, r1
    14c4:	10 f4       	brcc	.+4      	; 0x14ca <malloc+0xe>
    14c6:	82 e0       	ldi	r24, 0x02	; 2
    14c8:	90 e0       	ldi	r25, 0x00	; 0
    14ca:	e0 91 7c 02 	lds	r30, 0x027C
    14ce:	f0 91 7d 02 	lds	r31, 0x027D
    14d2:	20 e0       	ldi	r18, 0x00	; 0
    14d4:	30 e0       	ldi	r19, 0x00	; 0
    14d6:	a0 e0       	ldi	r26, 0x00	; 0
    14d8:	b0 e0       	ldi	r27, 0x00	; 0
    14da:	30 97       	sbiw	r30, 0x00	; 0
    14dc:	39 f1       	breq	.+78     	; 0x152c <malloc+0x70>
    14de:	40 81       	ld	r20, Z
    14e0:	51 81       	ldd	r21, Z+1	; 0x01
    14e2:	48 17       	cp	r20, r24
    14e4:	59 07       	cpc	r21, r25
    14e6:	b8 f0       	brcs	.+46     	; 0x1516 <malloc+0x5a>
    14e8:	48 17       	cp	r20, r24
    14ea:	59 07       	cpc	r21, r25
    14ec:	71 f4       	brne	.+28     	; 0x150a <malloc+0x4e>
    14ee:	82 81       	ldd	r24, Z+2	; 0x02
    14f0:	93 81       	ldd	r25, Z+3	; 0x03
    14f2:	10 97       	sbiw	r26, 0x00	; 0
    14f4:	29 f0       	breq	.+10     	; 0x1500 <malloc+0x44>
    14f6:	13 96       	adiw	r26, 0x03	; 3
    14f8:	9c 93       	st	X, r25
    14fa:	8e 93       	st	-X, r24
    14fc:	12 97       	sbiw	r26, 0x02	; 2
    14fe:	2c c0       	rjmp	.+88     	; 0x1558 <malloc+0x9c>
    1500:	90 93 7d 02 	sts	0x027D, r25
    1504:	80 93 7c 02 	sts	0x027C, r24
    1508:	27 c0       	rjmp	.+78     	; 0x1558 <malloc+0x9c>
    150a:	21 15       	cp	r18, r1
    150c:	31 05       	cpc	r19, r1
    150e:	31 f0       	breq	.+12     	; 0x151c <malloc+0x60>
    1510:	42 17       	cp	r20, r18
    1512:	53 07       	cpc	r21, r19
    1514:	18 f0       	brcs	.+6      	; 0x151c <malloc+0x60>
    1516:	a9 01       	movw	r20, r18
    1518:	db 01       	movw	r26, r22
    151a:	01 c0       	rjmp	.+2      	; 0x151e <malloc+0x62>
    151c:	ef 01       	movw	r28, r30
    151e:	9a 01       	movw	r18, r20
    1520:	bd 01       	movw	r22, r26
    1522:	df 01       	movw	r26, r30
    1524:	02 80       	ldd	r0, Z+2	; 0x02
    1526:	f3 81       	ldd	r31, Z+3	; 0x03
    1528:	e0 2d       	mov	r30, r0
    152a:	d7 cf       	rjmp	.-82     	; 0x14da <malloc+0x1e>
    152c:	21 15       	cp	r18, r1
    152e:	31 05       	cpc	r19, r1
    1530:	f9 f0       	breq	.+62     	; 0x1570 <malloc+0xb4>
    1532:	28 1b       	sub	r18, r24
    1534:	39 0b       	sbc	r19, r25
    1536:	24 30       	cpi	r18, 0x04	; 4
    1538:	31 05       	cpc	r19, r1
    153a:	80 f4       	brcc	.+32     	; 0x155c <malloc+0xa0>
    153c:	8a 81       	ldd	r24, Y+2	; 0x02
    153e:	9b 81       	ldd	r25, Y+3	; 0x03
    1540:	61 15       	cp	r22, r1
    1542:	71 05       	cpc	r23, r1
    1544:	21 f0       	breq	.+8      	; 0x154e <malloc+0x92>
    1546:	fb 01       	movw	r30, r22
    1548:	93 83       	std	Z+3, r25	; 0x03
    154a:	82 83       	std	Z+2, r24	; 0x02
    154c:	04 c0       	rjmp	.+8      	; 0x1556 <malloc+0x9a>
    154e:	90 93 7d 02 	sts	0x027D, r25
    1552:	80 93 7c 02 	sts	0x027C, r24
    1556:	fe 01       	movw	r30, r28
    1558:	32 96       	adiw	r30, 0x02	; 2
    155a:	44 c0       	rjmp	.+136    	; 0x15e4 <malloc+0x128>
    155c:	fe 01       	movw	r30, r28
    155e:	e2 0f       	add	r30, r18
    1560:	f3 1f       	adc	r31, r19
    1562:	81 93       	st	Z+, r24
    1564:	91 93       	st	Z+, r25
    1566:	22 50       	subi	r18, 0x02	; 2
    1568:	31 09       	sbc	r19, r1
    156a:	39 83       	std	Y+1, r19	; 0x01
    156c:	28 83       	st	Y, r18
    156e:	3a c0       	rjmp	.+116    	; 0x15e4 <malloc+0x128>
    1570:	20 91 7a 02 	lds	r18, 0x027A
    1574:	30 91 7b 02 	lds	r19, 0x027B
    1578:	23 2b       	or	r18, r19
    157a:	41 f4       	brne	.+16     	; 0x158c <malloc+0xd0>
    157c:	20 91 02 02 	lds	r18, 0x0202
    1580:	30 91 03 02 	lds	r19, 0x0203
    1584:	30 93 7b 02 	sts	0x027B, r19
    1588:	20 93 7a 02 	sts	0x027A, r18
    158c:	20 91 00 02 	lds	r18, 0x0200
    1590:	30 91 01 02 	lds	r19, 0x0201
    1594:	21 15       	cp	r18, r1
    1596:	31 05       	cpc	r19, r1
    1598:	41 f4       	brne	.+16     	; 0x15aa <malloc+0xee>
    159a:	2d b7       	in	r18, 0x3d	; 61
    159c:	3e b7       	in	r19, 0x3e	; 62
    159e:	40 91 04 02 	lds	r20, 0x0204
    15a2:	50 91 05 02 	lds	r21, 0x0205
    15a6:	24 1b       	sub	r18, r20
    15a8:	35 0b       	sbc	r19, r21
    15aa:	e0 91 7a 02 	lds	r30, 0x027A
    15ae:	f0 91 7b 02 	lds	r31, 0x027B
    15b2:	e2 17       	cp	r30, r18
    15b4:	f3 07       	cpc	r31, r19
    15b6:	a0 f4       	brcc	.+40     	; 0x15e0 <malloc+0x124>
    15b8:	2e 1b       	sub	r18, r30
    15ba:	3f 0b       	sbc	r19, r31
    15bc:	28 17       	cp	r18, r24
    15be:	39 07       	cpc	r19, r25
    15c0:	78 f0       	brcs	.+30     	; 0x15e0 <malloc+0x124>
    15c2:	ac 01       	movw	r20, r24
    15c4:	4e 5f       	subi	r20, 0xFE	; 254
    15c6:	5f 4f       	sbci	r21, 0xFF	; 255
    15c8:	24 17       	cp	r18, r20
    15ca:	35 07       	cpc	r19, r21
    15cc:	48 f0       	brcs	.+18     	; 0x15e0 <malloc+0x124>
    15ce:	4e 0f       	add	r20, r30
    15d0:	5f 1f       	adc	r21, r31
    15d2:	50 93 7b 02 	sts	0x027B, r21
    15d6:	40 93 7a 02 	sts	0x027A, r20
    15da:	81 93       	st	Z+, r24
    15dc:	91 93       	st	Z+, r25
    15de:	02 c0       	rjmp	.+4      	; 0x15e4 <malloc+0x128>
    15e0:	e0 e0       	ldi	r30, 0x00	; 0
    15e2:	f0 e0       	ldi	r31, 0x00	; 0
    15e4:	cf 01       	movw	r24, r30
    15e6:	df 91       	pop	r29
    15e8:	cf 91       	pop	r28
    15ea:	08 95       	ret

000015ec <free>:
    15ec:	cf 93       	push	r28
    15ee:	df 93       	push	r29
    15f0:	00 97       	sbiw	r24, 0x00	; 0
    15f2:	09 f4       	brne	.+2      	; 0x15f6 <free+0xa>
    15f4:	87 c0       	rjmp	.+270    	; 0x1704 <free+0x118>
    15f6:	fc 01       	movw	r30, r24
    15f8:	32 97       	sbiw	r30, 0x02	; 2
    15fa:	13 82       	std	Z+3, r1	; 0x03
    15fc:	12 82       	std	Z+2, r1	; 0x02
    15fe:	c0 91 7c 02 	lds	r28, 0x027C
    1602:	d0 91 7d 02 	lds	r29, 0x027D
    1606:	20 97       	sbiw	r28, 0x00	; 0
    1608:	81 f4       	brne	.+32     	; 0x162a <free+0x3e>
    160a:	20 81       	ld	r18, Z
    160c:	31 81       	ldd	r19, Z+1	; 0x01
    160e:	28 0f       	add	r18, r24
    1610:	39 1f       	adc	r19, r25
    1612:	80 91 7a 02 	lds	r24, 0x027A
    1616:	90 91 7b 02 	lds	r25, 0x027B
    161a:	82 17       	cp	r24, r18
    161c:	93 07       	cpc	r25, r19
    161e:	79 f5       	brne	.+94     	; 0x167e <free+0x92>
    1620:	f0 93 7b 02 	sts	0x027B, r31
    1624:	e0 93 7a 02 	sts	0x027A, r30
    1628:	6d c0       	rjmp	.+218    	; 0x1704 <free+0x118>
    162a:	de 01       	movw	r26, r28
    162c:	20 e0       	ldi	r18, 0x00	; 0
    162e:	30 e0       	ldi	r19, 0x00	; 0
    1630:	ae 17       	cp	r26, r30
    1632:	bf 07       	cpc	r27, r31
    1634:	50 f4       	brcc	.+20     	; 0x164a <free+0x5e>
    1636:	12 96       	adiw	r26, 0x02	; 2
    1638:	4d 91       	ld	r20, X+
    163a:	5c 91       	ld	r21, X
    163c:	13 97       	sbiw	r26, 0x03	; 3
    163e:	9d 01       	movw	r18, r26
    1640:	41 15       	cp	r20, r1
    1642:	51 05       	cpc	r21, r1
    1644:	09 f1       	breq	.+66     	; 0x1688 <free+0x9c>
    1646:	da 01       	movw	r26, r20
    1648:	f3 cf       	rjmp	.-26     	; 0x1630 <free+0x44>
    164a:	b3 83       	std	Z+3, r27	; 0x03
    164c:	a2 83       	std	Z+2, r26	; 0x02
    164e:	40 81       	ld	r20, Z
    1650:	51 81       	ldd	r21, Z+1	; 0x01
    1652:	84 0f       	add	r24, r20
    1654:	95 1f       	adc	r25, r21
    1656:	8a 17       	cp	r24, r26
    1658:	9b 07       	cpc	r25, r27
    165a:	71 f4       	brne	.+28     	; 0x1678 <free+0x8c>
    165c:	8d 91       	ld	r24, X+
    165e:	9c 91       	ld	r25, X
    1660:	11 97       	sbiw	r26, 0x01	; 1
    1662:	84 0f       	add	r24, r20
    1664:	95 1f       	adc	r25, r21
    1666:	02 96       	adiw	r24, 0x02	; 2
    1668:	91 83       	std	Z+1, r25	; 0x01
    166a:	80 83       	st	Z, r24
    166c:	12 96       	adiw	r26, 0x02	; 2
    166e:	8d 91       	ld	r24, X+
    1670:	9c 91       	ld	r25, X
    1672:	13 97       	sbiw	r26, 0x03	; 3
    1674:	93 83       	std	Z+3, r25	; 0x03
    1676:	82 83       	std	Z+2, r24	; 0x02
    1678:	21 15       	cp	r18, r1
    167a:	31 05       	cpc	r19, r1
    167c:	29 f4       	brne	.+10     	; 0x1688 <free+0x9c>
    167e:	f0 93 7d 02 	sts	0x027D, r31
    1682:	e0 93 7c 02 	sts	0x027C, r30
    1686:	3e c0       	rjmp	.+124    	; 0x1704 <free+0x118>
    1688:	d9 01       	movw	r26, r18
    168a:	13 96       	adiw	r26, 0x03	; 3
    168c:	fc 93       	st	X, r31
    168e:	ee 93       	st	-X, r30
    1690:	12 97       	sbiw	r26, 0x02	; 2
    1692:	4d 91       	ld	r20, X+
    1694:	5d 91       	ld	r21, X+
    1696:	a4 0f       	add	r26, r20
    1698:	b5 1f       	adc	r27, r21
    169a:	ea 17       	cp	r30, r26
    169c:	fb 07       	cpc	r31, r27
    169e:	79 f4       	brne	.+30     	; 0x16be <free+0xd2>
    16a0:	80 81       	ld	r24, Z
    16a2:	91 81       	ldd	r25, Z+1	; 0x01
    16a4:	84 0f       	add	r24, r20
    16a6:	95 1f       	adc	r25, r21
    16a8:	02 96       	adiw	r24, 0x02	; 2
    16aa:	d9 01       	movw	r26, r18
    16ac:	11 96       	adiw	r26, 0x01	; 1
    16ae:	9c 93       	st	X, r25
    16b0:	8e 93       	st	-X, r24
    16b2:	82 81       	ldd	r24, Z+2	; 0x02
    16b4:	93 81       	ldd	r25, Z+3	; 0x03
    16b6:	13 96       	adiw	r26, 0x03	; 3
    16b8:	9c 93       	st	X, r25
    16ba:	8e 93       	st	-X, r24
    16bc:	12 97       	sbiw	r26, 0x02	; 2
    16be:	e0 e0       	ldi	r30, 0x00	; 0
    16c0:	f0 e0       	ldi	r31, 0x00	; 0
    16c2:	8a 81       	ldd	r24, Y+2	; 0x02
    16c4:	9b 81       	ldd	r25, Y+3	; 0x03
    16c6:	00 97       	sbiw	r24, 0x00	; 0
    16c8:	19 f0       	breq	.+6      	; 0x16d0 <free+0xe4>
    16ca:	fe 01       	movw	r30, r28
    16cc:	ec 01       	movw	r28, r24
    16ce:	f9 cf       	rjmp	.-14     	; 0x16c2 <free+0xd6>
    16d0:	ce 01       	movw	r24, r28
    16d2:	02 96       	adiw	r24, 0x02	; 2
    16d4:	28 81       	ld	r18, Y
    16d6:	39 81       	ldd	r19, Y+1	; 0x01
    16d8:	82 0f       	add	r24, r18
    16da:	93 1f       	adc	r25, r19
    16dc:	20 91 7a 02 	lds	r18, 0x027A
    16e0:	30 91 7b 02 	lds	r19, 0x027B
    16e4:	28 17       	cp	r18, r24
    16e6:	39 07       	cpc	r19, r25
    16e8:	69 f4       	brne	.+26     	; 0x1704 <free+0x118>
    16ea:	30 97       	sbiw	r30, 0x00	; 0
    16ec:	29 f4       	brne	.+10     	; 0x16f8 <free+0x10c>
    16ee:	10 92 7d 02 	sts	0x027D, r1
    16f2:	10 92 7c 02 	sts	0x027C, r1
    16f6:	02 c0       	rjmp	.+4      	; 0x16fc <free+0x110>
    16f8:	13 82       	std	Z+3, r1	; 0x03
    16fa:	12 82       	std	Z+2, r1	; 0x02
    16fc:	d0 93 7b 02 	sts	0x027B, r29
    1700:	c0 93 7a 02 	sts	0x027A, r28
    1704:	df 91       	pop	r29
    1706:	cf 91       	pop	r28
    1708:	08 95       	ret

0000170a <strnlen_P>:
    170a:	fc 01       	movw	r30, r24
    170c:	05 90       	lpm	r0, Z+
    170e:	61 50       	subi	r22, 0x01	; 1
    1710:	70 40       	sbci	r23, 0x00	; 0
    1712:	01 10       	cpse	r0, r1
    1714:	d8 f7       	brcc	.-10     	; 0x170c <strnlen_P+0x2>
    1716:	80 95       	com	r24
    1718:	90 95       	com	r25
    171a:	8e 0f       	add	r24, r30
    171c:	9f 1f       	adc	r25, r31
    171e:	08 95       	ret

00001720 <memset>:
    1720:	dc 01       	movw	r26, r24
    1722:	01 c0       	rjmp	.+2      	; 0x1726 <memset+0x6>
    1724:	6d 93       	st	X+, r22
    1726:	41 50       	subi	r20, 0x01	; 1
    1728:	50 40       	sbci	r21, 0x00	; 0
    172a:	e0 f7       	brcc	.-8      	; 0x1724 <memset+0x4>
    172c:	08 95       	ret

0000172e <strnlen>:
    172e:	fc 01       	movw	r30, r24
    1730:	61 50       	subi	r22, 0x01	; 1
    1732:	70 40       	sbci	r23, 0x00	; 0
    1734:	01 90       	ld	r0, Z+
    1736:	01 10       	cpse	r0, r1
    1738:	d8 f7       	brcc	.-10     	; 0x1730 <strnlen+0x2>
    173a:	80 95       	com	r24
    173c:	90 95       	com	r25
    173e:	8e 0f       	add	r24, r30
    1740:	9f 1f       	adc	r25, r31
    1742:	08 95       	ret

00001744 <fputc>:
    1744:	0f 93       	push	r16
    1746:	1f 93       	push	r17
    1748:	cf 93       	push	r28
    174a:	df 93       	push	r29
    174c:	18 2f       	mov	r17, r24
    174e:	09 2f       	mov	r16, r25
    1750:	eb 01       	movw	r28, r22
    1752:	8b 81       	ldd	r24, Y+3	; 0x03
    1754:	81 fd       	sbrc	r24, 1
    1756:	03 c0       	rjmp	.+6      	; 0x175e <fputc+0x1a>
    1758:	8f ef       	ldi	r24, 0xFF	; 255
    175a:	9f ef       	ldi	r25, 0xFF	; 255
    175c:	20 c0       	rjmp	.+64     	; 0x179e <fputc+0x5a>
    175e:	82 ff       	sbrs	r24, 2
    1760:	10 c0       	rjmp	.+32     	; 0x1782 <fputc+0x3e>
    1762:	4e 81       	ldd	r20, Y+6	; 0x06
    1764:	5f 81       	ldd	r21, Y+7	; 0x07
    1766:	2c 81       	ldd	r18, Y+4	; 0x04
    1768:	3d 81       	ldd	r19, Y+5	; 0x05
    176a:	42 17       	cp	r20, r18
    176c:	53 07       	cpc	r21, r19
    176e:	7c f4       	brge	.+30     	; 0x178e <fputc+0x4a>
    1770:	e8 81       	ld	r30, Y
    1772:	f9 81       	ldd	r31, Y+1	; 0x01
    1774:	9f 01       	movw	r18, r30
    1776:	2f 5f       	subi	r18, 0xFF	; 255
    1778:	3f 4f       	sbci	r19, 0xFF	; 255
    177a:	39 83       	std	Y+1, r19	; 0x01
    177c:	28 83       	st	Y, r18
    177e:	10 83       	st	Z, r17
    1780:	06 c0       	rjmp	.+12     	; 0x178e <fputc+0x4a>
    1782:	e8 85       	ldd	r30, Y+8	; 0x08
    1784:	f9 85       	ldd	r31, Y+9	; 0x09
    1786:	81 2f       	mov	r24, r17
    1788:	19 95       	eicall
    178a:	89 2b       	or	r24, r25
    178c:	29 f7       	brne	.-54     	; 0x1758 <fputc+0x14>
    178e:	2e 81       	ldd	r18, Y+6	; 0x06
    1790:	3f 81       	ldd	r19, Y+7	; 0x07
    1792:	2f 5f       	subi	r18, 0xFF	; 255
    1794:	3f 4f       	sbci	r19, 0xFF	; 255
    1796:	3f 83       	std	Y+7, r19	; 0x07
    1798:	2e 83       	std	Y+6, r18	; 0x06
    179a:	81 2f       	mov	r24, r17
    179c:	90 2f       	mov	r25, r16
    179e:	df 91       	pop	r29
    17a0:	cf 91       	pop	r28
    17a2:	1f 91       	pop	r17
    17a4:	0f 91       	pop	r16
    17a6:	08 95       	ret

000017a8 <__ultoa_invert>:
    17a8:	fa 01       	movw	r30, r20
    17aa:	aa 27       	eor	r26, r26
    17ac:	28 30       	cpi	r18, 0x08	; 8
    17ae:	51 f1       	breq	.+84     	; 0x1804 <__ultoa_invert+0x5c>
    17b0:	20 31       	cpi	r18, 0x10	; 16
    17b2:	81 f1       	breq	.+96     	; 0x1814 <__ultoa_invert+0x6c>
    17b4:	e8 94       	clt
    17b6:	6f 93       	push	r22
    17b8:	6e 7f       	andi	r22, 0xFE	; 254
    17ba:	6e 5f       	subi	r22, 0xFE	; 254
    17bc:	7f 4f       	sbci	r23, 0xFF	; 255
    17be:	8f 4f       	sbci	r24, 0xFF	; 255
    17c0:	9f 4f       	sbci	r25, 0xFF	; 255
    17c2:	af 4f       	sbci	r26, 0xFF	; 255
    17c4:	b1 e0       	ldi	r27, 0x01	; 1
    17c6:	3e d0       	rcall	.+124    	; 0x1844 <__ultoa_invert+0x9c>
    17c8:	b4 e0       	ldi	r27, 0x04	; 4
    17ca:	3c d0       	rcall	.+120    	; 0x1844 <__ultoa_invert+0x9c>
    17cc:	67 0f       	add	r22, r23
    17ce:	78 1f       	adc	r23, r24
    17d0:	89 1f       	adc	r24, r25
    17d2:	9a 1f       	adc	r25, r26
    17d4:	a1 1d       	adc	r26, r1
    17d6:	68 0f       	add	r22, r24
    17d8:	79 1f       	adc	r23, r25
    17da:	8a 1f       	adc	r24, r26
    17dc:	91 1d       	adc	r25, r1
    17de:	a1 1d       	adc	r26, r1
    17e0:	6a 0f       	add	r22, r26
    17e2:	71 1d       	adc	r23, r1
    17e4:	81 1d       	adc	r24, r1
    17e6:	91 1d       	adc	r25, r1
    17e8:	a1 1d       	adc	r26, r1
    17ea:	20 d0       	rcall	.+64     	; 0x182c <__ultoa_invert+0x84>
    17ec:	09 f4       	brne	.+2      	; 0x17f0 <__ultoa_invert+0x48>
    17ee:	68 94       	set
    17f0:	3f 91       	pop	r19
    17f2:	2a e0       	ldi	r18, 0x0A	; 10
    17f4:	26 9f       	mul	r18, r22
    17f6:	11 24       	eor	r1, r1
    17f8:	30 19       	sub	r19, r0
    17fa:	30 5d       	subi	r19, 0xD0	; 208
    17fc:	31 93       	st	Z+, r19
    17fe:	de f6       	brtc	.-74     	; 0x17b6 <__ultoa_invert+0xe>
    1800:	cf 01       	movw	r24, r30
    1802:	08 95       	ret
    1804:	46 2f       	mov	r20, r22
    1806:	47 70       	andi	r20, 0x07	; 7
    1808:	40 5d       	subi	r20, 0xD0	; 208
    180a:	41 93       	st	Z+, r20
    180c:	b3 e0       	ldi	r27, 0x03	; 3
    180e:	0f d0       	rcall	.+30     	; 0x182e <__ultoa_invert+0x86>
    1810:	c9 f7       	brne	.-14     	; 0x1804 <__ultoa_invert+0x5c>
    1812:	f6 cf       	rjmp	.-20     	; 0x1800 <__ultoa_invert+0x58>
    1814:	46 2f       	mov	r20, r22
    1816:	4f 70       	andi	r20, 0x0F	; 15
    1818:	40 5d       	subi	r20, 0xD0	; 208
    181a:	4a 33       	cpi	r20, 0x3A	; 58
    181c:	18 f0       	brcs	.+6      	; 0x1824 <__ultoa_invert+0x7c>
    181e:	49 5d       	subi	r20, 0xD9	; 217
    1820:	31 fd       	sbrc	r19, 1
    1822:	40 52       	subi	r20, 0x20	; 32
    1824:	41 93       	st	Z+, r20
    1826:	02 d0       	rcall	.+4      	; 0x182c <__ultoa_invert+0x84>
    1828:	a9 f7       	brne	.-22     	; 0x1814 <__ultoa_invert+0x6c>
    182a:	ea cf       	rjmp	.-44     	; 0x1800 <__ultoa_invert+0x58>
    182c:	b4 e0       	ldi	r27, 0x04	; 4
    182e:	a6 95       	lsr	r26
    1830:	97 95       	ror	r25
    1832:	87 95       	ror	r24
    1834:	77 95       	ror	r23
    1836:	67 95       	ror	r22
    1838:	ba 95       	dec	r27
    183a:	c9 f7       	brne	.-14     	; 0x182e <__ultoa_invert+0x86>
    183c:	00 97       	sbiw	r24, 0x00	; 0
    183e:	61 05       	cpc	r22, r1
    1840:	71 05       	cpc	r23, r1
    1842:	08 95       	ret
    1844:	9b 01       	movw	r18, r22
    1846:	ac 01       	movw	r20, r24
    1848:	0a 2e       	mov	r0, r26
    184a:	06 94       	lsr	r0
    184c:	57 95       	ror	r21
    184e:	47 95       	ror	r20
    1850:	37 95       	ror	r19
    1852:	27 95       	ror	r18
    1854:	ba 95       	dec	r27
    1856:	c9 f7       	brne	.-14     	; 0x184a <__ultoa_invert+0xa2>
    1858:	62 0f       	add	r22, r18
    185a:	73 1f       	adc	r23, r19
    185c:	84 1f       	adc	r24, r20
    185e:	95 1f       	adc	r25, r21
    1860:	a0 1d       	adc	r26, r0
    1862:	08 95       	ret

00001864 <_exit>:
    1864:	f8 94       	cli

00001866 <__stop_program>:
    1866:	ff cf       	rjmp	.-2      	; 0x1866 <__stop_program>
