\subsection{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl Entity Reference}
\label{classFPGA__LED2__ctrl}\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}}


Collaboration diagram for F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=172pt]{dd/da2/classFPGA__LED2__ctrl__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf adf\+\_\+muxout}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dac\+\_\+ss}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf adf\+\_\+ss}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led\+\_\+ctrl}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf led\+\_\+g}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led\+\_\+r}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 16} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.



\subsubsection{Member Data Documentation}
\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}!adf\+\_\+muxout@{adf\+\_\+muxout}}
\index{adf\+\_\+muxout@{adf\+\_\+muxout}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}}
\paragraph[{adf\+\_\+muxout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf adf\+\_\+muxout} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classFPGA__LED2__ctrl_a06036f14cf052ed72c2d6e2e153a3b9f}


Definition at line {\bf 21} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}!adf\+\_\+ss@{adf\+\_\+ss}}
\index{adf\+\_\+ss@{adf\+\_\+ss}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}}
\paragraph[{adf\+\_\+ss}]{\setlength{\rightskip}{0pt plus 5cm}{\bf adf\+\_\+ss} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classFPGA__LED2__ctrl_aedfc6d79813c85825c07a512aaf3ec2e}


Definition at line {\bf 23} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}!clk@{clk}}
\index{clk@{clk}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classFPGA__LED2__ctrl_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 19} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}!dac\+\_\+ss@{dac\+\_\+ss}}
\index{dac\+\_\+ss@{dac\+\_\+ss}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}}
\paragraph[{dac\+\_\+ss}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dac\+\_\+ss} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classFPGA__LED2__ctrl_a04b36686761fea746187a070d89dcacb}


Definition at line {\bf 22} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}!ieee@{ieee}}
\index{ieee@{ieee}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classFPGA__LED2__ctrl_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 9} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}!led\+\_\+ctrl@{led\+\_\+ctrl}}
\index{led\+\_\+ctrl@{led\+\_\+ctrl}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}}
\paragraph[{led\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led\+\_\+ctrl} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classFPGA__LED2__ctrl_afb8f083527df47ba32da992d217d29a8}


Definition at line {\bf 24} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}!led\+\_\+g@{led\+\_\+g}}
\index{led\+\_\+g@{led\+\_\+g}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}}
\paragraph[{led\+\_\+g}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led\+\_\+g} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classFPGA__LED2__ctrl_ab8f5e7a6a9555084a3a97c6688c7d8ed}


Definition at line {\bf 25} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}!led\+\_\+r@{led\+\_\+r}}
\index{led\+\_\+r@{led\+\_\+r}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}}
\paragraph[{led\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led\+\_\+r} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classFPGA__LED2__ctrl_a1256b296b1f35bba67272588ba2f3421}


Definition at line {\bf 30} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classFPGA__LED2__ctrl_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 11} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classFPGA__LED2__ctrl_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 20} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classFPGA__LED2__ctrl_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 10} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/general/{\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}\end{DoxyCompactItemize}
