##This script is to run Innovus Flow for the submodule named TileRTL__3023f2576d6f37f1 of CGRAKingMeshRTL_3b1d4bddcd1ed8df`netlist

setMultiCpuUsage -acquireLicense 6 -localCpu max -cpuPerRemoteHost 6

floorPlan -site coreSite -d 700 700  20 20 20 20

globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
addWellTap -cell TAPCELL_ASAP7_75t_R -cellInterval 70 -inRowOffset 2 -prefix WELLTAP
addRing -nets {VDD VSS }   -around default_power_domain -center 1 -width 1.224 -spacing 0.5 -layer {left M3 right M3 bottom M2 top M2} 

sroute -connect { blockPin padPin padRing corePin floatingStripe } -nets {VDD VSS } -layerChangeRange { M1 M3 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 Pad } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1 Pad }
setPinAssignMode -pinEditInBatch true
set mat_input [get_ports -filter "direction ==in"]
editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 3  -snap TRACK  -spreadType CENTER  -pin  {recv_data__msg[*]}
editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 5  -snap TRACK  -spreadType CENTER  -pin [get_attr [get_ports -filter "direction ==in  && full_name !~ recv_data__msg*"  ] full_name]
set mat_output [get_ports -filter "direction ==out"]
editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 3 -layer 3  -snap TRACK  -spreadType CENTER  -pin  {send_data__msg[*]}
editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 3 -layer 5  -snap TRACK  -spreadType CENTER  -pin [get_attr [get_ports -filter "direction ==out  && full_name !~ send_data__msg*"  ] full_name]
setPinAssignMode -pinEditInBatch false
getPinAssignMode -pinEditInBatch -quiet

##PLACEMENT##
setPlaceMode -place_global_timing_effort medium
setPlaceMode -place_global_uniform_density true
#setPlaceMode -place_global_place_io_pins true
#setPlaceMode -place_global_reorder_scan true
#setPlaceMode -place_detail_wire_length_opt_effort high 
setPlaceMode -place_global_cong_effort auto 
#setPlaceMode -place_global_clock_gate_aware true 
setPlaceMode -place_global_module_aware_spare true 
#setPlaceMode -clock_power_driven {true}
setPlaceMode -place_detail_check_route true
setPlaceMode -place_detail_use_check_drc true
setPlaceMode -place_design_refine_place true

place_opt_design
 
##Clock tree synthesis##

setNanoRouteMode -drouteMinimizeLithoEffectOnLayer { f t t t t t t t t t} -routeTopRoutingLayer 5 -routeBottomRoutingLayer 1 -routeWithViaInPin true
setRouteMode -earlyGlobalMaxRouteLayer 5 -earlyGlobalMinRouteLayer 1
set_ccopt_property buffer_cells {BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R  BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R}
setOptMode -fixFanoutLoad true
setAnalysisMode -analysisType onchipvariation
set_ccopt_property max_fanout 20
set_ccopt_property target_max_trans 100ps 
set_ccopt_property target_skew 30ps
setOptMode -fixFanoutLoad true
setOptMode -fixDrc 
optDesign -preCTS
ccopt_design -outDir ./cts/
timeDesign -postCTS -expandedViews -outDir ./cts/timing/
report_ccopt_clock_trees -filename ./cts/clock_trees.rpt 
report_ccopt_skew_groups -filename ./cts/skew_groups.rpt
optDesign -postCTS

#Routing#
setNanoRouteMode -drouteMinimizeLithoEffectOnLayer { t t t t t t t t t t} -routeTopRoutingLayer 5 -routeBottomRoutingLayer 1 -routeWithViaInPin true
setNanoRouteMode -routeWithViaInPin true -routeDesignFixClockNets true -routeTopRoutingLayer 5 -routeBottomRoutingLayer 1 
setNanoRouteMode -quiet -routeWithTimingDriven 1
setNanoRouteMode -quiet -drouteEndIteration 19
setNanoRouteMode -quiet -routeWithTimingDriven true
setNanoRouteMode -quiet -routeWithSiDriven false
setNanoRouteMode -routeUseAutoVia  auto

routeDesign -globalDetail


#setOptMode -layerAwareOpt
setOptMode -allEndPoints true
#setOptMode -maxLength $um

setAnalysisMode -analysisType onchipvariation
optDesign -postroute

rcOut -spf cgra_tile.spf
rcOut -spef cgra_tile.spef


saveNetlist cgra_tile.apr.v -excludeLeafCell -excludeCellInst {FILLERxp5_ASAP7_75t_R FILLER_ASAP7_75t_R}
saveNetlist cgra_tile.apr_pg.v -includePowerGround -excludeLeafCell -excludeCellInst {FILLERxp5_ASAP7_75t_R FILLER_ASAP7_75t_R}

streamOut cgrs_tile.gds -mapFile /afs/asu.edu/class/e/e/e/eee525b/asap7/asap7PDK/cdslib/asap7_TechLib/asap7_fromAPR.layermap -libName DesignLib -units 4000 -mode ALL

write_lef_abstract {filename}.lef


