Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4feb86430b9349be9a7330da2ff3877a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ADD2_TB_behav xil_defaultlib.ADD2_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sum' [C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/ADD2/Verilog/testbench/ADD2_tb.v:36]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/ADD2/Verilog/AMDprj/ADD2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADD2
Compiling module xil_defaultlib.ADD2_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADD2_TB_behav
