---
layout: default
title: SRAM (Static Random Access Memory)
---

---

# ğŸ§  SRAM (Static Random Access Memory)

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

**SRAMï¼ˆStatic RAMï¼‰** ã¯ã€**é«˜é€Ÿã§æ®ç™ºæ€§ã®ãƒ¡ãƒ¢ãƒª**ã¨ã—ã¦ã€SoCå†…éƒ¨ã«çµ„ã¿è¾¼ã¾ã‚Œã‚‹ä¸»è¦ãªæ§‹æˆã§ã™ã€‚  
SRAM (Static RAM) is a **fast and volatile memory**, widely embedded in SoCs.

DRAMã®ã‚ˆã†ã«ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ã‚’å¿…è¦ã¨ã›ãšã€6Tæ§‹æˆã‚»ãƒ«ã§å®‰å®šã—ãŸä¿æŒãŒå¯èƒ½ã§ã™ã€‚  
Unlike DRAM, it does not require refresh and can stably retain data using a 6-transistor (6T) cell.

**ä¸»ãªç”¨é€”**ï¼šã‚­ãƒ£ãƒƒã‚·ãƒ¥ã€ãƒ¬ã‚¸ã‚¹ã‚¿ãƒ•ã‚¡ã‚¤ãƒ«ã€LUTãªã©ã€‚çµ„è¾¼ã¿ãƒ¡ãƒ¢ãƒªã¨ã—ã¦æ´»ç”¨ã€‚  
**Typical uses**: Cache memory, register files, LUTs. Widely used as embedded memory.

---

## ğŸ”§ ã‚»ãƒ«æ§‹é€ ï½œCell Structure: 6T SRAM Cell

### ğŸ“ æ§‹æˆå›³ï½œSchematic

```
               VDD
                |
              +---+
              | P1|â”€â”€â”€â”
              +---+   |
                |     |
                |    Q (ä¿å­˜ãƒãƒ¼ãƒ‰ / Storage Node)
                |     |
  BLâ”€â”€â”€AX1â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€AX2â”€â”€â”€BL_bar
       |                        |
      WL -----------------------
                |     |
              +---+  +---+
              | N1|  | N2|   â† ã‚¤ãƒ³ãƒãƒ¼ã‚¿ä¸‹éƒ¨ / Bottom inverters
              +---+  +---+
                |     |
               GND   GND
```

### ğŸ” å„æ§‹æˆè¦ç´ ã®èª¬æ˜ï½œComponent Description

| æ—¥æœ¬èª | English |
|--------|---------|
| P1/N1, P2/N2 | ã‚¤ãƒ³ãƒãƒ¼ã‚¿ã‚’äº¤å·®æ¥ç¶šã—ãƒ©ãƒƒãƒæ§‹æˆ<br>Cross-coupled inverters forming a latch |
| AX1 / AX2 | ã‚¢ã‚¯ã‚»ã‚¹FETã€‚WLã«ã‚ˆã‚ŠON/OFFåˆ¶å¾¡<br>Access transistors controlled by WL |
| Q / Q_bar | ãƒ‡ãƒ¼ã‚¿ä¿æŒãƒãƒ¼ãƒ‰<br>Data storage nodes |
| WLï¼ˆWord Lineï¼‰ | ã‚»ãƒ«é¸æŠä¿¡å·ç·š<br>Row select line |
| BL / BL_barï¼ˆBit Lineï¼‰ | èª­ã¿æ›¸ããƒ‡ãƒ¼ã‚¿ç·šï¼ˆå·®å‹•ï¼‰<br>Differential data lines for read/write |

---

## ğŸ“Š ç‰¹æ€§ã¨è¨­è¨ˆè¦³ç‚¹ï½œCharacteristics and Design Considerations

| æ—¥æœ¬èª | English |
|--------|---------|
| ãƒ‡ãƒ¼ã‚¿ä¿æŒæ€§ï¼šé›»æºONã§å®‰å®š<br>Stable as long as powered | Data retention: stable while powered |
| é¢ç©ï¼šDRAMã‚ˆã‚Šå¤§ãã„<br>Larger than DRAM | Area: larger than DRAM (6T) |
| æ¶ˆè²»é›»åŠ›ï¼šæ›¸è¾¼å¤§ã€å¾…æ©Ÿå°<br>High for write, low standby | Power consumption: high during write, low in standby |
| ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆï¼šå¯¾ç§°æ€§é‡è¦–<br>Symmetric layout critical | Layout: symmetry important |
| SNMè¨­è¨ˆï¼šèª­ã¿å‡ºã—ç ´å£Šå¯¾ç­–<br>SNM tuning to avoid read disturb | SNM: static noise margin design is crucial |
| ã‚¹ãƒ”ãƒ¼ãƒ‰ï¼šéå¸¸ã«é«˜é€Ÿ<br>Very fast | Speed: extremely fast (suitable for cache) |

---

## ğŸ— çµ„è¾¼ã¿è¨­è¨ˆã§ã®æ´»ç”¨ï½œUse in Embedded Design

| æ—¥æœ¬èª | English |
|--------|---------|
| SRAMãƒã‚¯ãƒ­ã‚’PDKã‹ã‚‰å‘¼å‡ºã—ï¼ˆä¾‹ï¼šsky130ï¼‰ | Invoke SRAM macros from PDK (e.g., sky130) |
| OpenLaneã§BlackBoxã¨ã—ã¦é…ç½® | Integrate as black-box via OpenLane |
| ã‚­ãƒ£ãƒƒã‚·ãƒ¥ã‚„ãƒãƒƒãƒ•ã‚¡ã«éšå±¤é…ç½® | Hierarchically embedded for cache or buffers |

---

## ğŸ” ä»–ãƒ¡ãƒ¢ãƒªã¨ã®æ¯”è¼ƒï½œComparison with Other Memories

| é …ç›® | SRAM | DRAM | Flash |
|------|------|------|-------|
| é«˜é€Ÿæ€§<br>Speed | â— | â—‹ | Ã— |
| å®¹é‡<br>Capacity | â–³ | â— | â— |
| é¢ç©åŠ¹ç‡<br>Area Efficiency | â–³ | â— | â—‹ |
| ä¸æ®ç™ºæ€§<br>Non-volatility | Ã— | Ã— | â— |
| çµ„è¾¼ã¿æ€§<br>Embeddability | â— | â–³ | â–³ |

---

## ğŸ§© è£œè¶³ã¨å¿œç”¨ï½œSupplemental Info

- **æ§‹æˆã®ãƒãƒªã‚¨ãƒ¼ã‚·ãƒ§ãƒ³**ï¼š8T, 10T, Dual-Port ãªã©ç”¨é€”ã«å¿œã˜å¤šæ§˜åŒ–  
  Variants include 8T, 10T, dual-port designs depending on application.
- **å¾®ç´°åŒ–ã®èª²é¡Œ**ï¼šFinFET/GAAã§ã¯ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆå›°é›£  
  Scaling challenges arise with FinFET/GAA structures.
- **SNMè¨­è¨ˆé‡è¦**ï¼šèª­ã¿å‡ºã—ç ´å£Šã‚„æ›¸è¾¼å¤±æ•—å›é¿ã«å¿…è¦  
  SNM tuning is critical to avoid read disturbance and write failure.

---

## ğŸ”— é–¢é€£ç« ï½œRelated Chapters

| æ—¥æœ¬èª | English |
|--------|---------|
| [åŸºç¤ç·¨ ç¬¬2ç« ](../chapter2_comb_logic/)ï¼šãƒ¬ã‚¸ã‚¹ã‚¿æ§‹é€  | Basic Chapter 2: Register logic structures |
| [åŸºç¤ç·¨ ç¬¬4ç« ](../chapter4_mos_characteristics/)ï¼šMOSç‰¹æ€§ | Basic Chapter 4: MOS characteristics |
| [å¿œç”¨ç·¨ ç¬¬4ç« ](../d_chapter4_layout_optimization/)ï¼šSRAMé…ç½® | Applied Chapter 4: SRAM layout and DFM |

---

## ğŸ“¦ æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ï¼ˆEdusemi-Plusï¼‰ï½œTechnical Archive (Edusemi-Plus)

| ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆ | æ¦‚è¦ï¼ˆæ—¥æœ¬èªï¼‰ | Summary (English) |
|--------------|----------------|-------------------|
| [`DRAM_Startup_64M_1998.md`](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/archive/in1998/DRAM_Startup_64M_1998.md) | 0.25Î¼mä¸–ä»£64M DRAMç«‹ã¡ä¸Šã’è¨˜éŒ² | 0.25Î¼m 64M DRAM ramp-up history |
| [`VSRAM_2001.md`](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/archive/in2001/VSRAM_2001.md) | DRAMå¿œç”¨ã®æ“¬ä¼¼SRAMè¨­è¨ˆè¨˜éŒ² | Pseudo SRAM based on DRAM process |
| [`MoSys_1T_SRAM_Links.md`](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/archive/in2001/MoSys_1T_SRAM_Links.md) | 1T-SRAMæŠ€è¡“ã®å‚è€ƒãƒªãƒ³ã‚¯é›† | Reference links for MoSys 1T-SRAM |

---

ğŸ˜ [å¿œç”¨ç·¨ ç¬¬1ç« ï¼šãƒ¡ãƒ¢ãƒªæŠ€è¡“ï½œApplied Chapter 1: Memory Technologies](../d_chapter1_memory_technologies/README.md)

---

Â© 2025 Shinichi Samizo / MIT License
