# compile vhdl design source files
vhdl xil_defaultlib  "../../../Demux_Booleana.srcs/sources_1/new/DEMUX.vhd"
vhdl xil_defaultlib  "../../../Demux_Booleana.srcs/sim_1/new/tb_DEMUX.vhd"

# Do not sort compile order
nosort
