
/*
 * Auto generated Run-Time-Environment Configuration File
 *      *** Do not modify ! ***
 *
 * Project: 'tfm_s' 
 * Target:  'NUCLEO-L552ZE-Q' 
 */

#ifndef RTE_COMPONENTS_H
#define RTE_COMPONENTS_H


/*
 * Define the Device Header File: 
 */
#define CMSIS_device_header "stm32l5xx.h"

/*  ARM::Security:mbed Crypto:3.0.1 */
#define RTE_Security_mbedCrypto         /* Security mbed Crypto */
/*  ARM::TFM Platform:Attest HAL:Template:1.0.0 */
#define RTE_TFM_PLATFORM_ATTEST_HAL     /* TF-M Platform Attest HAL */
/*  ARM::TFM Platform:Boot Seed:Dummy:1.0.0 */
#define RTE_TFM_PLATFORM_BOOT_SEED      /* TF-M Platform Boot Seed */
/*  ARM::TFM Platform:Crypto Keys:Dummy:1.0.0 */
#define RTE_TFM_PLATFORM_CRYPTO_KEYS    /* TF-M Platform Crypto Keys */
/*  ARM::TFM Platform:Device ID:Dummy:1.0.0 */
#define RTE_TFM_PLATFORM_DEVICE_ID      /* TF-M Platform Device ID */
/*  ARM::TFM Platform:NV Counters:Dummy:1.0.0 */
#define RTE_TFM_PLATFORM_NV_COUNTERS    /* TF-M Platform NV Counters */
/*  ARM::TFM:Core:SFN:1.0.0 */
#define RTE_TFM_CORE_SFN                /* TF-M Core SFN */
/*  ARM::TFM:Library:QCBOR:1.0.0 */
#define RTE_TFM_LIBRARY_QCBOR           /* TF-M QCBOR Library */
/*  ARM::TFM:Library:T_COSE:1.0.0 */
#define RTE_TFM_LIBRARY_T_COSE          /* TF-M T_COSE Library */
/*  ARM::TFM:Secure Service:Crypto:1.0.0 */
#define RTE_TFM_SS_CRYPTO               /* TF-M Crypto Secure Service */
/*  ARM::TFM:Secure Service:Initial Attestation:1.0.0 */
#define RTE_TFM_SS_INITIAL_ATTESTATION  /* TF-M Initial Attestation Service */
/*  ARM::TFM:Secure Service:Internal Trusted Storage:1.0.0 */
#define RTE_TFM_SS_ITS                  /* TF-M Internal Trusted Storage Service */
/*  ARM::TFM:Secure Service:Secure Storage:Encrypted:1.0.0 */
#define RTE_TFM_SS_SST                  /* TF-M Secure Storage Service */
        #define RTE_TFM_SS_SST_ENCRYPTED        /* TF-M Encrypted Secure Storage Service */
/*  Keil::Device:STM32Cube Framework:STM32CubeMX:1.1.0 */
#define RTE_DEVICE_FRAMEWORK_CUBE_MX
/*  Keil::Device:STM32Cube HAL:Common:1.0.0 */
#define RTE_DEVICE_HAL_COMMON
/*  Keil::Device:STM32Cube HAL:Cortex:1.0.2 */
#define RTE_DEVICE_HAL_CORTEX
/*  Keil::Device:STM32Cube HAL:DMA:1.0.2 */
#define RTE_DEVICE_HAL_DMA
/*  Keil::Device:STM32Cube HAL:Flash:1.0.2 */
#define RTE_DEVICE_HAL_FLASH
/*  Keil::Device:STM32Cube HAL:GPIO:1.0.2 */
#define RTE_DEVICE_HAL_GPIO
/*  Keil::Device:STM32Cube HAL:GTZC:1.0.2 */
#define RTE_DEVICE_HAL_GTZC
/*  Keil::Device:STM32Cube HAL:HASH:1.0.2 */
#define RTE_DEVICE_HAL_HASH
/*  Keil::Device:STM32Cube HAL:ICACHE:1.0.2 */
#define RTE_DEVICE_HAL_ICACHE
/*  Keil::Device:STM32Cube HAL:PWR:1.0.2 */
#define RTE_DEVICE_HAL_PWR
/*  Keil::Device:STM32Cube HAL:RCC:1.0.2 */
#define RTE_DEVICE_HAL_RCC
/*  Keil::Device:STM32Cube HAL:RNG:1.0.2 */
#define RTE_DEVICE_HAL_RNG
/*  Keil::Device:STM32Cube HAL:UART:1.0.2 */
#define RTE_DEVICE_HAL_UART
/*  Keil::Device:Startup:1.0.2 */
#define RTE_DEVICE_STARTUP_STM32L5XX    /* Device Startup for STM32L5 */
/*  Keil::TFM Platform:Memory Map:1.0.0 */
#define RTE_TFM_IF_PLATFORM_MEMORY_MAP  /* TF-M Platform Memory Map */
/*  Keil::TFM Platform:SPM HAL:Platform:1.0.0 */
#define RTE_TFM_IF_PLATFORM_SPM_HAL     /* TF-M Platform SPM HAL */


#endif /* RTE_COMPONENTS_H */
