;redcode
;assert 1
	SPL 0, <-101
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	DJN -100, -600
	ADD #270, <1
	ADD 210, 1
	SUB -7, -122
	JMN 0, #2
	SUB @0, @2
	SUB @0, @2
	SUB -7, -122
	DJN -1, @-20
	DJN -1, @-20
	CMP @121, 100
	CMP -7, <-126
	SPL 0, <-101
	JMN -7, @-126
	JMN -7, @-122
	ADD 210, 0
	ADD 210, 0
	SLT @-167, 100
	SLT @-167, 100
	SUB @121, 100
	DJN -1, @-20
	SLT 20, @12
	SLT 20, @12
	SLT 20, @12
	SLT 20, @12
	JMP -1, @-20
	SUB @0, @2
	SUB @0, @2
	CMP @-127, 100
	ADD 210, 60
	SUB @121, -100
	CMP #270, <1
	SLT 20, @12
	SUB #72, @200
	SUB @121, 100
	SUB -1, <-20
	ADD #270, <1
	ADD #270, <1
	SUB #72, @200
	SLT 20, @12
	SUB -1, <-20
	SUB @121, 106
	SPL 0, <-101
	MOV -17, <-20
	ADD @-167, 100
	SUB #12, @201
	MOV -17, <-20
	SUB @121, 100
