-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dct is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of dct is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dct_dct,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=444,HLS_SYN_TPT=none,HLS_SYN_MEM=16,HLS_SYN_DSP=0,HLS_SYN_FF=4180,HLS_SYN_LUT=5907,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state100 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state101 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state102 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state103 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state104 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state105 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state106 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state107 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state108 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state109 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state110 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state111 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state112 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state113 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state114 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state115 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state116 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state117 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state118 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state119 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state120 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state121 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state122 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state123 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state124 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state125 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state126 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state127 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state128 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state129 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state130 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state131 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state132 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state133 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state134 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state135 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state136 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state137 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state138 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state139 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state140 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state141 : STD_LOGIC_VECTOR (150 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state142 : STD_LOGIC_VECTOR (150 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state143 : STD_LOGIC_VECTOR (150 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state144 : STD_LOGIC_VECTOR (150 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state145 : STD_LOGIC_VECTOR (150 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state146 : STD_LOGIC_VECTOR (150 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state147 : STD_LOGIC_VECTOR (150 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state148 : STD_LOGIC_VECTOR (150 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state149 : STD_LOGIC_VECTOR (150 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state150 : STD_LOGIC_VECTOR (150 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state151 : STD_LOGIC_VECTOR (150 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_96 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010110";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

attribute shreg_extract : string;
    signal ap_rst_reg_2 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_2 : signal is "no";
    signal ap_rst_reg_1 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_1 : signal is "no";
    signal ap_rst_n_inv : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_n_inv : signal is "no";
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_continue : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (150 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_r : STD_LOGIC_VECTOR (63 downto 0);
    signal output_r : STD_LOGIC_VECTOR (63 downto 0);
    signal dct_coeff_table_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dct_coeff_table_0_ce0 : STD_LOGIC;
    signal dct_coeff_table_0_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dct_coeff_table_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dct_coeff_table_1_ce0 : STD_LOGIC;
    signal dct_coeff_table_1_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dct_coeff_table_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dct_coeff_table_2_ce0 : STD_LOGIC;
    signal dct_coeff_table_2_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dct_coeff_table_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dct_coeff_table_3_ce0 : STD_LOGIC;
    signal dct_coeff_table_3_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dct_coeff_table_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dct_coeff_table_4_ce0 : STD_LOGIC;
    signal dct_coeff_table_4_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dct_coeff_table_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dct_coeff_table_5_ce0 : STD_LOGIC;
    signal dct_coeff_table_5_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dct_coeff_table_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dct_coeff_table_6_ce0 : STD_LOGIC;
    signal dct_coeff_table_6_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dct_coeff_table_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dct_coeff_table_7_ce0 : STD_LOGIC;
    signal dct_coeff_table_7_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state151 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state151 : signal is "none";
    signal trunc_ln_reg_291 : STD_LOGIC_VECTOR (57 downto 0);
    signal trunc_ln3_reg_297 : STD_LOGIC_VECTOR (57 downto 0);
    signal row_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal row_outbuf_ce0 : STD_LOGIC;
    signal row_outbuf_we0 : STD_LOGIC;
    signal row_outbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal col_outbuf_ce0 : STD_LOGIC;
    signal col_outbuf_we0 : STD_LOGIC;
    signal col_outbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal col_inbuf_ce0 : STD_LOGIC;
    signal col_inbuf_we0 : STD_LOGIC;
    signal col_inbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_ce1 : STD_LOGIC;
    signal col_inbuf_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_ce2 : STD_LOGIC;
    signal col_inbuf_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_ce3 : STD_LOGIC;
    signal col_inbuf_q3 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_ce4 : STD_LOGIC;
    signal col_inbuf_q4 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_ce5 : STD_LOGIC;
    signal col_inbuf_q5 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_ce6 : STD_LOGIC;
    signal col_inbuf_q6 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_ce7 : STD_LOGIC;
    signal col_inbuf_q7 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_0_ce0 : STD_LOGIC;
    signal buf_2d_in_0_we0 : STD_LOGIC;
    signal buf_2d_in_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_1_ce0 : STD_LOGIC;
    signal buf_2d_in_1_we0 : STD_LOGIC;
    signal buf_2d_in_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_2_ce0 : STD_LOGIC;
    signal buf_2d_in_2_we0 : STD_LOGIC;
    signal buf_2d_in_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_3_ce0 : STD_LOGIC;
    signal buf_2d_in_3_we0 : STD_LOGIC;
    signal buf_2d_in_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_4_ce0 : STD_LOGIC;
    signal buf_2d_in_4_we0 : STD_LOGIC;
    signal buf_2d_in_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_5_ce0 : STD_LOGIC;
    signal buf_2d_in_5_we0 : STD_LOGIC;
    signal buf_2d_in_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_6_ce0 : STD_LOGIC;
    signal buf_2d_in_6_we0 : STD_LOGIC;
    signal buf_2d_in_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_7_ce0 : STD_LOGIC;
    signal buf_2d_in_7_we0 : STD_LOGIC;
    signal buf_2d_in_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal buf_2d_out_ce0 : STD_LOGIC;
    signal buf_2d_out_we0 : STD_LOGIC;
    signal buf_2d_out_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_out_ce1 : STD_LOGIC;
    signal buf_2d_out_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_out_ce2 : STD_LOGIC;
    signal buf_2d_out_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_out_ce3 : STD_LOGIC;
    signal buf_2d_out_q3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_out_ce4 : STD_LOGIC;
    signal buf_2d_out_q4 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_out_ce5 : STD_LOGIC;
    signal buf_2d_out_q5 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_out_ce6 : STD_LOGIC;
    signal buf_2d_out_q6 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_out_ce7 : STD_LOGIC;
    signal buf_2d_out_q7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_0_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_1_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_2_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_3_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_4_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_5_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_6_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_7_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_0_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_1_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_2_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_3_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_4_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_5_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_6_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_7_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_row_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_row_outbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce1 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce2 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce3 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce4 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address5 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce5 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address6 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce6 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address7 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce7 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_0_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_1_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_2_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_3_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_4_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_5_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_6_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_7_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_col_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_col_outbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce1 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce2 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce3 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce4 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address5 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce5 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address6 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce6 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address7 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce7 : STD_LOGIC;
    signal gmem_AWVALID : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_WVALID : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BREADY : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal sext_ln74_fu_271_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln87_fu_281_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (150 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ST_fsm_state92_blk : STD_LOGIC;
    signal ap_ST_fsm_state93_blk : STD_LOGIC;
    signal ap_ST_fsm_state94_blk : STD_LOGIC;
    signal ap_ST_fsm_state95_blk : STD_LOGIC;
    signal ap_ST_fsm_state96_blk : STD_LOGIC;
    signal ap_ST_fsm_state97_blk : STD_LOGIC;
    signal ap_ST_fsm_state98_blk : STD_LOGIC;
    signal ap_ST_fsm_state99_blk : STD_LOGIC;
    signal ap_ST_fsm_state100_blk : STD_LOGIC;
    signal ap_ST_fsm_state101_blk : STD_LOGIC;
    signal ap_ST_fsm_state102_blk : STD_LOGIC;
    signal ap_ST_fsm_state103_blk : STD_LOGIC;
    signal ap_ST_fsm_state104_blk : STD_LOGIC;
    signal ap_ST_fsm_state105_blk : STD_LOGIC;
    signal ap_ST_fsm_state106_blk : STD_LOGIC;
    signal ap_ST_fsm_state107_blk : STD_LOGIC;
    signal ap_ST_fsm_state108_blk : STD_LOGIC;
    signal ap_ST_fsm_state109_blk : STD_LOGIC;
    signal ap_ST_fsm_state110_blk : STD_LOGIC;
    signal ap_ST_fsm_state111_blk : STD_LOGIC;
    signal ap_ST_fsm_state112_blk : STD_LOGIC;
    signal ap_ST_fsm_state113_blk : STD_LOGIC;
    signal ap_ST_fsm_state114_blk : STD_LOGIC;
    signal ap_ST_fsm_state115_blk : STD_LOGIC;
    signal ap_ST_fsm_state116_blk : STD_LOGIC;
    signal ap_ST_fsm_state117_blk : STD_LOGIC;
    signal ap_ST_fsm_state118_blk : STD_LOGIC;
    signal ap_ST_fsm_state119_blk : STD_LOGIC;
    signal ap_ST_fsm_state120_blk : STD_LOGIC;
    signal ap_ST_fsm_state121_blk : STD_LOGIC;
    signal ap_ST_fsm_state122_blk : STD_LOGIC;
    signal ap_ST_fsm_state123_blk : STD_LOGIC;
    signal ap_ST_fsm_state124_blk : STD_LOGIC;
    signal ap_ST_fsm_state125_blk : STD_LOGIC;
    signal ap_ST_fsm_state126_blk : STD_LOGIC;
    signal ap_ST_fsm_state127_blk : STD_LOGIC;
    signal ap_ST_fsm_state128_blk : STD_LOGIC;
    signal ap_ST_fsm_state129_blk : STD_LOGIC;
    signal ap_ST_fsm_state130_blk : STD_LOGIC;
    signal ap_ST_fsm_state131_blk : STD_LOGIC;
    signal ap_ST_fsm_state132_blk : STD_LOGIC;
    signal ap_ST_fsm_state133_blk : STD_LOGIC;
    signal ap_ST_fsm_state134_blk : STD_LOGIC;
    signal ap_ST_fsm_state135_blk : STD_LOGIC;
    signal ap_ST_fsm_state136_blk : STD_LOGIC;
    signal ap_ST_fsm_state137_blk : STD_LOGIC;
    signal ap_ST_fsm_state138_blk : STD_LOGIC;
    signal ap_ST_fsm_state139_blk : STD_LOGIC;
    signal ap_ST_fsm_state140_blk : STD_LOGIC;
    signal ap_ST_fsm_state141_blk : STD_LOGIC;
    signal ap_ST_fsm_state142_blk : STD_LOGIC;
    signal ap_ST_fsm_state143_blk : STD_LOGIC;
    signal ap_ST_fsm_state144_blk : STD_LOGIC;
    signal ap_ST_fsm_state145_blk : STD_LOGIC;
    signal ap_ST_fsm_state146_blk : STD_LOGIC;
    signal ap_ST_fsm_state147_blk : STD_LOGIC;
    signal ap_ST_fsm_state148_blk : STD_LOGIC;
    signal ap_ST_fsm_state149_blk : STD_LOGIC;
    signal ap_ST_fsm_state150_blk : STD_LOGIC;
    signal ap_ST_fsm_state151_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dct_dct_Pipeline_RD_Loop_Row IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln74 : IN STD_LOGIC_VECTOR (57 downto 0);
        buf_2d_in_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_0_ce0 : OUT STD_LOGIC;
        buf_2d_in_0_we0 : OUT STD_LOGIC;
        buf_2d_in_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_1_ce0 : OUT STD_LOGIC;
        buf_2d_in_1_we0 : OUT STD_LOGIC;
        buf_2d_in_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_2_ce0 : OUT STD_LOGIC;
        buf_2d_in_2_we0 : OUT STD_LOGIC;
        buf_2d_in_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_3_ce0 : OUT STD_LOGIC;
        buf_2d_in_3_we0 : OUT STD_LOGIC;
        buf_2d_in_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_4_ce0 : OUT STD_LOGIC;
        buf_2d_in_4_we0 : OUT STD_LOGIC;
        buf_2d_in_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_5_ce0 : OUT STD_LOGIC;
        buf_2d_in_5_we0 : OUT STD_LOGIC;
        buf_2d_in_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_6_ce0 : OUT STD_LOGIC;
        buf_2d_in_6_we0 : OUT STD_LOGIC;
        buf_2d_in_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_7_ce0 : OUT STD_LOGIC;
        buf_2d_in_7_we0 : OUT STD_LOGIC;
        buf_2d_in_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_2d_in_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_0_ce0 : OUT STD_LOGIC;
        buf_2d_in_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_1_ce0 : OUT STD_LOGIC;
        buf_2d_in_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_2_ce0 : OUT STD_LOGIC;
        buf_2d_in_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_3_ce0 : OUT STD_LOGIC;
        buf_2d_in_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_4_ce0 : OUT STD_LOGIC;
        buf_2d_in_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_5_ce0 : OUT STD_LOGIC;
        buf_2d_in_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_6_ce0 : OUT STD_LOGIC;
        buf_2d_in_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_7_ce0 : OUT STD_LOGIC;
        buf_2d_in_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        row_outbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        row_outbuf_ce0 : OUT STD_LOGIC;
        row_outbuf_we0 : OUT STD_LOGIC;
        row_outbuf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dct_coeff_table_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dct_coeff_table_0_ce0 : OUT STD_LOGIC;
        dct_coeff_table_0_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        dct_coeff_table_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dct_coeff_table_1_ce0 : OUT STD_LOGIC;
        dct_coeff_table_1_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        dct_coeff_table_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dct_coeff_table_2_ce0 : OUT STD_LOGIC;
        dct_coeff_table_2_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        dct_coeff_table_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dct_coeff_table_3_ce0 : OUT STD_LOGIC;
        dct_coeff_table_3_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        dct_coeff_table_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dct_coeff_table_4_ce0 : OUT STD_LOGIC;
        dct_coeff_table_4_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        dct_coeff_table_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dct_coeff_table_5_ce0 : OUT STD_LOGIC;
        dct_coeff_table_5_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        dct_coeff_table_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dct_coeff_table_6_ce0 : OUT STD_LOGIC;
        dct_coeff_table_6_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        dct_coeff_table_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dct_coeff_table_7_ce0 : OUT STD_LOGIC;
        dct_coeff_table_7_q0 : IN STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        row_outbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        row_outbuf_ce0 : OUT STD_LOGIC;
        row_outbuf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_inbuf_ce0 : OUT STD_LOGIC;
        col_inbuf_we0 : OUT STD_LOGIC;
        col_inbuf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_inbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_inbuf_ce0 : OUT STD_LOGIC;
        col_inbuf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_inbuf_ce1 : OUT STD_LOGIC;
        col_inbuf_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_inbuf_ce2 : OUT STD_LOGIC;
        col_inbuf_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_address3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_inbuf_ce3 : OUT STD_LOGIC;
        col_inbuf_q3 : IN STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_address4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_inbuf_ce4 : OUT STD_LOGIC;
        col_inbuf_q4 : IN STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_address5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_inbuf_ce5 : OUT STD_LOGIC;
        col_inbuf_q5 : IN STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_address6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_inbuf_ce6 : OUT STD_LOGIC;
        col_inbuf_q6 : IN STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_address7 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_inbuf_ce7 : OUT STD_LOGIC;
        col_inbuf_q7 : IN STD_LOGIC_VECTOR (15 downto 0);
        col_outbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_outbuf_ce0 : OUT STD_LOGIC;
        col_outbuf_we0 : OUT STD_LOGIC;
        col_outbuf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dct_coeff_table_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dct_coeff_table_0_ce0 : OUT STD_LOGIC;
        dct_coeff_table_0_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        dct_coeff_table_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dct_coeff_table_1_ce0 : OUT STD_LOGIC;
        dct_coeff_table_1_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        dct_coeff_table_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dct_coeff_table_2_ce0 : OUT STD_LOGIC;
        dct_coeff_table_2_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        dct_coeff_table_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dct_coeff_table_3_ce0 : OUT STD_LOGIC;
        dct_coeff_table_3_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        dct_coeff_table_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dct_coeff_table_4_ce0 : OUT STD_LOGIC;
        dct_coeff_table_4_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        dct_coeff_table_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dct_coeff_table_5_ce0 : OUT STD_LOGIC;
        dct_coeff_table_5_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        dct_coeff_table_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dct_coeff_table_6_ce0 : OUT STD_LOGIC;
        dct_coeff_table_6_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        dct_coeff_table_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dct_coeff_table_7_ce0 : OUT STD_LOGIC;
        dct_coeff_table_7_q0 : IN STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_outbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_outbuf_ce0 : OUT STD_LOGIC;
        col_outbuf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_out_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_out_ce0 : OUT STD_LOGIC;
        buf_2d_out_we0 : OUT STD_LOGIC;
        buf_2d_out_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_Pipeline_WR_Loop_Row IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln87 : IN STD_LOGIC_VECTOR (57 downto 0);
        buf_2d_out_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_out_ce0 : OUT STD_LOGIC;
        buf_2d_out_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_out_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_out_ce1 : OUT STD_LOGIC;
        buf_2d_out_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_out_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_out_ce2 : OUT STD_LOGIC;
        buf_2d_out_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_out_address3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_out_ce3 : OUT STD_LOGIC;
        buf_2d_out_q3 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_out_address4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_out_ce4 : OUT STD_LOGIC;
        buf_2d_out_q4 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_out_address5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_out_ce5 : OUT STD_LOGIC;
        buf_2d_out_q5 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_out_address6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_out_ce6 : OUT STD_LOGIC;
        buf_2d_out_q6 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_out_address7 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_out_ce7 : OUT STD_LOGIC;
        buf_2d_out_q7 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_coeff_table_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component dct_dct_coeff_table_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_dct_coeff_table_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_dct_coeff_table_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_dct_coeff_table_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_dct_coeff_table_5_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_dct_coeff_table_6_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_dct_coeff_table_7_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_row_outbuf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_col_inbuf_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address2 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address3 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address4 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address5 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address6 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address7 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_buf_2d_in_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        input_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_continue : OUT STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component dct_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    dct_coeff_table_0_U : component dct_dct_coeff_table_0_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dct_coeff_table_0_address0,
        ce0 => dct_coeff_table_0_ce0,
        q0 => dct_coeff_table_0_q0);

    dct_coeff_table_1_U : component dct_dct_coeff_table_1_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dct_coeff_table_1_address0,
        ce0 => dct_coeff_table_1_ce0,
        q0 => dct_coeff_table_1_q0);

    dct_coeff_table_2_U : component dct_dct_coeff_table_2_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dct_coeff_table_2_address0,
        ce0 => dct_coeff_table_2_ce0,
        q0 => dct_coeff_table_2_q0);

    dct_coeff_table_3_U : component dct_dct_coeff_table_3_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dct_coeff_table_3_address0,
        ce0 => dct_coeff_table_3_ce0,
        q0 => dct_coeff_table_3_q0);

    dct_coeff_table_4_U : component dct_dct_coeff_table_4_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dct_coeff_table_4_address0,
        ce0 => dct_coeff_table_4_ce0,
        q0 => dct_coeff_table_4_q0);

    dct_coeff_table_5_U : component dct_dct_coeff_table_5_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dct_coeff_table_5_address0,
        ce0 => dct_coeff_table_5_ce0,
        q0 => dct_coeff_table_5_q0);

    dct_coeff_table_6_U : component dct_dct_coeff_table_6_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dct_coeff_table_6_address0,
        ce0 => dct_coeff_table_6_ce0,
        q0 => dct_coeff_table_6_q0);

    dct_coeff_table_7_U : component dct_dct_coeff_table_7_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dct_coeff_table_7_address0,
        ce0 => dct_coeff_table_7_ce0,
        q0 => dct_coeff_table_7_q0);

    row_outbuf_U : component dct_row_outbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => row_outbuf_address0,
        ce0 => row_outbuf_ce0,
        we0 => row_outbuf_we0,
        d0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_d0,
        q0 => row_outbuf_q0);

    col_outbuf_U : component dct_row_outbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => col_outbuf_address0,
        ce0 => col_outbuf_ce0,
        we0 => col_outbuf_we0,
        d0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_d0,
        q0 => col_outbuf_q0);

    col_inbuf_U : component dct_col_inbuf_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => col_inbuf_address0,
        ce0 => col_inbuf_ce0,
        we0 => col_inbuf_we0,
        d0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_d0,
        q0 => col_inbuf_q0,
        address1 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address1,
        ce1 => col_inbuf_ce1,
        q1 => col_inbuf_q1,
        address2 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address2,
        ce2 => col_inbuf_ce2,
        q2 => col_inbuf_q2,
        address3 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address3,
        ce3 => col_inbuf_ce3,
        q3 => col_inbuf_q3,
        address4 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address4,
        ce4 => col_inbuf_ce4,
        q4 => col_inbuf_q4,
        address5 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address5,
        ce5 => col_inbuf_ce5,
        q5 => col_inbuf_q5,
        address6 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address6,
        ce6 => col_inbuf_ce6,
        q6 => col_inbuf_q6,
        address7 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address7,
        ce7 => col_inbuf_ce7,
        q7 => col_inbuf_q7);

    buf_2d_in_0_U : component dct_buf_2d_in_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_in_0_address0,
        ce0 => buf_2d_in_0_ce0,
        we0 => buf_2d_in_0_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_d0,
        q0 => buf_2d_in_0_q0);

    buf_2d_in_1_U : component dct_buf_2d_in_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_in_1_address0,
        ce0 => buf_2d_in_1_ce0,
        we0 => buf_2d_in_1_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_d0,
        q0 => buf_2d_in_1_q0);

    buf_2d_in_2_U : component dct_buf_2d_in_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_in_2_address0,
        ce0 => buf_2d_in_2_ce0,
        we0 => buf_2d_in_2_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_d0,
        q0 => buf_2d_in_2_q0);

    buf_2d_in_3_U : component dct_buf_2d_in_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_in_3_address0,
        ce0 => buf_2d_in_3_ce0,
        we0 => buf_2d_in_3_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_d0,
        q0 => buf_2d_in_3_q0);

    buf_2d_in_4_U : component dct_buf_2d_in_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_in_4_address0,
        ce0 => buf_2d_in_4_ce0,
        we0 => buf_2d_in_4_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_d0,
        q0 => buf_2d_in_4_q0);

    buf_2d_in_5_U : component dct_buf_2d_in_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_in_5_address0,
        ce0 => buf_2d_in_5_ce0,
        we0 => buf_2d_in_5_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_d0,
        q0 => buf_2d_in_5_q0);

    buf_2d_in_6_U : component dct_buf_2d_in_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_in_6_address0,
        ce0 => buf_2d_in_6_ce0,
        we0 => buf_2d_in_6_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_d0,
        q0 => buf_2d_in_6_q0);

    buf_2d_in_7_U : component dct_buf_2d_in_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_in_7_address0,
        ce0 => buf_2d_in_7_ce0,
        we0 => buf_2d_in_7_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_d0,
        q0 => buf_2d_in_7_q0);

    buf_2d_out_U : component dct_col_inbuf_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_out_address0,
        ce0 => buf_2d_out_ce0,
        we0 => buf_2d_out_we0,
        d0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_d0,
        q0 => buf_2d_out_q0,
        address1 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address1,
        ce1 => buf_2d_out_ce1,
        q1 => buf_2d_out_q1,
        address2 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address2,
        ce2 => buf_2d_out_ce2,
        q2 => buf_2d_out_q2,
        address3 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address3,
        ce3 => buf_2d_out_ce3,
        q3 => buf_2d_out_q3,
        address4 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address4,
        ce4 => buf_2d_out_ce4,
        q4 => buf_2d_out_q4,
        address5 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address5,
        ce5 => buf_2d_out_ce5,
        q5 => buf_2d_out_q5,
        address6 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address6,
        ce6 => buf_2d_out_ce6,
        q6 => buf_2d_out_q6,
        address7 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address7,
        ce7 => buf_2d_out_ce7,
        q7 => buf_2d_out_q7);

    grp_dct_Pipeline_RD_Loop_Row_fu_165 : component dct_dct_Pipeline_RD_Loop_Row
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start,
        ap_done => grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_done,
        ap_idle => grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_idle,
        ap_ready => grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_ready,
        m_axi_gmem_AWVALID => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln74 => trunc_ln_reg_291,
        buf_2d_in_0_address0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_address0,
        buf_2d_in_0_ce0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_ce0,
        buf_2d_in_0_we0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_we0,
        buf_2d_in_0_d0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_d0,
        buf_2d_in_1_address0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_address0,
        buf_2d_in_1_ce0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_ce0,
        buf_2d_in_1_we0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_we0,
        buf_2d_in_1_d0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_d0,
        buf_2d_in_2_address0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_address0,
        buf_2d_in_2_ce0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_ce0,
        buf_2d_in_2_we0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_we0,
        buf_2d_in_2_d0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_d0,
        buf_2d_in_3_address0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_address0,
        buf_2d_in_3_ce0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_ce0,
        buf_2d_in_3_we0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_we0,
        buf_2d_in_3_d0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_d0,
        buf_2d_in_4_address0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_address0,
        buf_2d_in_4_ce0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_ce0,
        buf_2d_in_4_we0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_we0,
        buf_2d_in_4_d0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_d0,
        buf_2d_in_5_address0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_address0,
        buf_2d_in_5_ce0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_ce0,
        buf_2d_in_5_we0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_we0,
        buf_2d_in_5_d0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_d0,
        buf_2d_in_6_address0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_address0,
        buf_2d_in_6_ce0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_ce0,
        buf_2d_in_6_we0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_we0,
        buf_2d_in_6_d0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_d0,
        buf_2d_in_7_address0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_address0,
        buf_2d_in_7_ce0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_ce0,
        buf_2d_in_7_we0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_we0,
        buf_2d_in_7_d0 => grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_d0);

    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180 : component dct_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start,
        ap_done => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_done,
        ap_idle => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_idle,
        ap_ready => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_ready,
        buf_2d_in_0_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_0_address0,
        buf_2d_in_0_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_0_ce0,
        buf_2d_in_0_q0 => buf_2d_in_0_q0,
        buf_2d_in_1_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_1_address0,
        buf_2d_in_1_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_1_ce0,
        buf_2d_in_1_q0 => buf_2d_in_1_q0,
        buf_2d_in_2_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_2_address0,
        buf_2d_in_2_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_2_ce0,
        buf_2d_in_2_q0 => buf_2d_in_2_q0,
        buf_2d_in_3_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_3_address0,
        buf_2d_in_3_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_3_ce0,
        buf_2d_in_3_q0 => buf_2d_in_3_q0,
        buf_2d_in_4_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_4_address0,
        buf_2d_in_4_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_4_ce0,
        buf_2d_in_4_q0 => buf_2d_in_4_q0,
        buf_2d_in_5_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_5_address0,
        buf_2d_in_5_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_5_ce0,
        buf_2d_in_5_q0 => buf_2d_in_5_q0,
        buf_2d_in_6_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_6_address0,
        buf_2d_in_6_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_6_ce0,
        buf_2d_in_6_q0 => buf_2d_in_6_q0,
        buf_2d_in_7_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_7_address0,
        buf_2d_in_7_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_7_ce0,
        buf_2d_in_7_q0 => buf_2d_in_7_q0,
        row_outbuf_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_address0,
        row_outbuf_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_ce0,
        row_outbuf_we0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_we0,
        row_outbuf_d0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_d0,
        dct_coeff_table_0_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_0_address0,
        dct_coeff_table_0_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_0_ce0,
        dct_coeff_table_0_q0 => dct_coeff_table_0_q0,
        dct_coeff_table_1_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_1_address0,
        dct_coeff_table_1_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_1_ce0,
        dct_coeff_table_1_q0 => dct_coeff_table_1_q0,
        dct_coeff_table_2_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_2_address0,
        dct_coeff_table_2_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_2_ce0,
        dct_coeff_table_2_q0 => dct_coeff_table_2_q0,
        dct_coeff_table_3_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_3_address0,
        dct_coeff_table_3_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_3_ce0,
        dct_coeff_table_3_q0 => dct_coeff_table_3_q0,
        dct_coeff_table_4_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_4_address0,
        dct_coeff_table_4_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_4_ce0,
        dct_coeff_table_4_q0 => dct_coeff_table_4_q0,
        dct_coeff_table_5_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_5_address0,
        dct_coeff_table_5_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_5_ce0,
        dct_coeff_table_5_q0 => dct_coeff_table_5_q0,
        dct_coeff_table_6_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_6_address0,
        dct_coeff_table_6_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_6_ce0,
        dct_coeff_table_6_q0 => dct_coeff_table_6_q0,
        dct_coeff_table_7_address0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_7_address0,
        dct_coeff_table_7_ce0 => grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_7_ce0,
        dct_coeff_table_7_q0 => dct_coeff_table_7_q0);

    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209 : component dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start,
        ap_done => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_done,
        ap_idle => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_idle,
        ap_ready => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_ready,
        row_outbuf_address0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_row_outbuf_address0,
        row_outbuf_ce0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_row_outbuf_ce0,
        row_outbuf_q0 => row_outbuf_q0,
        col_inbuf_address0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_address0,
        col_inbuf_ce0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_ce0,
        col_inbuf_we0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_we0,
        col_inbuf_d0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_d0);

    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215 : component dct_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start,
        ap_done => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_done,
        ap_idle => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_idle,
        ap_ready => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_ready,
        col_inbuf_address0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address0,
        col_inbuf_ce0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce0,
        col_inbuf_q0 => col_inbuf_q0,
        col_inbuf_address1 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address1,
        col_inbuf_ce1 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce1,
        col_inbuf_q1 => col_inbuf_q1,
        col_inbuf_address2 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address2,
        col_inbuf_ce2 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce2,
        col_inbuf_q2 => col_inbuf_q2,
        col_inbuf_address3 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address3,
        col_inbuf_ce3 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce3,
        col_inbuf_q3 => col_inbuf_q3,
        col_inbuf_address4 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address4,
        col_inbuf_ce4 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce4,
        col_inbuf_q4 => col_inbuf_q4,
        col_inbuf_address5 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address5,
        col_inbuf_ce5 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce5,
        col_inbuf_q5 => col_inbuf_q5,
        col_inbuf_address6 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address6,
        col_inbuf_ce6 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce6,
        col_inbuf_q6 => col_inbuf_q6,
        col_inbuf_address7 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address7,
        col_inbuf_ce7 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce7,
        col_inbuf_q7 => col_inbuf_q7,
        col_outbuf_address0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_address0,
        col_outbuf_ce0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_ce0,
        col_outbuf_we0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_we0,
        col_outbuf_d0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_d0,
        dct_coeff_table_0_address0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_0_address0,
        dct_coeff_table_0_ce0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_0_ce0,
        dct_coeff_table_0_q0 => dct_coeff_table_0_q0,
        dct_coeff_table_1_address0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_1_address0,
        dct_coeff_table_1_ce0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_1_ce0,
        dct_coeff_table_1_q0 => dct_coeff_table_1_q0,
        dct_coeff_table_2_address0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_2_address0,
        dct_coeff_table_2_ce0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_2_ce0,
        dct_coeff_table_2_q0 => dct_coeff_table_2_q0,
        dct_coeff_table_3_address0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_3_address0,
        dct_coeff_table_3_ce0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_3_ce0,
        dct_coeff_table_3_q0 => dct_coeff_table_3_q0,
        dct_coeff_table_4_address0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_4_address0,
        dct_coeff_table_4_ce0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_4_ce0,
        dct_coeff_table_4_q0 => dct_coeff_table_4_q0,
        dct_coeff_table_5_address0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_5_address0,
        dct_coeff_table_5_ce0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_5_ce0,
        dct_coeff_table_5_q0 => dct_coeff_table_5_q0,
        dct_coeff_table_6_address0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_6_address0,
        dct_coeff_table_6_ce0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_6_ce0,
        dct_coeff_table_6_q0 => dct_coeff_table_6_q0,
        dct_coeff_table_7_address0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_7_address0,
        dct_coeff_table_7_ce0 => grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_7_ce0,
        dct_coeff_table_7_q0 => dct_coeff_table_7_q0);

    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237 : component dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start,
        ap_done => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done,
        ap_idle => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_idle,
        ap_ready => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_ready,
        col_outbuf_address0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_col_outbuf_address0,
        col_outbuf_ce0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_col_outbuf_ce0,
        col_outbuf_q0 => col_outbuf_q0,
        buf_2d_out_address0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_address0,
        buf_2d_out_ce0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_ce0,
        buf_2d_out_we0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_we0,
        buf_2d_out_d0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_d0);

    grp_dct_Pipeline_WR_Loop_Row_fu_243 : component dct_dct_Pipeline_WR_Loop_Row
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start,
        ap_done => grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_done,
        ap_idle => grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_idle,
        ap_ready => grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_ready,
        m_axi_gmem_AWVALID => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => ap_const_logic_0,
        m_axi_gmem_ARADDR => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => ap_const_logic_0,
        m_axi_gmem_RREADY => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => ap_const_lv512_lc_1,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln87 => trunc_ln3_reg_297,
        buf_2d_out_address0 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address0,
        buf_2d_out_ce0 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce0,
        buf_2d_out_q0 => buf_2d_out_q0,
        buf_2d_out_address1 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address1,
        buf_2d_out_ce1 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce1,
        buf_2d_out_q1 => buf_2d_out_q1,
        buf_2d_out_address2 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address2,
        buf_2d_out_ce2 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce2,
        buf_2d_out_q2 => buf_2d_out_q2,
        buf_2d_out_address3 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address3,
        buf_2d_out_ce3 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce3,
        buf_2d_out_q3 => buf_2d_out_q3,
        buf_2d_out_address4 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address4,
        buf_2d_out_ce4 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce4,
        buf_2d_out_q4 => buf_2d_out_q4,
        buf_2d_out_address5 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address5,
        buf_2d_out_ce5 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce5,
        buf_2d_out_q5 => buf_2d_out_q5,
        buf_2d_out_address6 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address6,
        buf_2d_out_ce6 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce6,
        buf_2d_out_q6 => buf_2d_out_q6,
        buf_2d_out_address7 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address7,
        buf_2d_out_ce7 => grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce7,
        buf_2d_out_q7 => buf_2d_out_q7);

    control_s_axi_U : component dct_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        input_r => input_r,
        output_r => output_r,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_continue => ap_continue,
        ap_idle => ap_idle);

    gmem_m_axi_U : component dct_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 69,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 512,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARLEN => gmem_ARLEN,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RFIFONUM => gmem_RFIFONUM,
        I_AWVALID => gmem_AWVALID,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => gmem_AWADDR,
        I_AWLEN => gmem_AWLEN,
        I_WVALID => gmem_WVALID,
        I_WREADY => gmem_WREADY,
        I_WDATA => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WDATA,
        I_WSTRB => grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WSTRB,
        I_BVALID => gmem_BVALID,
        I_BREADY => gmem_BREADY);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state151))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
                    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
                    grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
                    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
                    grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
                    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
                    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_rst_n_inv_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_n_inv <= ap_rst_reg_1;
        end if;
    end process;

    ap_rst_reg_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_reg_1 <= ap_rst_reg_2;
        end if;
    end process;

    ap_rst_reg_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
                        ap_rst_reg_2 <= not(ap_rst_n);
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln3_reg_297 <= output_r(63 downto 6);
                trunc_ln_reg_291 <= input_r(63 downto 6);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state81, ap_CS_fsm_state151, grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_done, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_done, grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_done, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_done, grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done, grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_done, gmem_AWREADY, gmem_ARREADY, gmem_BVALID, ap_CS_fsm_state73, ap_CS_fsm_state75, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_CS_fsm_state83)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                if (((grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then
                    ap_NS_fsm <= ap_ST_fsm_state74;
                else
                    ap_NS_fsm <= ap_ST_fsm_state73;
                end if;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                if (((grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_state75;
                end if;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                if (((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state77))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_state77;
                end if;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                if (((grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                    ap_NS_fsm <= ap_ST_fsm_state80;
                else
                    ap_NS_fsm <= ap_ST_fsm_state79;
                end if;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                if ((not(((gmem_AWREADY = ap_const_logic_0) or (grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state81))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                else
                    ap_NS_fsm <= ap_ST_fsm_state81;
                end if;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                if (((grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state83))) then
                    ap_NS_fsm <= ap_ST_fsm_state84;
                else
                    ap_NS_fsm <= ap_ST_fsm_state83;
                end if;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                ap_NS_fsm <= ap_ST_fsm_state95;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state96;
            when ap_ST_fsm_state96 => 
                ap_NS_fsm <= ap_ST_fsm_state97;
            when ap_ST_fsm_state97 => 
                ap_NS_fsm <= ap_ST_fsm_state98;
            when ap_ST_fsm_state98 => 
                ap_NS_fsm <= ap_ST_fsm_state99;
            when ap_ST_fsm_state99 => 
                ap_NS_fsm <= ap_ST_fsm_state100;
            when ap_ST_fsm_state100 => 
                ap_NS_fsm <= ap_ST_fsm_state101;
            when ap_ST_fsm_state101 => 
                ap_NS_fsm <= ap_ST_fsm_state102;
            when ap_ST_fsm_state102 => 
                ap_NS_fsm <= ap_ST_fsm_state103;
            when ap_ST_fsm_state103 => 
                ap_NS_fsm <= ap_ST_fsm_state104;
            when ap_ST_fsm_state104 => 
                ap_NS_fsm <= ap_ST_fsm_state105;
            when ap_ST_fsm_state105 => 
                ap_NS_fsm <= ap_ST_fsm_state106;
            when ap_ST_fsm_state106 => 
                ap_NS_fsm <= ap_ST_fsm_state107;
            when ap_ST_fsm_state107 => 
                ap_NS_fsm <= ap_ST_fsm_state108;
            when ap_ST_fsm_state108 => 
                ap_NS_fsm <= ap_ST_fsm_state109;
            when ap_ST_fsm_state109 => 
                ap_NS_fsm <= ap_ST_fsm_state110;
            when ap_ST_fsm_state110 => 
                ap_NS_fsm <= ap_ST_fsm_state111;
            when ap_ST_fsm_state111 => 
                ap_NS_fsm <= ap_ST_fsm_state112;
            when ap_ST_fsm_state112 => 
                ap_NS_fsm <= ap_ST_fsm_state113;
            when ap_ST_fsm_state113 => 
                ap_NS_fsm <= ap_ST_fsm_state114;
            when ap_ST_fsm_state114 => 
                ap_NS_fsm <= ap_ST_fsm_state115;
            when ap_ST_fsm_state115 => 
                ap_NS_fsm <= ap_ST_fsm_state116;
            when ap_ST_fsm_state116 => 
                ap_NS_fsm <= ap_ST_fsm_state117;
            when ap_ST_fsm_state117 => 
                ap_NS_fsm <= ap_ST_fsm_state118;
            when ap_ST_fsm_state118 => 
                ap_NS_fsm <= ap_ST_fsm_state119;
            when ap_ST_fsm_state119 => 
                ap_NS_fsm <= ap_ST_fsm_state120;
            when ap_ST_fsm_state120 => 
                ap_NS_fsm <= ap_ST_fsm_state121;
            when ap_ST_fsm_state121 => 
                ap_NS_fsm <= ap_ST_fsm_state122;
            when ap_ST_fsm_state122 => 
                ap_NS_fsm <= ap_ST_fsm_state123;
            when ap_ST_fsm_state123 => 
                ap_NS_fsm <= ap_ST_fsm_state124;
            when ap_ST_fsm_state124 => 
                ap_NS_fsm <= ap_ST_fsm_state125;
            when ap_ST_fsm_state125 => 
                ap_NS_fsm <= ap_ST_fsm_state126;
            when ap_ST_fsm_state126 => 
                ap_NS_fsm <= ap_ST_fsm_state127;
            when ap_ST_fsm_state127 => 
                ap_NS_fsm <= ap_ST_fsm_state128;
            when ap_ST_fsm_state128 => 
                ap_NS_fsm <= ap_ST_fsm_state129;
            when ap_ST_fsm_state129 => 
                ap_NS_fsm <= ap_ST_fsm_state130;
            when ap_ST_fsm_state130 => 
                ap_NS_fsm <= ap_ST_fsm_state131;
            when ap_ST_fsm_state131 => 
                ap_NS_fsm <= ap_ST_fsm_state132;
            when ap_ST_fsm_state132 => 
                ap_NS_fsm <= ap_ST_fsm_state133;
            when ap_ST_fsm_state133 => 
                ap_NS_fsm <= ap_ST_fsm_state134;
            when ap_ST_fsm_state134 => 
                ap_NS_fsm <= ap_ST_fsm_state135;
            when ap_ST_fsm_state135 => 
                ap_NS_fsm <= ap_ST_fsm_state136;
            when ap_ST_fsm_state136 => 
                ap_NS_fsm <= ap_ST_fsm_state137;
            when ap_ST_fsm_state137 => 
                ap_NS_fsm <= ap_ST_fsm_state138;
            when ap_ST_fsm_state138 => 
                ap_NS_fsm <= ap_ST_fsm_state139;
            when ap_ST_fsm_state139 => 
                ap_NS_fsm <= ap_ST_fsm_state140;
            when ap_ST_fsm_state140 => 
                ap_NS_fsm <= ap_ST_fsm_state141;
            when ap_ST_fsm_state141 => 
                ap_NS_fsm <= ap_ST_fsm_state142;
            when ap_ST_fsm_state142 => 
                ap_NS_fsm <= ap_ST_fsm_state143;
            when ap_ST_fsm_state143 => 
                ap_NS_fsm <= ap_ST_fsm_state144;
            when ap_ST_fsm_state144 => 
                ap_NS_fsm <= ap_ST_fsm_state145;
            when ap_ST_fsm_state145 => 
                ap_NS_fsm <= ap_ST_fsm_state146;
            when ap_ST_fsm_state146 => 
                ap_NS_fsm <= ap_ST_fsm_state147;
            when ap_ST_fsm_state147 => 
                ap_NS_fsm <= ap_ST_fsm_state148;
            when ap_ST_fsm_state148 => 
                ap_NS_fsm <= ap_ST_fsm_state149;
            when ap_ST_fsm_state149 => 
                ap_NS_fsm <= ap_ST_fsm_state150;
            when ap_ST_fsm_state150 => 
                ap_NS_fsm <= ap_ST_fsm_state151;
            when ap_ST_fsm_state151 => 
                if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state151))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state151;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state151 <= ap_CS_fsm(150);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_ST_fsm_state100_blk <= ap_const_logic_0;
    ap_ST_fsm_state101_blk <= ap_const_logic_0;
    ap_ST_fsm_state102_blk <= ap_const_logic_0;
    ap_ST_fsm_state103_blk <= ap_const_logic_0;
    ap_ST_fsm_state104_blk <= ap_const_logic_0;
    ap_ST_fsm_state105_blk <= ap_const_logic_0;
    ap_ST_fsm_state106_blk <= ap_const_logic_0;
    ap_ST_fsm_state107_blk <= ap_const_logic_0;
    ap_ST_fsm_state108_blk <= ap_const_logic_0;
    ap_ST_fsm_state109_blk <= ap_const_logic_0;
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state110_blk <= ap_const_logic_0;
    ap_ST_fsm_state111_blk <= ap_const_logic_0;
    ap_ST_fsm_state112_blk <= ap_const_logic_0;
    ap_ST_fsm_state113_blk <= ap_const_logic_0;
    ap_ST_fsm_state114_blk <= ap_const_logic_0;
    ap_ST_fsm_state115_blk <= ap_const_logic_0;
    ap_ST_fsm_state116_blk <= ap_const_logic_0;
    ap_ST_fsm_state117_blk <= ap_const_logic_0;
    ap_ST_fsm_state118_blk <= ap_const_logic_0;
    ap_ST_fsm_state119_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state120_blk <= ap_const_logic_0;
    ap_ST_fsm_state121_blk <= ap_const_logic_0;
    ap_ST_fsm_state122_blk <= ap_const_logic_0;
    ap_ST_fsm_state123_blk <= ap_const_logic_0;
    ap_ST_fsm_state124_blk <= ap_const_logic_0;
    ap_ST_fsm_state125_blk <= ap_const_logic_0;
    ap_ST_fsm_state126_blk <= ap_const_logic_0;
    ap_ST_fsm_state127_blk <= ap_const_logic_0;
    ap_ST_fsm_state128_blk <= ap_const_logic_0;
    ap_ST_fsm_state129_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state130_blk <= ap_const_logic_0;
    ap_ST_fsm_state131_blk <= ap_const_logic_0;
    ap_ST_fsm_state132_blk <= ap_const_logic_0;
    ap_ST_fsm_state133_blk <= ap_const_logic_0;
    ap_ST_fsm_state134_blk <= ap_const_logic_0;
    ap_ST_fsm_state135_blk <= ap_const_logic_0;
    ap_ST_fsm_state136_blk <= ap_const_logic_0;
    ap_ST_fsm_state137_blk <= ap_const_logic_0;
    ap_ST_fsm_state138_blk <= ap_const_logic_0;
    ap_ST_fsm_state139_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state140_blk <= ap_const_logic_0;
    ap_ST_fsm_state141_blk <= ap_const_logic_0;
    ap_ST_fsm_state142_blk <= ap_const_logic_0;
    ap_ST_fsm_state143_blk <= ap_const_logic_0;
    ap_ST_fsm_state144_blk <= ap_const_logic_0;
    ap_ST_fsm_state145_blk <= ap_const_logic_0;
    ap_ST_fsm_state146_blk <= ap_const_logic_0;
    ap_ST_fsm_state147_blk <= ap_const_logic_0;
    ap_ST_fsm_state148_blk <= ap_const_logic_0;
    ap_ST_fsm_state149_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state150_blk <= ap_const_logic_0;

    ap_ST_fsm_state151_blk_assign_proc : process(gmem_BVALID)
    begin
        if ((gmem_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state151_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state151_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(gmem_ARREADY)
    begin
        if ((gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;

    ap_ST_fsm_state73_blk_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_done)
    begin
        if ((grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state73_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state73_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state74_blk <= ap_const_logic_0;

    ap_ST_fsm_state75_blk_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_done)
    begin
        if ((grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state75_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state75_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state76_blk <= ap_const_logic_0;

    ap_ST_fsm_state77_blk_assign_proc : process(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_done)
    begin
        if ((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state77_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state77_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state78_blk <= ap_const_logic_0;

    ap_ST_fsm_state79_blk_assign_proc : process(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_done)
    begin
        if ((grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state79_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state79_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state80_blk <= ap_const_logic_0;

    ap_ST_fsm_state81_blk_assign_proc : process(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done, gmem_AWREADY)
    begin
        if (((gmem_AWREADY = ap_const_logic_0) or (grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state81_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state81_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state82_blk <= ap_const_logic_0;

    ap_ST_fsm_state83_blk_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_done)
    begin
        if ((grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state83_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state83_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state84_blk <= ap_const_logic_0;
    ap_ST_fsm_state85_blk <= ap_const_logic_0;
    ap_ST_fsm_state86_blk <= ap_const_logic_0;
    ap_ST_fsm_state87_blk <= ap_const_logic_0;
    ap_ST_fsm_state88_blk <= ap_const_logic_0;
    ap_ST_fsm_state89_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state90_blk <= ap_const_logic_0;
    ap_ST_fsm_state91_blk <= ap_const_logic_0;
    ap_ST_fsm_state92_blk <= ap_const_logic_0;
    ap_ST_fsm_state93_blk <= ap_const_logic_0;
    ap_ST_fsm_state94_blk <= ap_const_logic_0;
    ap_ST_fsm_state95_blk <= ap_const_logic_0;
    ap_ST_fsm_state96_blk <= ap_const_logic_0;
    ap_ST_fsm_state97_blk <= ap_const_logic_0;
    ap_ST_fsm_state98_blk <= ap_const_logic_0;
    ap_ST_fsm_state99_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state151, gmem_BVALID)
    begin
        if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state151))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state151, gmem_BVALID)
    begin
        if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state151))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_0_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_address0, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_0_address0, ap_CS_fsm_state73, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            buf_2d_in_0_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_0_address0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_address0;
        else 
            buf_2d_in_0_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_0_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_ce0, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_0_ce0, ap_CS_fsm_state73, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            buf_2d_in_0_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_0_ce0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_ce0;
        else 
            buf_2d_in_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_0_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_we0, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_0_we0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_we0;
        else 
            buf_2d_in_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_1_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_address0, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_1_address0, ap_CS_fsm_state73, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            buf_2d_in_1_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_1_address0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_address0;
        else 
            buf_2d_in_1_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_1_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_ce0, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_1_ce0, ap_CS_fsm_state73, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            buf_2d_in_1_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_1_ce0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_ce0;
        else 
            buf_2d_in_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_1_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_we0, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_1_we0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_we0;
        else 
            buf_2d_in_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_2_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_address0, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_2_address0, ap_CS_fsm_state73, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            buf_2d_in_2_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_2_address0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_address0;
        else 
            buf_2d_in_2_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_2_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_ce0, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_2_ce0, ap_CS_fsm_state73, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            buf_2d_in_2_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_2_ce0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_ce0;
        else 
            buf_2d_in_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_2_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_we0, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_2_we0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_we0;
        else 
            buf_2d_in_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_3_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_address0, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_3_address0, ap_CS_fsm_state73, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            buf_2d_in_3_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_3_address0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_address0;
        else 
            buf_2d_in_3_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_3_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_ce0, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_3_ce0, ap_CS_fsm_state73, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            buf_2d_in_3_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_3_ce0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_ce0;
        else 
            buf_2d_in_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_3_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_we0, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_3_we0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_we0;
        else 
            buf_2d_in_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_4_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_address0, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_4_address0, ap_CS_fsm_state73, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            buf_2d_in_4_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_4_address0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_address0;
        else 
            buf_2d_in_4_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_4_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_ce0, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_4_ce0, ap_CS_fsm_state73, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            buf_2d_in_4_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_4_ce0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_ce0;
        else 
            buf_2d_in_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_4_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_we0, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_4_we0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_we0;
        else 
            buf_2d_in_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_5_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_address0, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_5_address0, ap_CS_fsm_state73, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            buf_2d_in_5_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_5_address0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_address0;
        else 
            buf_2d_in_5_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_5_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_ce0, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_5_ce0, ap_CS_fsm_state73, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            buf_2d_in_5_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_5_ce0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_ce0;
        else 
            buf_2d_in_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_5_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_we0, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_5_we0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_we0;
        else 
            buf_2d_in_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_6_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_address0, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_6_address0, ap_CS_fsm_state73, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            buf_2d_in_6_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_6_address0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_address0;
        else 
            buf_2d_in_6_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_6_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_ce0, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_6_ce0, ap_CS_fsm_state73, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            buf_2d_in_6_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_6_ce0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_ce0;
        else 
            buf_2d_in_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_6_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_we0, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_6_we0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_we0;
        else 
            buf_2d_in_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_7_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_address0, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_7_address0, ap_CS_fsm_state73, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            buf_2d_in_7_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_7_address0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_address0;
        else 
            buf_2d_in_7_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_7_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_ce0, grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_7_ce0, ap_CS_fsm_state73, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            buf_2d_in_7_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_7_ce0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_ce0;
        else 
            buf_2d_in_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_7_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_we0, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            buf_2d_in_7_we0 <= grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_we0;
        else 
            buf_2d_in_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_address0_assign_proc : process(ap_CS_fsm_state81, grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_address0, grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address0, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            buf_2d_out_address0 <= grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            buf_2d_out_address0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_address0;
        else 
            buf_2d_out_address0 <= "XXXXXX";
        end if; 
    end process;


    buf_2d_out_ce0_assign_proc : process(ap_CS_fsm_state81, grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_ce0, grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce0, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            buf_2d_out_ce0 <= grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            buf_2d_out_ce0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_ce0;
        else 
            buf_2d_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_ce1_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce1, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            buf_2d_out_ce1 <= grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce1;
        else 
            buf_2d_out_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_ce2_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            buf_2d_out_ce2 <= grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce2;
        else 
            buf_2d_out_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_ce3_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce3, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            buf_2d_out_ce3 <= grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce3;
        else 
            buf_2d_out_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_ce4_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce4, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            buf_2d_out_ce4 <= grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce4;
        else 
            buf_2d_out_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_ce5_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce5, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            buf_2d_out_ce5 <= grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce5;
        else 
            buf_2d_out_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_ce6_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce6, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            buf_2d_out_ce6 <= grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce6;
        else 
            buf_2d_out_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_ce7_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce7, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            buf_2d_out_ce7 <= grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce7;
        else 
            buf_2d_out_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_we0_assign_proc : process(ap_CS_fsm_state81, grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            buf_2d_out_we0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_we0;
        else 
            buf_2d_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_address0_assign_proc : process(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_address0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address0, ap_CS_fsm_state77, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            col_inbuf_address0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            col_inbuf_address0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_address0;
        else 
            col_inbuf_address0 <= "XXXXXX";
        end if; 
    end process;


    col_inbuf_ce0_assign_proc : process(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_ce0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce0, ap_CS_fsm_state77, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            col_inbuf_ce0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            col_inbuf_ce0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_ce0;
        else 
            col_inbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_ce1_assign_proc : process(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce1, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            col_inbuf_ce1 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce1;
        else 
            col_inbuf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_ce2_assign_proc : process(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce2, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            col_inbuf_ce2 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce2;
        else 
            col_inbuf_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_ce3_assign_proc : process(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce3, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            col_inbuf_ce3 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce3;
        else 
            col_inbuf_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_ce4_assign_proc : process(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce4, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            col_inbuf_ce4 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce4;
        else 
            col_inbuf_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_ce5_assign_proc : process(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce5, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            col_inbuf_ce5 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce5;
        else 
            col_inbuf_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_ce6_assign_proc : process(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce6, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            col_inbuf_ce6 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce6;
        else 
            col_inbuf_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_ce7_assign_proc : process(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce7, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            col_inbuf_ce7 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce7;
        else 
            col_inbuf_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_we0_assign_proc : process(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_we0, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            col_inbuf_we0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_we0;
        else 
            col_inbuf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_outbuf_address0_assign_proc : process(ap_CS_fsm_state81, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_address0, grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_col_outbuf_address0, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            col_outbuf_address0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_col_outbuf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            col_outbuf_address0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_address0;
        else 
            col_outbuf_address0 <= "XXXXXX";
        end if; 
    end process;


    col_outbuf_ce0_assign_proc : process(ap_CS_fsm_state81, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_ce0, grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_col_outbuf_ce0, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            col_outbuf_ce0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_col_outbuf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            col_outbuf_ce0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_ce0;
        else 
            col_outbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_outbuf_we0_assign_proc : process(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_we0, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            col_outbuf_we0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_we0;
        else 
            col_outbuf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dct_coeff_table_0_address0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_0_address0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_0_address0, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            dct_coeff_table_0_address0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            dct_coeff_table_0_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_0_address0;
        else 
            dct_coeff_table_0_address0 <= "XXX";
        end if; 
    end process;


    dct_coeff_table_0_ce0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_0_ce0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_0_ce0, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            dct_coeff_table_0_ce0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            dct_coeff_table_0_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_0_ce0;
        else 
            dct_coeff_table_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dct_coeff_table_1_address0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_1_address0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_1_address0, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            dct_coeff_table_1_address0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            dct_coeff_table_1_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_1_address0;
        else 
            dct_coeff_table_1_address0 <= "XXX";
        end if; 
    end process;


    dct_coeff_table_1_ce0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_1_ce0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_1_ce0, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            dct_coeff_table_1_ce0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            dct_coeff_table_1_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_1_ce0;
        else 
            dct_coeff_table_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dct_coeff_table_2_address0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_2_address0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_2_address0, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            dct_coeff_table_2_address0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            dct_coeff_table_2_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_2_address0;
        else 
            dct_coeff_table_2_address0 <= "XXX";
        end if; 
    end process;


    dct_coeff_table_2_ce0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_2_ce0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_2_ce0, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            dct_coeff_table_2_ce0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            dct_coeff_table_2_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_2_ce0;
        else 
            dct_coeff_table_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dct_coeff_table_3_address0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_3_address0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_3_address0, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            dct_coeff_table_3_address0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            dct_coeff_table_3_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_3_address0;
        else 
            dct_coeff_table_3_address0 <= "XXX";
        end if; 
    end process;


    dct_coeff_table_3_ce0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_3_ce0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_3_ce0, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            dct_coeff_table_3_ce0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            dct_coeff_table_3_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_3_ce0;
        else 
            dct_coeff_table_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dct_coeff_table_4_address0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_4_address0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_4_address0, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            dct_coeff_table_4_address0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            dct_coeff_table_4_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_4_address0;
        else 
            dct_coeff_table_4_address0 <= "XXX";
        end if; 
    end process;


    dct_coeff_table_4_ce0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_4_ce0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_4_ce0, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            dct_coeff_table_4_ce0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            dct_coeff_table_4_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_4_ce0;
        else 
            dct_coeff_table_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dct_coeff_table_5_address0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_5_address0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_5_address0, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            dct_coeff_table_5_address0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            dct_coeff_table_5_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_5_address0;
        else 
            dct_coeff_table_5_address0 <= "XXX";
        end if; 
    end process;


    dct_coeff_table_5_ce0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_5_ce0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_5_ce0, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            dct_coeff_table_5_ce0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            dct_coeff_table_5_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_5_ce0;
        else 
            dct_coeff_table_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dct_coeff_table_6_address0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_6_address0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_6_address0, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            dct_coeff_table_6_address0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            dct_coeff_table_6_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_6_address0;
        else 
            dct_coeff_table_6_address0 <= "XXX";
        end if; 
    end process;


    dct_coeff_table_6_ce0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_6_ce0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_6_ce0, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            dct_coeff_table_6_ce0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            dct_coeff_table_6_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_6_ce0;
        else 
            dct_coeff_table_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dct_coeff_table_7_address0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_7_address0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_7_address0, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            dct_coeff_table_7_address0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            dct_coeff_table_7_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_7_address0;
        else 
            dct_coeff_table_7_address0 <= "XXX";
        end if; 
    end process;


    dct_coeff_table_7_ce0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_7_ce0, grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_7_ce0, ap_CS_fsm_state75, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            dct_coeff_table_7_ce0 <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            dct_coeff_table_7_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_7_ce0;
        else 
            dct_coeff_table_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gmem_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARADDR, gmem_ARREADY, ap_CS_fsm_state72, ap_CS_fsm_state73, sext_ln74_fu_271_p1)
    begin
        if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARADDR <= sext_ln74_fu_271_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state72))) then 
            gmem_ARADDR <= grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARADDR;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARLEN, gmem_ARREADY, ap_CS_fsm_state72, ap_CS_fsm_state73)
    begin
        if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARLEN <= ap_const_lv32_2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state72))) then 
            gmem_ARLEN <= grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARLEN;
        else 
            gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARVALID, gmem_ARREADY, ap_CS_fsm_state72, ap_CS_fsm_state73)
    begin
        if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state72))) then 
            gmem_ARVALID <= grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARVALID;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_AWADDR_assign_proc : process(ap_CS_fsm_state81, grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done, grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWADDR, gmem_AWREADY, ap_CS_fsm_state82, ap_CS_fsm_state83, sext_ln87_fu_281_p1)
    begin
        if ((not(((gmem_AWREADY = ap_const_logic_0) or (grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            gmem_AWADDR <= sext_ln87_fu_281_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            gmem_AWADDR <= grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWADDR;
        else 
            gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWLEN_assign_proc : process(ap_CS_fsm_state81, grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done, grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWLEN, gmem_AWREADY, ap_CS_fsm_state82, ap_CS_fsm_state83)
    begin
        if ((not(((gmem_AWREADY = ap_const_logic_0) or (grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            gmem_AWLEN <= ap_const_lv32_2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            gmem_AWLEN <= grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWLEN;
        else 
            gmem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWVALID_assign_proc : process(ap_CS_fsm_state81, grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done, grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWVALID, gmem_AWREADY, ap_CS_fsm_state82, ap_CS_fsm_state83)
    begin
        if ((not(((gmem_AWREADY = ap_const_logic_0) or (grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            gmem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            gmem_AWVALID <= grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWVALID;
        else 
            gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_BREADY_assign_proc : process(ap_CS_fsm_state151, grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_BREADY, gmem_BVALID, ap_CS_fsm_state82, ap_CS_fsm_state83)
    begin
        if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state151))) then 
            gmem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            gmem_BREADY <= grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_BREADY;
        else 
            gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_RREADY, ap_CS_fsm_state72, ap_CS_fsm_state73)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state72))) then 
            gmem_RREADY <= grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_RREADY;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_WVALID_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WVALID, ap_CS_fsm_state82, ap_CS_fsm_state83)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            gmem_WVALID <= grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WVALID;
        else 
            gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_state151)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start <= grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start_reg;
    grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start <= grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start_reg;
    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start_reg;
    grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start <= grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start_reg;
    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start_reg;
    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start_reg;

    row_outbuf_address0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_address0, grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_row_outbuf_address0, ap_CS_fsm_state75, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            row_outbuf_address0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_row_outbuf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            row_outbuf_address0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_address0;
        else 
            row_outbuf_address0 <= "XXXXXX";
        end if; 
    end process;


    row_outbuf_ce0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_ce0, grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_row_outbuf_ce0, ap_CS_fsm_state75, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            row_outbuf_ce0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_row_outbuf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            row_outbuf_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_ce0;
        else 
            row_outbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_outbuf_we0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_we0, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            row_outbuf_we0 <= grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_we0;
        else 
            row_outbuf_we0 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln74_fu_271_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_291),64));

        sext_ln87_fu_281_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_reg_297),64));

end behav;
