$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ go $end
  $var wire 32 % n [31:0] $end
  $var wire 32 & dout [31:0] $end
  $var wire 1 ' done $end
  $scope module collatz $end
   $var wire 1 # clk $end
   $var wire 1 $ go $end
   $var wire 32 % n [31:0] $end
   $var wire 32 & dout [31:0] $end
   $var wire 1 ' done $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b00000000000000000000000000001000 %
b00000000000000000000000000000000 &
0'
#10
1#
#20
0#
1$
#30
1#
b00000000000000000000000000001000 &
#40
0#
#50
1#
#60
0#
0$
#70
1#
b00000000000000000000000000000100 &
#80
0#
#90
1#
b00000000000000000000000000000010 &
#100
0#
#110
1#
b00000000000000000000000000000001 &
1'
#120
0#
#130
1#
#140
0#
