
optiboot_atmega644p.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  0000fe64  000002f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000264  0000fc00  0000fc00  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .version      00000002  0000fffe  0000fffe  000002f8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .comment      00000011  00000000  00000000  000002fa  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000028  00000000  00000000  0000030b  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000608  00000000  00000000  00000333  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000027a  00000000  00000000  0000093b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000362  00000000  00000000  00000bb5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000094  00000000  00000000  00000f18  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000001df  00000000  00000000  00000fac  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000475  00000000  00000000  0000118b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000078  00000000  00000000  00001600  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0000fc00 <main>:
#define appstart_vec (0)
#endif // VIRTUAL_BOOT_PARTITION


/* main program starts here */
int main(void) {
    fc00:	1f 92       	push	r1
    fc02:	cd b7       	in	r28, 0x3d	; 61
    fc04:	de b7       	in	r29, 0x3e	; 62
  //  SP points to RAMEND
  //  r1 contains zero
  //
  // If not, uncomment the following instructions:
  // cli();
  asm volatile ("clr __zero_reg__");
    fc06:	11 24       	eor	r1, r1

#if defined(__AVR_ATmega8535__) || defined(__AVR_ATmega16__)
   ch = MCUCSR;
   MCUCSR = 0;
#else
  ch = MCUSR;
    fc08:	84 b7       	in	r24, 0x34	; 52
  MCUSR = 0;
    fc0a:	14 be       	out	0x34, r1	; 52
#endif

 
  if (ch & (_BV(WDRF) | _BV(BORF) | _BV(PORF)))
    fc0c:	98 2f       	mov	r25, r24
    fc0e:	9d 70       	andi	r25, 0x0D	; 13
    fc10:	09 f0       	breq	.+2      	; 0xfc14 <main+0x14>
      appStart(ch);
    fc12:	0c d1       	rcall	.+536    	; 0xfe2c <appStart>

#if LED_START_FLASHES > 0
  // Set up Timer 1 for timeout counter
  TCCR1B = _BV(CS12) | _BV(CS10); // div 1024
    fc14:	85 e0       	ldi	r24, 0x05	; 5
    fc16:	80 93 81 00 	sts	0x0081, r24
  UCSRA = _BV(U2X); //Double speed mode USART
  UCSRB = _BV(RXEN) | _BV(TXEN);  // enable Rx & Tx
  UCSRC = _BV(URSEL) | _BV(UCSZ1) | _BV(UCSZ0);  // config USART; 8N1
  UBRRL = (uint8_t)( (F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1 );
#else
  UART_SRA = _BV(U2X0); //Double speed mode USART0
    fc1a:	82 e0       	ldi	r24, 0x02	; 2
    fc1c:	80 93 c0 00 	sts	0x00C0, r24
  UART_SRB = _BV(RXEN0) | _BV(TXEN0);
    fc20:	88 e1       	ldi	r24, 0x18	; 24
    fc22:	80 93 c1 00 	sts	0x00C1, r24
  UART_SRC = _BV(UCSZ00) | _BV(UCSZ01);
    fc26:	86 e0       	ldi	r24, 0x06	; 6
    fc28:	80 93 c2 00 	sts	0x00C2, r24
  UART_SRL = (uint8_t)( (F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1 );
    fc2c:	80 e1       	ldi	r24, 0x10	; 16
    fc2e:	80 93 c4 00 	sts	0x00C4, r24
#endif
#endif

  // Set up watchdog to trigger after 1s
  watchdogConfig(WATCHDOG_1S);
    fc32:	8e e0       	ldi	r24, 0x0E	; 14
    fc34:	e6 d0       	rcall	.+460    	; 0xfe02 <watchdogConfig>

#if (LED_START_FLASHES > 0) || defined(LED_DATA_FLASH)
  /* Set LED pin as output */
  LED_DDR |= _BV(LED);
    fc36:	20 9a       	sbi	0x04, 0	; 4
    fc38:	24 e0       	ldi	r18, 0x04	; 4
}

#if LED_START_FLASHES > 0
void flash_led(uint8_t count) {
  do {
    TCNT1 = -(F_CPU/(1024*16));
    fc3a:	80 e3       	ldi	r24, 0x30	; 48
    fc3c:	9c ef       	ldi	r25, 0xFC	; 252
    TIFR1 = _BV(TOV1);
    fc3e:	31 e0       	ldi	r19, 0x01	; 1
}

#if LED_START_FLASHES > 0
void flash_led(uint8_t count) {
  do {
    TCNT1 = -(F_CPU/(1024*16));
    fc40:	90 93 85 00 	sts	0x0085, r25
    fc44:	80 93 84 00 	sts	0x0084, r24
    TIFR1 = _BV(TOV1);
    fc48:	36 bb       	out	0x16, r19	; 22
    while(!(TIFR1 & _BV(TOV1)));
    fc4a:	b0 9b       	sbis	0x16, 0	; 22
    fc4c:	fe cf       	rjmp	.-4      	; 0xfc4a <main+0x4a>
#if defined(__AVR_ATmega8__) || defined(__AVR_ATmega8535__) || defined (__AVR_ATmega16__) || defined (__AVR_ATmega32__)
    LED_PORT ^= _BV(LED);
#else
    LED_PIN |= _BV(LED);
    fc4e:	18 9a       	sbi	0x03, 0	; 3
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
    fc50:	a8 95       	wdr
    fc52:	21 50       	subi	r18, 0x01	; 1
    LED_PORT ^= _BV(LED);
#else
    LED_PIN |= _BV(LED);
#endif
    watchdogReset();
  } while (--count);
    fc54:	a9 f7       	brne	.-22     	; 0xfc40 <main+0x40>
    fc56:	41 2c       	mov	r4, r1
    fc58:	51 2c       	mov	r5, r1
	     * Start the page erase and wait for it to finish.  There
	     * used to be code to do this while receiving the data over
	     * the serial link, but the performance improvement was slight,
	     * and we needed the space back.
	     */
	    __boot_page_erase_short((uint16_t)(void*)address);
    fc5a:	43 e0       	ldi	r20, 0x03	; 3
    fc5c:	d4 2e       	mov	r13, r20
	     */
	    do {
		uint16_t a;
		a = *bufPtr++;
		a |= (*bufPtr++) << 8;
		__boot_page_fill_short((uint16_t)(void*)addrPtr,a);
    fc5e:	cc 24       	eor	r12, r12
    fc60:	c3 94       	inc	r12
	    } while (len -= 2);

	    /*
	     * Actually Write the buffer to flash (and wait for it to finish.)
	     */
	    __boot_page_write_short((uint16_t)(void*)address);
    fc62:	55 e0       	ldi	r21, 0x05	; 5
    fc64:	b5 2e       	mov	r11, r21
	    boot_spm_busy_wait();
#if defined(RWWSRE)
	    // Reenable read access to flash
	    boot_rww_enable();
    fc66:	61 e1       	ldi	r22, 0x11	; 17
    fc68:	a6 2e       	mov	r10, r22
#endif

  /* Forever loop: exits by causing WDT reset */
  for (;;) {
    /* get character from UART */
    ch = getch();
    fc6a:	bf d0       	rcall	.+382    	; 0xfdea <getch>

    if(ch == STK_GET_PARAMETER) {
    fc6c:	81 34       	cpi	r24, 0x41	; 65
    fc6e:	79 f4       	brne	.+30     	; 0xfc8e <main+0x8e>
      unsigned char which = getch();
    fc70:	bc d0       	rcall	.+376    	; 0xfdea <getch>
      verifySpace();
    fc72:	89 83       	std	Y+1, r24	; 0x01
    fc74:	cc d0       	rcall	.+408    	; 0xfe0e <verifySpace>
      /*
       * Send optiboot version as "SW version"
       * Note that the references to memory are optimized away.
       */
      if (which == 0x82) {
    fc76:	89 81       	ldd	r24, Y+1	; 0x01
    fc78:	82 38       	cpi	r24, 0x82	; 130
    fc7a:	11 f4       	brne	.+4      	; 0xfc80 <main+0x80>
	  putch(optiboot_version & 0xFF);
    fc7c:	82 e0       	ldi	r24, 0x02	; 2
    fc7e:	05 c0       	rjmp	.+10     	; 0xfc8a <main+0x8a>
      } else if (which == 0x81) {
    fc80:	81 38       	cpi	r24, 0x81	; 129
    fc82:	11 f4       	brne	.+4      	; 0xfc88 <main+0x88>
	  putch(optiboot_version >> 8);
    fc84:	86 e0       	ldi	r24, 0x06	; 6
    fc86:	01 c0       	rjmp	.+2      	; 0xfc8a <main+0x8a>
      } else {
	/*
	 * GET PARAMETER returns a generic 0x03 reply for
         * other parameters - enough to keep Avrdude happy
	 */
	putch(0x03);
    fc88:	83 e0       	ldi	r24, 0x03	; 3
    fc8a:	a8 d0       	rcall	.+336    	; 0xfddc <putch>
    fc8c:	a4 c0       	rjmp	.+328    	; 0xfdd6 <main+0x1d6>
      }
    }
    else if(ch == STK_SET_DEVICE) {
    fc8e:	82 34       	cpi	r24, 0x42	; 66
    fc90:	11 f4       	brne	.+4      	; 0xfc96 <main+0x96>
      // SET DEVICE is ignored
      getNch(20);
    fc92:	84 e1       	ldi	r24, 0x14	; 20
    fc94:	03 c0       	rjmp	.+6      	; 0xfc9c <main+0x9c>
    }
    else if(ch == STK_SET_DEVICE_EXT) {
    fc96:	85 34       	cpi	r24, 0x45	; 69
    fc98:	19 f4       	brne	.+6      	; 0xfca0 <main+0xa0>
      // SET DEVICE EXT is ignored
      getNch(5);
    fc9a:	85 e0       	ldi	r24, 0x05	; 5
    fc9c:	c0 d0       	rcall	.+384    	; 0xfe1e <getNch>
    fc9e:	9b c0       	rjmp	.+310    	; 0xfdd6 <main+0x1d6>
    }
    else if(ch == STK_LOAD_ADDRESS) {
    fca0:	85 35       	cpi	r24, 0x55	; 85
    fca2:	41 f4       	brne	.+16     	; 0xfcb4 <main+0xb4>
      // LOAD ADDRESS
      uint16_t newAddress;
      newAddress = getch();
    fca4:	a2 d0       	rcall	.+324    	; 0xfdea <getch>
    fca6:	48 2e       	mov	r4, r24
      newAddress = (newAddress & 0xff) | (getch() << 8);
    fca8:	a0 d0       	rcall	.+320    	; 0xfdea <getch>
    fcaa:	51 2c       	mov	r5, r1
    fcac:	58 2a       	or	r5, r24
#ifdef RAMPZ
      // Transfer top bit to RAMPZ
      RAMPZ = (newAddress & 0x8000) ? 1 : 0;
#endif
      newAddress += newAddress; // Convert from word address to byte address
    fcae:	44 0c       	add	r4, r4
    fcb0:	55 1c       	adc	r5, r5
    fcb2:	90 c0       	rjmp	.+288    	; 0xfdd4 <main+0x1d4>
      address = newAddress;
      verifySpace();
    }
    else if(ch == STK_UNIVERSAL) {
    fcb4:	86 35       	cpi	r24, 0x56	; 86
    fcb6:	21 f4       	brne	.+8      	; 0xfcc0 <main+0xc0>
      // UNIVERSAL command is ignored
      getNch(4);
    fcb8:	84 e0       	ldi	r24, 0x04	; 4
    fcba:	b1 d0       	rcall	.+354    	; 0xfe1e <getNch>
      putch(0x00);
    fcbc:	80 e0       	ldi	r24, 0x00	; 0
    fcbe:	e5 cf       	rjmp	.-54     	; 0xfc8a <main+0x8a>
    }
    /* Write memory, length is big endian and is in bytes */
    else if(ch == STK_PROG_PAGE) {
    fcc0:	84 36       	cpi	r24, 0x64	; 100
    fcc2:	09 f0       	breq	.+2      	; 0xfcc6 <main+0xc6>
    fcc4:	54 c0       	rjmp	.+168    	; 0xfd6e <main+0x16e>
      // PROGRAM PAGE - we support flash programming only, not EEPROM
      uint8_t desttype;
      uint8_t *bufPtr;
      pagelen_t savelength;

      GETLENGTH(length);
    fcc6:	91 d0       	rcall	.+290    	; 0xfdea <getch>
    fcc8:	08 2f       	mov	r16, r24
    fcca:	10 e0       	ldi	r17, 0x00	; 0
    fccc:	10 2f       	mov	r17, r16
    fcce:	00 27       	eor	r16, r16
    fcd0:	8c d0       	rcall	.+280    	; 0xfdea <getch>
    fcd2:	08 2b       	or	r16, r24
      savelength = length;
      desttype = getch();
    fcd4:	8a d0       	rcall	.+276    	; 0xfdea <getch>
    fcd6:	78 2e       	mov	r7, r24
      // PROGRAM PAGE - we support flash programming only, not EEPROM
      uint8_t desttype;
      uint8_t *bufPtr;
      pagelen_t savelength;

      GETLENGTH(length);
    fcd8:	78 01       	movw	r14, r16
      savelength = length;
      desttype = getch();
    fcda:	81 2c       	mov	r8, r1
    fcdc:	99 24       	eor	r9, r9
    fcde:	93 94       	inc	r9

      // read a page worth of contents
      bufPtr = buff;
      do *bufPtr++ = getch();
    fce0:	84 d0       	rcall	.+264    	; 0xfdea <getch>
    fce2:	f4 01       	movw	r30, r8
    fce4:	81 93       	st	Z+, r24
    fce6:	4f 01       	movw	r8, r30
      while (--length);
    fce8:	f1 e0       	ldi	r31, 0x01	; 1
    fcea:	ef 1a       	sub	r14, r31
    fcec:	f1 08       	sbc	r15, r1
    fcee:	e1 14       	cp	r14, r1
    fcf0:	f1 04       	cpc	r15, r1
    fcf2:	b1 f7       	brne	.-20     	; 0xfce0 <main+0xe0>

      // Read command terminator, start reply
      verifySpace();
    fcf4:	8c d0       	rcall	.+280    	; 0xfe0e <verifySpace>
 * void writebuffer(memtype, buffer, address, length)
 */
static inline void writebuffer(int8_t memtype, uint8_t *mybuff,
			       uint16_t address, pagelen_t len)
{
    switch (memtype) {
    fcf6:	85 e4       	ldi	r24, 0x45	; 69
    fcf8:	78 12       	cpse	r7, r24
    fcfa:	13 c0       	rjmp	.+38     	; 0xfd22 <main+0x122>
    fcfc:	48 01       	movw	r8, r16
    fcfe:	84 0c       	add	r8, r4
    fd00:	95 1c       	adc	r9, r5
    fd02:	72 01       	movw	r14, r4
    fd04:	00 e0       	ldi	r16, 0x00	; 0
    fd06:	11 e0       	ldi	r17, 0x01	; 1
    case 'E': // EEPROM
#if defined(SUPPORT_EEPROM) || defined(BIGBOOT)
        while(len--) {
    fd08:	e8 14       	cp	r14, r8
    fd0a:	f9 04       	cpc	r15, r9
    fd0c:	09 f4       	brne	.+2      	; 0xfd10 <main+0x110>
    fd0e:	63 c0       	rjmp	.+198    	; 0xfdd6 <main+0x1d6>
	    eeprom_write_byte((uint8_t *)(address++), *mybuff++);
    fd10:	f8 01       	movw	r30, r16
    fd12:	61 91       	ld	r22, Z+
    fd14:	8f 01       	movw	r16, r30
    fd16:	c7 01       	movw	r24, r14
    fd18:	97 d0       	rcall	.+302    	; 0xfe48 <__eewr_byte_m644p>
    fd1a:	ff ef       	ldi	r31, 0xFF	; 255
    fd1c:	ef 1a       	sub	r14, r31
    fd1e:	ff 0a       	sbc	r15, r31
    fd20:	f3 cf       	rjmp	.-26     	; 0xfd08 <main+0x108>
	     * Start the page erase and wait for it to finish.  There
	     * used to be code to do this while receiving the data over
	     * the serial link, but the performance improvement was slight,
	     * and we needed the space back.
	     */
	    __boot_page_erase_short((uint16_t)(void*)address);
    fd22:	f2 01       	movw	r30, r4
    fd24:	d7 be       	out	0x37, r13	; 55
    fd26:	e8 95       	spm
	    boot_spm_busy_wait();
    fd28:	07 b6       	in	r0, 0x37	; 55
    fd2a:	00 fc       	sbrc	r0, 0
    fd2c:	fd cf       	rjmp	.-6      	; 0xfd28 <main+0x128>
    fd2e:	20 e0       	ldi	r18, 0x00	; 0
    fd30:	30 e0       	ldi	r19, 0x00	; 0
    fd32:	f9 01       	movw	r30, r18
    fd34:	f3 95       	inc	r31
	    /*
	     * Copy data from the buffer into the flash write buffer.
	     */
	    do {
		uint16_t a;
		a = *bufPtr++;
    fd36:	80 81       	ld	r24, Z
    fd38:	f9 01       	movw	r30, r18
    fd3a:	e4 0d       	add	r30, r4
    fd3c:	f5 1d       	adc	r31, r5
    fd3e:	d9 01       	movw	r26, r18
    fd40:	af 5f       	subi	r26, 0xFF	; 255
    fd42:	be 4f       	sbci	r27, 0xFE	; 254
		a |= (*bufPtr++) << 8;
    fd44:	4c 91       	ld	r20, X
    fd46:	90 e0       	ldi	r25, 0x00	; 0
    fd48:	94 2b       	or	r25, r20
		__boot_page_fill_short((uint16_t)(void*)addrPtr,a);
    fd4a:	0c 01       	movw	r0, r24
    fd4c:	c7 be       	out	0x37, r12	; 55
    fd4e:	e8 95       	spm
    fd50:	11 24       	eor	r1, r1
    fd52:	2e 5f       	subi	r18, 0xFE	; 254
    fd54:	3f 4f       	sbci	r19, 0xFF	; 255
		addrPtr += 2;
	    } while (len -= 2);
    fd56:	02 17       	cp	r16, r18
    fd58:	13 07       	cpc	r17, r19
    fd5a:	59 f7       	brne	.-42     	; 0xfd32 <main+0x132>

	    /*
	     * Actually Write the buffer to flash (and wait for it to finish.)
	     */
	    __boot_page_write_short((uint16_t)(void*)address);
    fd5c:	f2 01       	movw	r30, r4
    fd5e:	b7 be       	out	0x37, r11	; 55
    fd60:	e8 95       	spm
	    boot_spm_busy_wait();
    fd62:	07 b6       	in	r0, 0x37	; 55
    fd64:	00 fc       	sbrc	r0, 0
    fd66:	fd cf       	rjmp	.-6      	; 0xfd62 <main+0x162>
#if defined(RWWSRE)
	    // Reenable read access to flash
	    boot_rww_enable();
    fd68:	a7 be       	out	0x37, r10	; 55
    fd6a:	e8 95       	spm
    fd6c:	34 c0       	rjmp	.+104    	; 0xfdd6 <main+0x1d6>
      writebuffer(desttype, buff, address, savelength);


    }
    /* Read memory block mode, length is big endian.  */
    else if(ch == STK_READ_PAGE) {
    fd6e:	84 37       	cpi	r24, 0x74	; 116
    fd70:	21 f5       	brne	.+72     	; 0xfdba <main+0x1ba>
      uint8_t desttype;
      GETLENGTH(length);
    fd72:	3b d0       	rcall	.+118    	; 0xfdea <getch>
    fd74:	08 2f       	mov	r16, r24
    fd76:	10 e0       	ldi	r17, 0x00	; 0
    fd78:	10 2f       	mov	r17, r16
    fd7a:	00 27       	eor	r16, r16
    fd7c:	36 d0       	rcall	.+108    	; 0xfdea <getch>
    fd7e:	08 2b       	or	r16, r24

      desttype = getch();
    fd80:	34 d0       	rcall	.+104    	; 0xfdea <getch>

      verifySpace();
    fd82:	89 83       	std	Y+1, r24	; 0x01
    fd84:	44 d0       	rcall	.+136    	; 0xfe0e <verifySpace>

static inline void read_mem(uint8_t memtype, uint16_t address, pagelen_t length)
{
    uint8_t ch;

    switch (memtype) {
    fd86:	89 81       	ldd	r24, Y+1	; 0x01
    fd88:	72 01       	movw	r14, r4
    fd8a:	85 34       	cpi	r24, 0x45	; 69
    fd8c:	61 f4       	brne	.+24     	; 0xfda6 <main+0x1a6>

#if defined(SUPPORT_EEPROM) || defined(BIGBOOT)
    case 'E': // EEPROM
	do {
	    putch(eeprom_read_byte((uint8_t *)(address++)));
    fd8e:	c7 01       	movw	r24, r14
    fd90:	53 d0       	rcall	.+166    	; 0xfe38 <__eerd_byte_m644p>
    fd92:	24 d0       	rcall	.+72     	; 0xfddc <putch>
	} while (--length);
    fd94:	01 50       	subi	r16, 0x01	; 1
    fd96:	11 09       	sbc	r17, r1
    fd98:	ff ef       	ldi	r31, 0xFF	; 255
    fd9a:	ef 1a       	sub	r14, r31
    fd9c:	ff 0a       	sbc	r15, r31
    fd9e:	01 15       	cp	r16, r1
    fda0:	11 05       	cpc	r17, r1
    fda2:	a9 f7       	brne	.-22     	; 0xfd8e <main+0x18e>
    fda4:	18 c0       	rjmp	.+48     	; 0xfdd6 <main+0x1d6>
	    __asm__ ("elpm %0,Z+\n" : "=r" (ch), "=z" (address): "1" (address));
#else
	    // read a Flash byte and increment the address
	    __asm__ ("lpm %0,Z+\n" : "=r" (ch), "=z" (address): "1" (address));
#endif
	    putch(ch);
    fda6:	f7 01       	movw	r30, r14
    fda8:	85 91       	lpm	r24, Z+
    fdaa:	7f 01       	movw	r14, r30
    fdac:	17 d0       	rcall	.+46     	; 0xfddc <putch>
	} while (--length);
    fdae:	01 50       	subi	r16, 0x01	; 1
    fdb0:	11 09       	sbc	r17, r1
    fdb2:	01 15       	cp	r16, r1
    fdb4:	11 05       	cpc	r17, r1
    fdb6:	b9 f7       	brne	.-18     	; 0xfda6 <main+0x1a6>
    fdb8:	0e c0       	rjmp	.+28     	; 0xfdd6 <main+0x1d6>

      read_mem(desttype, address, length);
    }

    /* Get device signature bytes  */
    else if(ch == STK_READ_SIGN) {
    fdba:	85 37       	cpi	r24, 0x75	; 117
    fdbc:	39 f4       	brne	.+14     	; 0xfdcc <main+0x1cc>
      // READ SIGN - return what Avrdude wants to hear
      verifySpace();
    fdbe:	27 d0       	rcall	.+78     	; 0xfe0e <verifySpace>
      putch(SIGNATURE_0);
    fdc0:	8e e1       	ldi	r24, 0x1E	; 30
    fdc2:	0c d0       	rcall	.+24     	; 0xfddc <putch>
      putch(SIGNATURE_1);
    fdc4:	86 e9       	ldi	r24, 0x96	; 150
    fdc6:	0a d0       	rcall	.+20     	; 0xfddc <putch>
      putch(SIGNATURE_2);
    fdc8:	8a e0       	ldi	r24, 0x0A	; 10
    fdca:	5f cf       	rjmp	.-322    	; 0xfc8a <main+0x8a>
    }
    else if (ch == STK_LEAVE_PROGMODE) { /* 'Q' */
    fdcc:	81 35       	cpi	r24, 0x51	; 81
    fdce:	11 f4       	brne	.+4      	; 0xfdd4 <main+0x1d4>
      // Adaboot no-wait mod
      watchdogConfig(WATCHDOG_16MS);
    fdd0:	88 e0       	ldi	r24, 0x08	; 8
    fdd2:	17 d0       	rcall	.+46     	; 0xfe02 <watchdogConfig>
      verifySpace();
    }
    else {
      // This covers the response to commands like STK_ENTER_PROGMODE
      verifySpace();
    fdd4:	1c d0       	rcall	.+56     	; 0xfe0e <verifySpace>
    }
    putch(STK_OK);
    fdd6:	80 e1       	ldi	r24, 0x10	; 16
    fdd8:	01 d0       	rcall	.+2      	; 0xfddc <putch>
  }
    fdda:	47 cf       	rjmp	.-370    	; 0xfc6a <main+0x6a>

0000fddc <putch>:
}

void putch(char ch) {
#ifndef SOFT_UART
  while (!(UART_SRA & _BV(UDRE0)));
    fddc:	90 91 c0 00 	lds	r25, 0x00C0
    fde0:	95 ff       	sbrs	r25, 5
    fde2:	fc cf       	rjmp	.-8      	; 0xfddc <putch>
  UART_UDR = ch;
    fde4:	80 93 c6 00 	sts	0x00C6, r24
    fde8:	08 95       	ret

0000fdea <getch>:
      [uartBit] "I" (UART_RX_BIT)
    :
      "r25"
);
#else
  while(!(UART_SRA & _BV(RXC0)))
    fdea:	80 91 c0 00 	lds	r24, 0x00C0
    fdee:	87 ff       	sbrs	r24, 7
    fdf0:	fc cf       	rjmp	.-8      	; 0xfdea <getch>
    ;
  if (!(UART_SRA & _BV(FE0))) {
    fdf2:	80 91 c0 00 	lds	r24, 0x00C0
    fdf6:	84 fd       	sbrc	r24, 4
    fdf8:	01 c0       	rjmp	.+2      	; 0xfdfc <getch+0x12>
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
    fdfa:	a8 95       	wdr
       * don't care that an invalid char is returned...)
       */
    watchdogReset();
  }

  ch = UART_UDR;
    fdfc:	80 91 c6 00 	lds	r24, 0x00C6
  LED_PIN |= _BV(LED);
#endif
#endif

  return ch;
}
    fe00:	08 95       	ret

0000fe02 <watchdogConfig>:
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
    fe02:	e0 e6       	ldi	r30, 0x60	; 96
    fe04:	f0 e0       	ldi	r31, 0x00	; 0
    fe06:	98 e1       	ldi	r25, 0x18	; 24
    fe08:	90 83       	st	Z, r25
  WDTCSR = x;
    fe0a:	80 83       	st	Z, r24
    fe0c:	08 95       	ret

0000fe0e <verifySpace>:
  do getch(); while (--count);
  verifySpace();
}

void verifySpace() {
  if (getch() != CRC_EOP) {
    fe0e:	ed df       	rcall	.-38     	; 0xfdea <getch>
    fe10:	80 32       	cpi	r24, 0x20	; 32
    fe12:	19 f0       	breq	.+6      	; 0xfe1a <verifySpace+0xc>
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
    fe14:	88 e0       	ldi	r24, 0x08	; 8
    fe16:	f5 df       	rcall	.-22     	; 0xfe02 <watchdogConfig>
    fe18:	ff cf       	rjmp	.-2      	; 0xfe18 <verifySpace+0xa>
    while (1)			      // and busy-loop so that WD causes
      ;				      //  a reset and app start.
  }
  putch(STK_INSYNC);
    fe1a:	84 e1       	ldi	r24, 0x14	; 20
    fe1c:	df cf       	rjmp	.-66     	; 0xfddc <putch>

0000fe1e <getNch>:
    ::[count] "M" (UART_B_VALUE)
  );
}
#endif

void getNch(uint8_t count) {
    fe1e:	cf 93       	push	r28
    fe20:	c8 2f       	mov	r28, r24
  do getch(); while (--count);
    fe22:	e3 df       	rcall	.-58     	; 0xfdea <getch>
    fe24:	c1 50       	subi	r28, 0x01	; 1
    fe26:	e9 f7       	brne	.-6      	; 0xfe22 <getNch+0x4>
  verifySpace();
}
    fe28:	cf 91       	pop	r28
}
#endif

void getNch(uint8_t count) {
  do getch(); while (--count);
  verifySpace();
    fe2a:	f1 cf       	rjmp	.-30     	; 0xfe0e <verifySpace>

0000fe2c <appStart>:

void appStart(uint8_t rstFlags) {
  // save the reset flags in the designated register
  //  This can be saved in a main program by putting code in .init0 (which
  //  executes before normal c init code) to save R2 to a global variable.
  __asm__ __volatile__ ("mov r2, %0\n" :: "r" (rstFlags));
    fe2c:	28 2e       	mov	r2, r24

  watchdogConfig(WATCHDOG_OFF);
    fe2e:	80 e0       	ldi	r24, 0x00	; 0
    fe30:	e8 df       	rcall	.-48     	; 0xfe02 <watchdogConfig>
  // Note that appstart_vec is defined so that this works with either
  // real or virtual boot partitions.
  __asm__ __volatile__ (
    fe32:	e0 e0       	ldi	r30, 0x00	; 0
    fe34:	ff 27       	eor	r31, r31
    fe36:	09 94       	ijmp

0000fe38 <__eerd_byte_m644p>:
    fe38:	f9 99       	sbic	0x1f, 1	; 31
    fe3a:	fe cf       	rjmp	.-4      	; 0xfe38 <__eerd_byte_m644p>
    fe3c:	92 bd       	out	0x22, r25	; 34
    fe3e:	81 bd       	out	0x21, r24	; 33
    fe40:	f8 9a       	sbi	0x1f, 0	; 31
    fe42:	99 27       	eor	r25, r25
    fe44:	80 b5       	in	r24, 0x20	; 32
    fe46:	08 95       	ret

0000fe48 <__eewr_byte_m644p>:
    fe48:	26 2f       	mov	r18, r22

0000fe4a <__eewr_r18_m644p>:
    fe4a:	f9 99       	sbic	0x1f, 1	; 31
    fe4c:	fe cf       	rjmp	.-4      	; 0xfe4a <__eewr_r18_m644p>
    fe4e:	1f ba       	out	0x1f, r1	; 31
    fe50:	92 bd       	out	0x22, r25	; 34
    fe52:	81 bd       	out	0x21, r24	; 33
    fe54:	20 bd       	out	0x20, r18	; 32
    fe56:	0f b6       	in	r0, 0x3f	; 63
    fe58:	f8 94       	cli
    fe5a:	fa 9a       	sbi	0x1f, 2	; 31
    fe5c:	f9 9a       	sbi	0x1f, 1	; 31
    fe5e:	0f be       	out	0x3f, r0	; 63
    fe60:	01 96       	adiw	r24, 0x01	; 1
    fe62:	08 95       	ret
