DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "U_3"
duLibraryName "tripole_lib"
duName "tri_addr"
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector (7 DOWNTO 0)"
value "X\"20\""
)
]
mwi 0
uid 173,0
)
(Instance
name "U_2"
duLibraryName "tripole_lib"
duName "syscon"
elements [
(GiElement
name "BUILD_NUMBER"
type "std_logic_vector(15 DOWNTO 0)"
value "BUILD_NUMBER"
)
(GiElement
name "INSTRUMENT_ID"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0006\""
)
(GiElement
name "N_INTERRUPTS"
type "integer range 15 downto 0"
value "N_INTERRUPTS"
)
(GiElement
name "N_BOARDS"
type "integer range 15 downto 0"
value "1"
)
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "8"
)
(GiElement
name "INTA_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0001\""
)
(GiElement
name "BDID_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0002\""
)
(GiElement
name "FAIL_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0004\""
)
(GiElement
name "SW_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0005\""
)
(GiElement
name "FAIL_WIDTH"
type "integer range 16 downto 1"
value "1"
)
(GiElement
name "SW_WIDTH"
type "integer range 16 DOWNTO 0"
value "SW_WIDTH"
)
(GiElement
name "TO_ENABLED"
type "boolean"
value "false"
)
]
mwi 0
uid 992,0
)
(Instance
name "U_1"
duLibraryName "tripole_lib"
duName "tri_pulse"
elements [
]
mwi 0
uid 1525,0
)
(Instance
name "U_0"
duLibraryName "tripole_lib"
duName "tri_period"
elements [
]
mwi 0
uid 1583,0
)
(Instance
name "U_4"
duLibraryName "tripole_lib"
duName "tri_pulse"
elements [
]
mwi 0
uid 1615,0
)
(Instance
name "U_6"
duLibraryName "tripole_lib"
duName "tri_pulse"
elements [
]
mwi 0
uid 1669,0
)
(Instance
name "U_5"
duLibraryName "tripole_lib"
duName "subbus_io"
elements [
(GiElement
name "USE_BD_WR_EN"
type "std_logic"
value "'0'"
)
]
mwi 0
uid 2879,0
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2016.1 (Build 8)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_b\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_b\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_b"
)
(vvPair
variable "d_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_b"
)
(vvPair
variable "date"
value "01/24/2017"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "entity_name"
value "tri_lvl_b"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "01/24/2017"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "NORT-XPS14"
)
(vvPair
variable "graphical_source_time"
value "16:31:43"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "tripole_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/tripole_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/tripole_lib/work"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "tri_lvl_b"
)
(vvPair
variable "month"
value "Jan"
)
(vvPair
variable "month_long"
value "January"
)
(vvPair
variable "p"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_b\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_b\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "tripole"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.6\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "16:31:43"
)
(vvPair
variable "unit"
value "tri_lvl_b"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2016.1 (Build 8)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2017"
)
(vvPair
variable "yy"
value "17"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "9000,84000,26000,85000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "9200,84000,17800,85000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,80000,30000,81000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,80000,29200,81000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "9000,82000,26000,83000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "9200,82000,19200,83000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "5000,82000,9000,83000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "5200,82000,7300,83000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,81000,46000,85000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,81200,35400,82200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,80000,46000,81000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,80000,32700,81000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "5000,80000,26000,82000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "12150,80500,18850,81500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "5000,83000,9000,84000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "5200,83000,7300,84000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "5000,84000,9000,85000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "5200,84000,7900,85000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "9000,83000,26000,84000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "9200,83000,18600,84000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "5000,80000,46000,85000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 139,0
decl (Decl
n "tri_start"
t "std_logic"
o 31
suid 2,0
)
declText (MLText
uid 140,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,76400,-30500,77200"
st "SIGNAL tri_start   : std_logic"
)
)
*13 (Net
uid 153,0
decl (Decl
n "Run"
t "std_logic"
o 6
suid 5,0
)
declText (MLText
uid 154,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,56200,-34000,57000"
st "Run         : std_logic"
)
)
*14 (Blk
uid 173,0
shape (Rectangle
uid 174,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "-11000,42000,-3000,52000"
)
oxt "5000,21000,13000,31000"
ttg (MlTextGroup
uid 175,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*15 (Text
uid 176,0
va (VaSet
font "Arial,8,1"
)
xt "-9250,45500,-4750,46500"
st "tripole_lib"
blo "-9250,46300"
tm "BdLibraryNameMgr"
)
*16 (Text
uid 177,0
va (VaSet
font "Arial,8,1"
)
xt "-9250,46500,-5950,47500"
st "tri_addr"
blo "-9250,47300"
tm "BlkNameMgr"
)
*17 (Text
uid 178,0
va (VaSet
font "Arial,8,1"
)
xt "-9250,47500,-7450,48500"
st "U_3"
blo "-9250,48300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 179,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 180,0
text (MLText
uid 181,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-9250,55500,20750,56300"
st "BASE_ADDR = X\"20\"    ( std_logic_vector (7 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector (7 DOWNTO 0)"
value "X\"20\""
)
]
)
viewicon (ZoomableIcon
uid 182,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-10750,50250,-9250,51750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*18 (Net
uid 254,0
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 29
suid 9,0
)
declText (MLText
uid 255,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,74800,-20000,75600"
st "SIGNAL WData       : std_logic_vector(15 DOWNTO 0)"
)
)
*19 (Net
uid 294,0
decl (Decl
n "ExpAck"
t "std_logic_vector"
b "(0 TO 0)"
o 20
suid 13,0
)
declText (MLText
uid 295,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,68400,-22500,69200"
st "SIGNAL ExpAck      : std_logic_vector(0 TO 0)"
)
)
*20 (Net
uid 310,0
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 15,0
)
declText (MLText
uid 311,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,69200,-20500,70000"
st "SIGNAL ExpAddr     : std_logic_vector(7 DOWNTO 0)"
)
)
*21 (Net
uid 332,0
decl (Decl
n "ExpWr"
t "std_logic"
o 24
suid 18,0
)
declText (MLText
uid 333,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,71600,-30500,72400"
st "SIGNAL ExpWr       : std_logic"
)
)
*22 (Net
uid 334,0
decl (Decl
n "ExpRd"
t "std_logic"
o 22
suid 19,0
)
declText (MLText
uid 335,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,70000,-30500,70800"
st "SIGNAL ExpRd       : std_logic"
)
)
*23 (Net
uid 356,0
decl (Decl
n "WrEn"
t "std_logic"
o 30
suid 22,0
)
declText (MLText
uid 357,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,75600,-30500,76400"
st "SIGNAL WrEn        : std_logic"
)
)
*24 (Net
uid 358,0
decl (Decl
n "CtrlEn"
t "std_logic"
o 19
suid 23,0
)
declText (MLText
uid 359,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,67600,-30500,68400"
st "SIGNAL CtrlEn      : std_logic"
)
)
*25 (Net
uid 360,0
decl (Decl
n "PerEn"
t "std_logic"
o 26
suid 24,0
)
declText (MLText
uid 361,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,72400,-30500,73200"
st "SIGNAL PerEn       : std_logic"
)
)
*26 (Net
uid 372,0
decl (Decl
n "ExpReset"
t "std_logic"
o 23
suid 26,0
)
declText (MLText
uid 373,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,70800,-30500,71600"
st "SIGNAL ExpReset    : std_logic"
)
)
*27 (PortIoOut
uid 474,0
shape (CompositeShape
uid 475,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 476,0
sl 0
ro 270
xt "36500,37625,38000,38375"
)
(Line
uid 477,0
sl 0
ro 270
xt "36000,38000,36500,38000"
pts [
"36000,38000"
"36500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 478,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 479,0
va (VaSet
)
xt "38000,37500,42600,38500"
st "tri_pulse_A"
blo "38000,38300"
tm "WireNameMgr"
)
)
)
*28 (PortIoIn
uid 502,0
shape (CompositeShape
uid 503,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 504,0
sl 0
ro 270
xt "-49000,25625,-47500,26375"
)
(Line
uid 505,0
sl 0
ro 270
xt "-47500,26000,-47000,26000"
pts [
"-47500,26000"
"-47000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 506,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 507,0
va (VaSet
)
xt "-55000,25500,-50000,26500"
st "clk_100MHz"
ju 2
blo "-50000,26300"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 508,0
decl (Decl
n "clk_100MHz"
t "std_logic"
o 4
suid 40,0
)
declText (MLText
uid 509,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,53000,-34000,53800"
st "clk_100MHz  : std_logic"
)
)
*30 (Net
uid 736,0
lang 10
decl (Decl
n "BdEn"
t "std_logic"
o 15
suid 41,0
)
declText (MLText
uid 737,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,64400,-30500,65200"
st "SIGNAL BdEn        : std_logic"
)
)
*31 (SaComponent
uid 992,0
optionalChildren [
*32 (CptPort
uid 912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,26625,-44000,27375"
)
tg (CPTG
uid 914,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 915,0
va (VaSet
)
xt "-43000,26500,-41300,27500"
st "Ctrl"
blo "-43000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "Ctrl"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 2
)
)
)
*33 (CptPort
uid 916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 917,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,27625,-44000,28375"
)
tg (CPTG
uid 918,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 919,0
va (VaSet
)
xt "-43000,27500,-41000,28500"
st "Addr"
blo "-43000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 3
)
)
)
*34 (CptPort
uid 920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 921,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,29625,-44000,30375"
)
tg (CPTG
uid 922,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 923,0
va (VaSet
)
xt "-43000,29500,-40400,30500"
st "Data_i"
blo "-43000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Data_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
*35 (CptPort
uid 924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 925,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,28625,-44000,29375"
)
tg (CPTG
uid 926,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 927,0
va (VaSet
)
xt "-43000,28500,-40200,29500"
st "Data_o"
blo "-43000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "Data_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*36 (CptPort
uid 928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 929,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,30625,-44000,31375"
)
tg (CPTG
uid 930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 931,0
va (VaSet
)
xt "-43000,30500,-40500,31500"
st "Status"
blo "-43000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Status"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
)
)
)
*37 (CptPort
uid 932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 933,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32000,27625,-31250,28375"
)
tg (CPTG
uid 934,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 935,0
va (VaSet
)
xt "-35600,27500,-33000,28500"
st "ExpRd"
ju 2
blo "-33000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpRd"
t "std_logic"
o 7
)
)
)
*38 (CptPort
uid 936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 937,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32000,28625,-31250,29375"
)
tg (CPTG
uid 938,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 939,0
va (VaSet
)
xt "-35600,28500,-33000,29500"
st "ExpWr"
ju 2
blo "-33000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpWr"
t "std_logic"
o 8
)
)
)
*39 (CptPort
uid 940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 941,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32000,24625,-31250,25375"
)
tg (CPTG
uid 942,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 943,0
va (VaSet
)
xt "-35700,24500,-33000,25500"
st "WData"
ju 2
blo "-33000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
)
)
)
*40 (CptPort
uid 944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 945,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32000,23625,-31250,24375"
)
tg (CPTG
uid 946,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 947,0
va (VaSet
)
xt "-35600,23500,-33000,24500"
st "RData"
ju 2
blo "-33000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "RData"
t "std_logic_vector"
b "(16*N_BOARDS-1 DOWNTO 0)"
o 10
)
)
)
*41 (CptPort
uid 948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 949,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32000,30625,-31250,31375"
)
tg (CPTG
uid 950,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 951,0
va (VaSet
)
xt "-36200,30500,-33000,31500"
st "ExpAddr"
ju 2
blo "-33000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 11
)
)
)
*42 (CptPort
uid 952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 953,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32000,29625,-31250,30375"
)
tg (CPTG
uid 954,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 955,0
va (VaSet
)
xt "-35800,29500,-33000,30500"
st "ExpAck"
ju 2
blo "-33000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpAck"
t "std_logic_vector"
b "(N_BOARDS-1 DOWNTO 0)"
o 12
)
)
)
*43 (CptPort
uid 956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 957,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32000,32625,-31250,33375"
)
tg (CPTG
uid 958,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 959,0
va (VaSet
)
xt "-35400,32500,-33000,33500"
st "BdIntr"
ju 2
blo "-33000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "BdIntr"
t "std_logic_vector"
b "(N_INTERRUPTS-1 downto 0)"
o 13
)
)
)
*44 (CptPort
uid 960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32000,31625,-31250,32375"
)
tg (CPTG
uid 962,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 963,0
va (VaSet
)
xt "-36400,31500,-33000,32500"
st "Collision"
ju 2
blo "-33000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Collision"
t "std_logic"
o 14
)
)
)
*45 (CptPort
uid 964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32000,33625,-31250,34375"
)
tg (CPTG
uid 966,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 967,0
va (VaSet
)
xt "-35200,33500,-33000,34500"
st "INTA"
ju 2
blo "-33000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "INTA"
t "std_logic"
o 15
)
)
)
*46 (CptPort
uid 968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32000,34625,-31250,35375"
)
tg (CPTG
uid 970,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 971,0
va (VaSet
)
xt "-36500,34500,-33000,35500"
st "CmdEnbl"
ju 2
blo "-33000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CmdEnbl"
t "std_logic"
o 16
)
)
)
*47 (CptPort
uid 972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 973,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32000,35625,-31250,36375"
)
tg (CPTG
uid 974,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 975,0
va (VaSet
)
xt "-36400,35500,-33000,36500"
st "CmdStrb"
ju 2
blo "-33000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CmdStrb"
t "std_logic"
o 17
)
)
)
*48 (CptPort
uid 976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 977,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32000,37625,-31250,38375"
)
tg (CPTG
uid 978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 979,0
va (VaSet
)
xt "-36600,37500,-33000,38500"
st "ExpReset"
ju 2
blo "-33000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpReset"
t "std_logic"
o 18
)
)
)
*49 (CptPort
uid 984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 985,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,34625,-44000,35375"
)
tg (CPTG
uid 986,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 987,0
va (VaSet
)
xt "-43000,34500,-39700,35500"
st "Fail_Out"
blo "-43000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Fail_Out"
t "std_logic_vector"
b "(FAIL_WIDTH-1 DOWNTO 0)"
o 19
)
)
)
*50 (CptPort
uid 988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 989,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,33625,-44000,34375"
)
tg (CPTG
uid 990,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 991,0
va (VaSet
)
xt "-43000,33500,-36800,34500"
st "Flt_CPU_Reset"
blo "-43000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Flt_CPU_Reset"
t "std_logic"
o 21
)
)
)
*51 (CptPort
uid 2831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,25625,-44000,26375"
)
tg (CPTG
uid 2833,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2834,0
va (VaSet
)
xt "-43000,25500,-41700,26500"
st "clk"
blo "-43000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*52 (CptPort
uid 2835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,35625,-44000,36375"
)
tg (CPTG
uid 2837,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2838,0
va (VaSet
)
xt "-43000,35500,-39600,36500"
st "Switches"
blo "-43000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "Switches"
t "std_logic_vector"
b "(SW_WIDTH-1 DOWNTO 0)"
o 20
)
)
)
]
shape (Rectangle
uid 993,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-44000,23000,-32000,39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 994,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 995,0
va (VaSet
font "Arial,8,1"
)
xt "-37750,39000,-33250,40000"
st "tripole_lib"
blo "-37750,39800"
tm "BdLibraryNameMgr"
)
*54 (Text
uid 996,0
va (VaSet
font "Arial,8,1"
)
xt "-37750,40000,-34850,41000"
st "syscon"
blo "-37750,40800"
tm "CptNameMgr"
)
*55 (Text
uid 997,0
va (VaSet
font "Arial,8,1"
)
xt "-37750,41000,-35950,42000"
st "U_2"
blo "-37750,41800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 998,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 999,0
text (MLText
uid 1000,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-53000,21800,-17500,31400"
st "BUILD_NUMBER  = BUILD_NUMBER    ( std_logic_vector(15 DOWNTO 0) )  
INSTRUMENT_ID = X\"0006\"         ( std_logic_vector(15 DOWNTO 0) )  
N_INTERRUPTS  = N_INTERRUPTS    ( integer range 15 downto 0     )  
N_BOARDS      = 1               ( integer range 15 downto 0     )  
ADDR_WIDTH    = 8               ( integer range 16 downto 8     )  
INTA_ADDR     = X\"0001\"         ( std_logic_vector(15 DOWNTO 0) )  
BDID_ADDR     = X\"0002\"         ( std_logic_vector(15 DOWNTO 0) )  
FAIL_ADDR     = X\"0004\"         ( std_logic_vector(15 DOWNTO 0) )  
SW_ADDR       = X\"0005\"         ( std_logic_vector(15 DOWNTO 0) )  
FAIL_WIDTH    = 1               ( integer range 16 downto 1     )  
SW_WIDTH      = SW_WIDTH        ( integer range 16 DOWNTO 0     )  
TO_ENABLED    = false           ( boolean                       )  
"
)
header ""
)
elements [
(GiElement
name "BUILD_NUMBER"
type "std_logic_vector(15 DOWNTO 0)"
value "BUILD_NUMBER"
)
(GiElement
name "INSTRUMENT_ID"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0006\""
)
(GiElement
name "N_INTERRUPTS"
type "integer range 15 downto 0"
value "N_INTERRUPTS"
)
(GiElement
name "N_BOARDS"
type "integer range 15 downto 0"
value "1"
)
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "8"
)
(GiElement
name "INTA_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0001\""
)
(GiElement
name "BDID_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0002\""
)
(GiElement
name "FAIL_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0004\""
)
(GiElement
name "SW_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0005\""
)
(GiElement
name "FAIL_WIDTH"
type "integer range 16 downto 1"
value "1"
)
(GiElement
name "SW_WIDTH"
type "integer range 16 DOWNTO 0"
value "SW_WIDTH"
)
(GiElement
name "TO_ENABLED"
type "boolean"
value "false"
)
]
)
viewicon (ZoomableIcon
uid 1001,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-43750,37250,-42250,38750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*56 (Net
uid 1284,0
decl (Decl
n "tri_pulse_A"
t "std_logic"
o 8
suid 47,0
)
declText (MLText
uid 1285,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,57800,-34000,58600"
st "tri_pulse_A : std_logic"
)
)
*57 (SaComponent
uid 1525,0
optionalChildren [
*58 (CptPort
uid 1481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,41625,23000,42375"
)
tg (CPTG
uid 1483,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1484,0
va (VaSet
)
xt "24000,41500,29000,42500"
st "clk_100MHz"
blo "24000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_100MHz"
t "std_logic"
o 8
suid 19,0
)
)
)
*59 (CptPort
uid 1485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,40625,23000,41375"
)
tg (CPTG
uid 1487,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1488,0
va (VaSet
)
xt "24000,40500,27600,41500"
st "ExpReset"
blo "24000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpReset"
t "std_logic"
o 1
suid 20,0
)
)
)
*60 (CptPort
uid 1489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,38625,23000,39375"
)
tg (CPTG
uid 1491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1492,0
va (VaSet
)
xt "24000,38500,27300,39500"
st "HiPerEn"
blo "24000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "HiPerEn"
t "std_logic"
o 2
suid 21,0
)
)
)
*61 (CptPort
uid 1493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,39625,23000,40375"
)
tg (CPTG
uid 1495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1496,0
va (VaSet
)
xt "24000,39500,27400,40500"
st "PhaseEn"
blo "24000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "PhaseEn"
t "std_logic"
o 3
suid 22,0
)
)
)
*62 (CptPort
uid 1497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,35625,23000,36375"
)
tg (CPTG
uid 1499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1500,0
va (VaSet
)
xt "24000,35500,25800,36500"
st "Run"
blo "24000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "Run"
t "std_logic"
o 5
suid 23,0
)
)
)
*63 (CptPort
uid 1501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,34625,23000,35375"
)
tg (CPTG
uid 1503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1504,0
va (VaSet
)
xt "24000,34500,27000,35500"
st "tri_start"
blo "24000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "tri_start"
t "std_logic"
o 9
suid 25,0
)
)
)
*64 (CptPort
uid 1505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,33625,23000,34375"
)
tg (CPTG
uid 1507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1508,0
va (VaSet
)
xt "24000,33500,26700,34500"
st "WData"
blo "24000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 26,0
)
)
)
*65 (CptPort
uid 1509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,37625,23000,38375"
)
tg (CPTG
uid 1511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1512,0
va (VaSet
)
xt "24000,37500,26300,38500"
st "WrEn"
blo "24000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 7
suid 27,0
)
)
)
*66 (CptPort
uid 1513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,37625,33750,38375"
)
tg (CPTG
uid 1515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1516,0
va (VaSet
)
xt "29800,37500,32000,38500"
st "pulse"
ju 2
blo "32000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pulse"
t "std_logic"
o 10
suid 28,0
)
)
)
*67 (CptPort
uid 1517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,36625,23000,37375"
)
tg (CPTG
uid 1519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1520,0
va (VaSet
)
xt "24000,36500,26300,37500"
st "RdEn"
blo "24000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "RdEn"
t "std_logic"
o 4
suid 29,0
)
)
)
*68 (CptPort
uid 1521,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,39625,33750,40375"
)
tg (CPTG
uid 1523,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1524,0
va (VaSet
)
xt "29400,39500,32000,40500"
st "RData"
ju 2
blo "32000,40300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 30,0
)
)
)
]
shape (Rectangle
uid 1526,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "23000,33000,33000,46000"
)
oxt "15000,6000,28000,19000"
ttg (MlTextGroup
uid 1527,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 1528,0
va (VaSet
font "Arial,8,1"
)
xt "28750,42500,33250,43500"
st "tripole_lib"
blo "28750,43300"
tm "BdLibraryNameMgr"
)
*70 (Text
uid 1529,0
va (VaSet
font "Arial,8,1"
)
xt "28750,43500,32350,44500"
st "tri_pulse"
blo "28750,44300"
tm "CptNameMgr"
)
*71 (Text
uid 1530,0
va (VaSet
font "Arial,8,1"
)
xt "28750,44500,30550,45500"
st "U_1"
blo "28750,45300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1531,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1532,0
text (MLText
uid 1533,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,35500,3000,35500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1534,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "23250,44250,24750,45750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*72 (Net
uid 1535,0
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 27
suid 50,0
)
declText (MLText
uid 1536,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,73200,-20000,74000"
st "SIGNAL RData       : std_logic_vector(15 DOWNTO 0)"
)
)
*73 (SaComponent
uid 1583,0
optionalChildren [
*74 (CptPort
uid 1543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1544,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,31625,5000,32375"
)
tg (CPTG
uid 1545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1546,0
va (VaSet
)
xt "6000,31500,7300,32500"
st "clk"
blo "6000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 7
suid 9,0
)
)
)
*75 (CptPort
uid 1547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1548,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,29625,5000,30375"
)
tg (CPTG
uid 1549,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1550,0
va (VaSet
)
xt "6000,29500,8600,30500"
st "CtrlEn"
blo "6000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "CtrlEn"
t "std_logic"
o 1
suid 10,0
)
)
)
*76 (CptPort
uid 1551,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1552,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,30625,5000,31375"
)
tg (CPTG
uid 1553,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1554,0
va (VaSet
)
xt "6000,30500,8500,31500"
st "PerEn"
blo "6000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "PerEn"
t "std_logic"
o 2
suid 12,0
)
)
)
*77 (CptPort
uid 1555,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1556,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15000,34625,15750,35375"
)
tg (CPTG
uid 1557,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1558,0
va (VaSet
)
xt "11000,34500,14000,35500"
st "tri_start"
ju 2
blo "14000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tri_start"
t "std_logic"
o 11
suid 14,0
)
)
)
*78 (CptPort
uid 1559,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1560,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,26625,5000,27375"
)
tg (CPTG
uid 1561,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1562,0
va (VaSet
)
xt "6000,26500,8700,27500"
st "WData"
blo "6000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 15,0
)
)
)
*79 (CptPort
uid 1563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1564,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,28625,5000,29375"
)
tg (CPTG
uid 1565,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1566,0
va (VaSet
)
xt "6000,28500,8300,29500"
st "WrEn"
blo "6000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 6
suid 16,0
)
)
)
*80 (CptPort
uid 1567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1568,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,32625,5000,33375"
)
tg (CPTG
uid 1569,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1570,0
va (VaSet
)
xt "6000,32500,7300,33500"
st "rst"
blo "6000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
suid 17,0
)
)
)
*81 (CptPort
uid 1571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1572,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15000,35625,15750,36375"
)
tg (CPTG
uid 1573,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1574,0
va (VaSet
)
xt "11000,35500,14000,36500"
st "RunOut"
ju 2
blo "14000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RunOut"
t "std_logic"
o 10
suid 18,0
)
)
)
*82 (CptPort
uid 1575,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1576,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,27625,5000,28375"
)
tg (CPTG
uid 1577,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1578,0
va (VaSet
)
xt "6000,27500,8300,28500"
st "RdEn"
blo "6000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "RdEn"
t "std_logic"
o 3
suid 19,0
)
)
)
*83 (CptPort
uid 1579,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1580,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15000,26625,15750,27375"
)
tg (CPTG
uid 1581,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1582,0
va (VaSet
)
xt "11400,26500,14000,27500"
st "RData"
ju 2
blo "14000,27300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 20,0
)
)
)
*84 (CptPort
uid 2637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15000,31625,15750,32375"
)
tg (CPTG
uid 2639,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2640,0
va (VaSet
)
xt "12300,31500,14000,32500"
st "Fail"
ju 2
blo "14000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Fail"
t "std_logic"
o 9
suid 22,0
)
)
)
*85 (CptPort
uid 2641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,33625,5000,34375"
)
tg (CPTG
uid 2643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2644,0
va (VaSet
)
xt "6000,33500,9900,34500"
st "RunStatus"
blo "6000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "RunStatus"
t "std_logic"
o 4
suid 21,0
)
)
)
]
shape (Rectangle
uid 1584,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "5000,26000,15000,37000"
)
oxt "15000,6000,24000,18000"
ttg (MlTextGroup
uid 1585,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
uid 1586,0
va (VaSet
font "Arial,8,1"
)
xt "9750,29000,14250,30000"
st "tripole_lib"
blo "9750,29800"
tm "BdLibraryNameMgr"
)
*87 (Text
uid 1587,0
va (VaSet
font "Arial,8,1"
)
xt "9750,30000,14150,31000"
st "tri_period"
blo "9750,30800"
tm "CptNameMgr"
)
*88 (Text
uid 1588,0
va (VaSet
font "Arial,8,1"
)
xt "9750,31000,11550,32000"
st "U_0"
blo "9750,31800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1589,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1590,0
text (MLText
uid 1591,0
va (VaSet
font "Courier New,8,0"
)
xt "-16000,26000,-16000,26000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1592,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "5250,35250,6750,36750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*89 (Net
uid 1593,0
lang 10
decl (Decl
n "RdEn"
t "std_logic"
o 28
suid 51,0
)
declText (MLText
uid 1594,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,74000,-30500,74800"
st "SIGNAL RdEn        : std_logic"
)
)
*90 (SaComponent
uid 1615,0
optionalChildren [
*91 (CptPort
uid 1625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,56625,23000,57375"
)
tg (CPTG
uid 1627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1628,0
va (VaSet
)
xt "24000,56500,29000,57500"
st "clk_100MHz"
blo "24000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_100MHz"
t "std_logic"
o 8
)
)
)
*92 (CptPort
uid 1629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,55625,23000,56375"
)
tg (CPTG
uid 1631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1632,0
va (VaSet
)
xt "24000,55500,27600,56500"
st "ExpReset"
blo "24000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpReset"
t "std_logic"
o 1
)
)
)
*93 (CptPort
uid 1633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,53625,23000,54375"
)
tg (CPTG
uid 1635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1636,0
va (VaSet
)
xt "24000,53500,27300,54500"
st "HiPerEn"
blo "24000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "HiPerEn"
t "std_logic"
o 2
)
)
)
*94 (CptPort
uid 1637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,54625,23000,55375"
)
tg (CPTG
uid 1639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1640,0
va (VaSet
)
xt "24000,54500,27400,55500"
st "PhaseEn"
blo "24000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "PhaseEn"
t "std_logic"
o 3
)
)
)
*95 (CptPort
uid 1641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,50625,23000,51375"
)
tg (CPTG
uid 1643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1644,0
va (VaSet
)
xt "24000,50500,25800,51500"
st "Run"
blo "24000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "Run"
t "std_logic"
o 5
)
)
)
*96 (CptPort
uid 1645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,49625,23000,50375"
)
tg (CPTG
uid 1647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1648,0
va (VaSet
)
xt "24000,49500,27000,50500"
st "tri_start"
blo "24000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "tri_start"
t "std_logic"
o 9
)
)
)
*97 (CptPort
uid 1649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,48625,23000,49375"
)
tg (CPTG
uid 1651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1652,0
va (VaSet
)
xt "24000,48500,26700,49500"
st "WData"
blo "24000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*98 (CptPort
uid 1653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,52625,23000,53375"
)
tg (CPTG
uid 1655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1656,0
va (VaSet
)
xt "24000,52500,26300,53500"
st "WrEn"
blo "24000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 7
)
)
)
*99 (CptPort
uid 1657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,52625,33750,53375"
)
tg (CPTG
uid 1659,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1660,0
va (VaSet
)
xt "29800,52500,32000,53500"
st "pulse"
ju 2
blo "32000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pulse"
t "std_logic"
o 10
)
)
)
*100 (CptPort
uid 1661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,51625,23000,52375"
)
tg (CPTG
uid 1663,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1664,0
va (VaSet
)
xt "24000,51500,26300,52500"
st "RdEn"
blo "24000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "RdEn"
t "std_logic"
o 4
)
)
)
*101 (CptPort
uid 1665,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1666,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,54625,33750,55375"
)
tg (CPTG
uid 1667,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1668,0
va (VaSet
)
xt "29400,54500,32000,55500"
st "RData"
ju 2
blo "32000,55300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
)
)
)
]
shape (Rectangle
uid 1616,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "23000,48000,33000,61000"
)
oxt "15000,6000,28000,19000"
ttg (MlTextGroup
uid 1617,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 1618,0
va (VaSet
font "Arial,8,1"
)
xt "28750,57500,33250,58500"
st "tripole_lib"
blo "28750,58300"
tm "BdLibraryNameMgr"
)
*103 (Text
uid 1619,0
va (VaSet
font "Arial,8,1"
)
xt "28750,58500,32350,59500"
st "tri_pulse"
blo "28750,59300"
tm "CptNameMgr"
)
*104 (Text
uid 1620,0
va (VaSet
font "Arial,8,1"
)
xt "28750,59500,30550,60500"
st "U_4"
blo "28750,60300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1621,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1622,0
text (MLText
uid 1623,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,50500,3000,50500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1624,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "23250,59250,24750,60750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*105 (SaComponent
uid 1669,0
optionalChildren [
*106 (CptPort
uid 1679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1680,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,71625,23000,72375"
)
tg (CPTG
uid 1681,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1682,0
va (VaSet
)
xt "24000,71500,29000,72500"
st "clk_100MHz"
blo "24000,72300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_100MHz"
t "std_logic"
o 8
)
)
)
*107 (CptPort
uid 1683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1684,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,70625,23000,71375"
)
tg (CPTG
uid 1685,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1686,0
va (VaSet
)
xt "24000,70500,27600,71500"
st "ExpReset"
blo "24000,71300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpReset"
t "std_logic"
o 1
)
)
)
*108 (CptPort
uid 1687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1688,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,68625,23000,69375"
)
tg (CPTG
uid 1689,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1690,0
va (VaSet
)
xt "24000,68500,27300,69500"
st "HiPerEn"
blo "24000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "HiPerEn"
t "std_logic"
o 2
)
)
)
*109 (CptPort
uid 1691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1692,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,69625,23000,70375"
)
tg (CPTG
uid 1693,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1694,0
va (VaSet
)
xt "24000,69500,27400,70500"
st "PhaseEn"
blo "24000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "PhaseEn"
t "std_logic"
o 3
)
)
)
*110 (CptPort
uid 1695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1696,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,65625,23000,66375"
)
tg (CPTG
uid 1697,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1698,0
va (VaSet
)
xt "24000,65500,25800,66500"
st "Run"
blo "24000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "Run"
t "std_logic"
o 5
)
)
)
*111 (CptPort
uid 1699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1700,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,64625,23000,65375"
)
tg (CPTG
uid 1701,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1702,0
va (VaSet
)
xt "24000,64500,27000,65500"
st "tri_start"
blo "24000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "tri_start"
t "std_logic"
o 9
)
)
)
*112 (CptPort
uid 1703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1704,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,63625,23000,64375"
)
tg (CPTG
uid 1705,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1706,0
va (VaSet
)
xt "24000,63500,26700,64500"
st "WData"
blo "24000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*113 (CptPort
uid 1707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1708,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,67625,23000,68375"
)
tg (CPTG
uid 1709,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1710,0
va (VaSet
)
xt "24000,67500,26300,68500"
st "WrEn"
blo "24000,68300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 7
)
)
)
*114 (CptPort
uid 1711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1712,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,67625,33750,68375"
)
tg (CPTG
uid 1713,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1714,0
va (VaSet
)
xt "29800,67500,32000,68500"
st "pulse"
ju 2
blo "32000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pulse"
t "std_logic"
o 10
)
)
)
*115 (CptPort
uid 1715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1716,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,66625,23000,67375"
)
tg (CPTG
uid 1717,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1718,0
va (VaSet
)
xt "24000,66500,26300,67500"
st "RdEn"
blo "24000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "RdEn"
t "std_logic"
o 4
)
)
)
*116 (CptPort
uid 1719,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1720,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,69625,33750,70375"
)
tg (CPTG
uid 1721,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1722,0
va (VaSet
)
xt "29400,69500,32000,70500"
st "RData"
ju 2
blo "32000,70300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
)
)
)
]
shape (Rectangle
uid 1670,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "23000,63000,33000,76000"
)
oxt "15000,6000,28000,19000"
ttg (MlTextGroup
uid 1671,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
uid 1672,0
va (VaSet
font "Arial,8,1"
)
xt "28750,72500,33250,73500"
st "tripole_lib"
blo "28750,73300"
tm "BdLibraryNameMgr"
)
*118 (Text
uid 1673,0
va (VaSet
font "Arial,8,1"
)
xt "28750,73500,32350,74500"
st "tri_pulse"
blo "28750,74300"
tm "CptNameMgr"
)
*119 (Text
uid 1674,0
va (VaSet
font "Arial,8,1"
)
xt "28750,74500,30550,75500"
st "U_6"
blo "28750,75300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1675,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1676,0
text (MLText
uid 1677,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,65500,3000,65500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1678,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "23250,74250,24750,75750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*120 (PortIoOut
uid 1729,0
shape (CompositeShape
uid 1730,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1731,0
sl 0
ro 270
xt "36500,52625,38000,53375"
)
(Line
uid 1732,0
sl 0
ro 270
xt "36000,53000,36500,53000"
pts [
"36000,53000"
"36500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1733,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1734,0
va (VaSet
)
xt "38000,52500,42600,53500"
st "tri_pulse_B"
blo "38000,53300"
tm "WireNameMgr"
)
)
)
*121 (PortIoOut
uid 1741,0
shape (CompositeShape
uid 1742,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1743,0
sl 0
ro 270
xt "36500,67625,38000,68375"
)
(Line
uid 1744,0
sl 0
ro 270
xt "36000,68000,36500,68000"
pts [
"36000,68000"
"36500,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1745,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1746,0
va (VaSet
)
xt "38000,67500,42700,68500"
st "tri_pulse_C"
blo "38000,68300"
tm "WireNameMgr"
)
)
)
*122 (Net
uid 1747,0
decl (Decl
n "tri_pulse_B"
t "std_logic"
o 9
suid 55,0
)
declText (MLText
uid 1748,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,58600,-34000,59400"
st "tri_pulse_B : std_logic"
)
)
*123 (Net
uid 1749,0
decl (Decl
n "tri_pulse_C"
t "std_logic"
o 10
suid 56,0
)
declText (MLText
uid 1750,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,59400,-34000,60200"
st "tri_pulse_C : std_logic"
)
)
*124 (Net
uid 1845,0
decl (Decl
n "APhaseEn"
t "std_logic"
o 12
suid 59,0
)
declText (MLText
uid 1846,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,62000,-30500,62800"
st "SIGNAL APhaseEn    : std_logic"
)
)
*125 (Net
uid 1881,0
decl (Decl
n "BPhaseEn"
t "std_logic"
o 14
suid 65,0
)
declText (MLText
uid 1882,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,63600,-30500,64400"
st "SIGNAL BPhaseEn    : std_logic"
)
)
*126 (Net
uid 1891,0
decl (Decl
n "CHiPerEn"
t "std_logic"
o 17
suid 67,0
)
declText (MLText
uid 1892,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,66000,-30500,66800"
st "SIGNAL CHiPerEn    : std_logic"
)
)
*127 (Net
uid 1893,0
decl (Decl
n "BHiPerEn"
t "std_logic"
o 13
suid 68,0
)
declText (MLText
uid 1894,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,62800,-30500,63600"
st "SIGNAL BHiPerEn    : std_logic"
)
)
*128 (Net
uid 1895,0
decl (Decl
n "AHiPerEn"
t "std_logic"
o 11
suid 69,0
)
declText (MLText
uid 1896,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,61200,-30500,62000"
st "SIGNAL AHiPerEn    : std_logic"
)
)
*129 (Net
uid 1905,0
decl (Decl
n "CPhaseEn"
t "std_logic"
o 18
suid 71,0
)
declText (MLText
uid 1906,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,66800,-30500,67600"
st "SIGNAL CPhaseEn    : std_logic"
)
)
*130 (Net
uid 1963,0
decl (Decl
n "Ctrl"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 2
suid 77,0
)
declText (MLText
uid 1964,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,49800,-24000,50600"
st "Ctrl        : std_logic_vector(6 DOWNTO 0)"
)
)
*131 (PortIoIn
uid 1969,0
shape (CompositeShape
uid 1970,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1971,0
sl 0
ro 270
xt "-49000,26625,-47500,27375"
)
(Line
uid 1972,0
sl 0
ro 270
xt "-47500,27000,-47000,27000"
pts [
"-47500,27000"
"-47000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1973,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1974,0
va (VaSet
)
xt "-51700,26500,-50000,27500"
st "Ctrl"
ju 2
blo "-50000,27300"
tm "WireNameMgr"
)
)
)
*132 (Net
uid 1975,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
suid 78,0
)
declText (MLText
uid 1976,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,49000,-24000,49800"
st "Addr        : std_logic_vector(7 DOWNTO 0)"
)
)
*133 (PortIoIn
uid 1981,0
shape (CompositeShape
uid 1982,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1983,0
sl 0
ro 270
xt "-49000,27625,-47500,28375"
)
(Line
uid 1984,0
sl 0
ro 270
xt "-47500,28000,-47000,28000"
pts [
"-47500,28000"
"-47000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1985,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1986,0
va (VaSet
)
xt "-52000,27500,-50000,28500"
st "Addr"
ju 2
blo "-50000,28300"
tm "WireNameMgr"
)
)
)
*134 (Net
uid 1987,0
decl (Decl
n "Data_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 79,0
)
declText (MLText
uid 1988,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,50600,-23500,51400"
st "Data_o      : std_logic_vector(15 DOWNTO 0)"
)
)
*135 (PortIoIn
uid 1993,0
shape (CompositeShape
uid 1994,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1995,0
sl 0
ro 270
xt "-49000,28625,-47500,29375"
)
(Line
uid 1996,0
sl 0
ro 270
xt "-47500,29000,-47000,29000"
pts [
"-47500,29000"
"-47000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1997,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1998,0
va (VaSet
)
xt "-52800,28500,-50000,29500"
st "Data_o"
ju 2
blo "-50000,29300"
tm "WireNameMgr"
)
)
)
*136 (Net
uid 1999,0
decl (Decl
n "Data_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 80,0
)
declText (MLText
uid 2000,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,53800,-23500,54600"
st "Data_i      : std_logic_vector(15 DOWNTO 0)"
)
)
*137 (PortIoOut
uid 2005,0
shape (CompositeShape
uid 2006,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2007,0
sl 0
ro 90
xt "-49000,29625,-47500,30375"
)
(Line
uid 2008,0
sl 0
ro 90
xt "-47500,30000,-47000,30000"
pts [
"-47000,30000"
"-47500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2009,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2010,0
va (VaSet
)
xt "-52600,29500,-50000,30500"
st "Data_i"
ju 2
blo "-50000,30300"
tm "WireNameMgr"
)
)
)
*138 (Net
uid 2011,0
decl (Decl
n "Status"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 81,0
)
declText (MLText
uid 2012,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,57000,-24000,57800"
st "Status      : std_logic_vector(3 DOWNTO 0)"
)
)
*139 (PortIoOut
uid 2017,0
shape (CompositeShape
uid 2018,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2019,0
sl 0
ro 90
xt "-49000,30625,-47500,31375"
)
(Line
uid 2020,0
sl 0
ro 90
xt "-47500,31000,-47000,31000"
pts [
"-47000,31000"
"-47500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2021,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2022,0
va (VaSet
)
xt "-52500,30500,-50000,31500"
st "Status"
ju 2
blo "-50000,31300"
tm "WireNameMgr"
)
)
)
*140 (Net
uid 2134,0
decl (Decl
n "BdIntr"
t "std_logic_vector"
b "(N_INTERRUPTS-1 downto 0)"
o 16
suid 85,0
)
declText (MLText
uid 2135,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,65200,-14000,66000"
st "SIGNAL BdIntr      : std_logic_vector(N_INTERRUPTS-1 downto 0)"
)
)
*141 (PortIoOut
uid 2554,0
shape (CompositeShape
uid 2555,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2556,0
sl 0
ro 270
xt "36500,76625,38000,77375"
)
(Line
uid 2557,0
sl 0
ro 270
xt "36000,77000,36500,77000"
pts [
"36000,77000"
"36500,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2558,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2559,0
va (VaSet
)
xt "39000,76500,40800,77500"
st "Run"
blo "39000,77300"
tm "WireNameMgr"
)
)
)
*142 (PortIoIn
uid 2647,0
shape (CompositeShape
uid 2648,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2649,0
sl 0
ro 270
xt "-16000,33625,-14500,34375"
)
(Line
uid 2650,0
sl 0
ro 270
xt "-14500,34000,-14000,34000"
pts [
"-14500,34000"
"-14000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2651,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2652,0
va (VaSet
)
xt "-20900,33500,-17000,34500"
st "RunStatus"
ju 2
blo "-17000,34300"
tm "WireNameMgr"
)
)
)
*143 (Net
uid 2659,0
decl (Decl
n "RunStatus"
t "std_logic"
o 32
suid 86,0
)
declText (MLText
uid 2660,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,51400,-34000,52200"
st "RunStatus   : std_logic"
)
)
*144 (PortIoOut
uid 2748,0
shape (CompositeShape
uid 2749,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2750,0
sl 0
ro 90
xt "-50000,34625,-48500,35375"
)
(Line
uid 2751,0
sl 0
ro 90
xt "-48500,35000,-48000,35000"
pts [
"-48000,35000"
"-48500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2752,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2753,0
va (VaSet
)
xt "-54300,34500,-51000,35500"
st "Fail_Out"
ju 2
blo "-51000,35300"
tm "WireNameMgr"
)
)
)
*145 (Net
uid 2839,0
decl (Decl
n "IlckFail"
t "std_logic"
o 25
suid 88,0
)
declText (MLText
uid 2840,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,55400,-34000,56200"
st "IlckFail    : std_logic"
)
)
*146 (PortIoOut
uid 2841,0
shape (CompositeShape
uid 2842,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2843,0
sl 0
ro 270
xt "36500,31625,38000,32375"
)
(Line
uid 2844,0
sl 0
ro 270
xt "36000,32000,36500,32000"
pts [
"36000,32000"
"36500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2845,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2846,0
va (VaSet
)
xt "39000,31500,41800,32500"
st "IlckFail"
blo "39000,32300"
tm "WireNameMgr"
)
)
)
*147 (SaComponent
uid 2879,0
optionalChildren [
*148 (CptPort
uid 2847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2848,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3000,29625,-2250,30375"
)
tg (CPTG
uid 2849,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2850,0
va (VaSet
)
xt "-6200,29500,-4000,30500"
st "BdEn"
ju 2
blo "-4000,30300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "BdEn"
t "std_logic"
o 7
suid 1,0
)
)
)
*149 (CptPort
uid 2851,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2852,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12750,29625,-12000,30375"
)
tg (CPTG
uid 2853,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2854,0
va (VaSet
)
xt "-11000,29500,-8200,30500"
st "ExpAck"
blo "-11000,30300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ExpAck"
t "std_logic"
o 3
suid 2,0
)
)
)
*150 (CptPort
uid 2855,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2856,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12750,27625,-12000,28375"
)
tg (CPTG
uid 2857,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2858,0
va (VaSet
)
xt "-11000,27500,-8400,28500"
st "ExpRd"
blo "-11000,28300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ExpRd"
t "std_logic"
o 1
suid 3,0
)
)
)
*151 (CptPort
uid 2859,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2860,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12750,28625,-12000,29375"
)
tg (CPTG
uid 2861,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2862,0
va (VaSet
)
xt "-11000,28500,-8400,29500"
st "ExpWr"
blo "-11000,29300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ExpWr"
t "std_logic"
o 2
suid 4,0
)
)
)
*152 (CptPort
uid 2863,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2864,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12750,30625,-12000,31375"
)
tg (CPTG
uid 2865,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2866,0
va (VaSet
)
xt "-11000,30500,-9000,31500"
st "F8M"
blo "-11000,31300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "F8M"
t "std_logic"
o 4
suid 5,0
)
)
)
*153 (CptPort
uid 2867,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2868,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3000,27625,-2250,28375"
)
tg (CPTG
uid 2869,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2870,0
va (VaSet
)
xt "-6300,27500,-4000,28500"
st "RdEn"
ju 2
blo "-4000,28300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RdEn"
t "std_logic"
o 5
suid 6,0
)
)
)
*154 (CptPort
uid 2871,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2872,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3000,28625,-2250,29375"
)
tg (CPTG
uid 2873,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2874,0
va (VaSet
)
xt "-6300,28500,-4000,29500"
st "WrEn"
ju 2
blo "-4000,29300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "WrEn"
t "std_logic"
o 6
suid 7,0
)
)
)
*155 (CptPort
uid 2875,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2876,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3000,30625,-2250,31375"
)
tg (CPTG
uid 2877,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2878,0
va (VaSet
)
xt "-7200,30500,-4000,31500"
st "BdWrEn"
ju 2
blo "-4000,31300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "BdWrEn"
t "std_logic"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 2880,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-12000,27000,-3000,33000"
)
oxt "15000,19000,24000,25000"
ttg (MlTextGroup
uid 2881,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*156 (Text
uid 2882,0
va (VaSet
font "Arial,8,1"
)
xt "-10650,33000,-6150,34000"
st "tripole_lib"
blo "-10650,33800"
tm "BdLibraryNameMgr"
)
*157 (Text
uid 2883,0
va (VaSet
font "Arial,8,1"
)
xt "-10650,34000,-6350,35000"
st "subbus_io"
blo "-10650,34800"
tm "CptNameMgr"
)
*158 (Text
uid 2884,0
va (VaSet
font "Arial,8,1"
)
xt "-10650,35000,-8850,36000"
st "U_5"
blo "-10650,35800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2885,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2886,0
text (MLText
uid 2887,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-12000,26200,8000,27000"
st "USE_BD_WR_EN = '0'    ( std_logic )  "
)
header ""
)
elements [
(GiElement
name "USE_BD_WR_EN"
type "std_logic"
value "'0'"
)
]
)
viewicon (ZoomableIcon
uid 2888,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-11750,31250,-10250,32750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*159 (Net
uid 2897,0
decl (Decl
n "Fail_Out"
t "std_logic_vector"
b "(0 TO 0)"
o 33
suid 89,0
)
declText (MLText
uid 2898,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,54600,-26500,55400"
st "Fail_Out    : std_logic_vector(0 TO 0)"
)
)
*160 (Net
uid 2905,0
decl (Decl
n "Switches"
t "std_logic_vector"
b "(SW_WIDTH-1 DOWNTO 0)"
o 34
suid 90,0
)
declText (MLText
uid 2906,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,52200,-19500,53000"
st "Switches    : std_logic_vector(SW_WIDTH-1 DOWNTO 0)"
)
)
*161 (PortIoIn
uid 2917,0
shape (CompositeShape
uid 2918,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2919,0
sl 0
ro 270
xt "-50000,35625,-48500,36375"
)
(Line
uid 2920,0
sl 0
ro 270
xt "-48500,36000,-48000,36000"
pts [
"-48500,36000"
"-48000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2921,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2922,0
va (VaSet
)
xt "-54400,35500,-51000,36500"
st "Switches"
ju 2
blo "-51000,36300"
tm "WireNameMgr"
)
)
)
*162 (Wire
uid 131,0
optionalChildren [
*163 (BdJunction
uid 1807,0
ps "OnConnectorStrategy"
shape (Circle
uid 1808,0
va (VaSet
vasetType 1
)
xt "16600,34600,17400,35400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 132,0
va (VaSet
vasetType 3
)
xt "15750,35000,22250,35000"
pts [
"15750,35000"
"19000,35000"
"22250,35000"
]
)
start &77
end &63
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 138,0
va (VaSet
)
xt "17000,34000,20000,35000"
st "tri_start"
blo "17000,34800"
tm "WireNameMgr"
)
)
on &12
)
*164 (Wire
uid 155,0
optionalChildren [
*165 (BdJunction
uid 1813,0
ps "OnConnectorStrategy"
shape (Circle
uid 1814,0
va (VaSet
vasetType 1
)
xt "15600,35600,16400,36400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
)
xt "15750,36000,22250,36000"
pts [
"15750,36000"
"19000,36000"
"22250,36000"
]
)
start &81
end &62
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
)
xt "18750,35000,20550,36000"
st "Run"
blo "18750,35800"
tm "WireNameMgr"
)
)
on &13
)
*166 (Wire
uid 242,0
optionalChildren [
*167 (BdJunction
uid 262,0
ps "OnConnectorStrategy"
shape (Circle
uid 263,0
va (VaSet
vasetType 1
)
xt "-400,24600,400,25400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 243,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31250,25000,22250,34000"
pts [
"-31250,25000"
"20000,25000"
"20000,34000"
"22250,34000"
]
)
start &39
end &64
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 247,0
va (VaSet
isHidden 1
)
xt "-29250,24000,-26550,25000"
st "WData"
blo "-29250,24800"
tm "WireNameMgr"
)
)
on &18
)
*168 (Wire
uid 256,0
shape (OrthoPolyLine
uid 257,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,25000,4250,27000"
pts [
"0,25000"
"0,27000"
"4250,27000"
]
)
start &167
end &78
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 261,0
va (VaSet
)
xt "1000,26000,3700,27000"
st "WData"
blo "1000,26800"
tm "WireNameMgr"
)
)
on &18
)
*169 (Wire
uid 266,0
shape (OrthoPolyLine
uid 267,0
va (VaSet
vasetType 3
)
xt "-3000,30000,4250,44000"
pts [
"-3000,44000"
"1000,44000"
"1000,30000"
"4250,30000"
]
)
start &14
end &75
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 273,0
va (VaSet
)
xt "-2000,43000,600,44000"
st "CtrlEn"
blo "-2000,43800"
tm "WireNameMgr"
)
)
on &24
)
*170 (Wire
uid 276,0
shape (OrthoPolyLine
uid 277,0
va (VaSet
vasetType 3
)
xt "-3000,31000,4250,45000"
pts [
"-3000,45000"
"2000,45000"
"2000,31000"
"4250,31000"
]
)
start &14
end &76
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 283,0
va (VaSet
)
xt "-2000,44000,500,45000"
st "PerEn"
blo "-2000,44800"
tm "WireNameMgr"
)
)
on &25
)
*171 (Wire
uid 286,0
shape (OrthoPolyLine
uid 287,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-20000,30000,-12750,30000"
pts [
"-12750,30000"
"-20000,30000"
]
)
start &149
sat 32
eat 16
sty 1
sl "(0)"
st 0
sf 1
si 0
tg (WTG
uid 292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 293,0
va (VaSet
)
xt "-19000,29000,-12600,30000"
st "ExpAck(0) : (0:0)"
blo "-19000,29800"
tm "WireNameMgr"
)
)
on &19
)
*172 (Wire
uid 298,0
shape (OrthoPolyLine
uid 299,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31250,31000,-11000,44000"
pts [
"-31250,31000"
"-21000,31000"
"-21000,44000"
"-11000,44000"
]
)
start &41
end &14
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 302,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 303,0
va (VaSet
isHidden 1
)
xt "-29250,30000,-26050,31000"
st "ExpAddr"
blo "-29250,30800"
tm "WireNameMgr"
)
)
on &20
)
*173 (Wire
uid 314,0
shape (OrthoPolyLine
uid 315,0
va (VaSet
vasetType 3
)
xt "-31250,29000,-12750,29000"
pts [
"-31250,29000"
"-12750,29000"
]
)
start &38
end &151
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 320,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 321,0
va (VaSet
)
xt "-29250,28000,-26650,29000"
st "ExpWr"
blo "-29250,28800"
tm "WireNameMgr"
)
)
on &21
)
*174 (Wire
uid 324,0
shape (OrthoPolyLine
uid 325,0
va (VaSet
vasetType 3
)
xt "-31250,28000,-12750,28000"
pts [
"-31250,28000"
"-12750,28000"
]
)
start &37
end &150
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 331,0
va (VaSet
)
xt "-29250,27000,-26650,28000"
st "ExpRd"
blo "-29250,27800"
tm "WireNameMgr"
)
)
on &22
)
*175 (Wire
uid 348,0
shape (OrthoPolyLine
uid 349,0
va (VaSet
vasetType 3
)
xt "-2250,29000,4250,29000"
pts [
"-2250,29000"
"1000,29000"
"4250,29000"
]
)
start &154
end &79
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 355,0
va (VaSet
)
xt "0,28000,2300,29000"
st "WrEn"
blo "0,28800"
tm "WireNameMgr"
)
)
on &23
)
*176 (Wire
uid 374,0
optionalChildren [
*177 (BdJunction
uid 1018,0
ps "OnConnectorStrategy"
shape (Circle
uid 1019,0
va (VaSet
vasetType 1
)
xt "-400,37600,400,38400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 375,0
va (VaSet
vasetType 3
)
xt "-31250,33000,4250,38000"
pts [
"-31250,38000"
"0,38000"
"0,33000"
"4250,33000"
]
)
start &48
end &80
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 379,0
va (VaSet
)
xt "-29250,37000,-25650,38000"
st "ExpReset"
blo "-29250,37800"
tm "WireNameMgr"
)
)
on &26
)
*178 (Wire
uid 382,0
shape (OrthoPolyLine
uid 383,0
va (VaSet
vasetType 3
)
xt "0,38000,22250,41000"
pts [
"0,38000"
"4000,38000"
"4000,41000"
"22250,41000"
]
)
start &177
end &59
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 387,0
va (VaSet
)
xt "18000,40000,21600,41000"
st "ExpReset"
blo "18000,40800"
tm "WireNameMgr"
)
)
on &26
)
*179 (Wire
uid 416,0
shape (OrthoPolyLine
uid 417,0
va (VaSet
vasetType 3
)
xt "-3000,39000,22250,46000"
pts [
"-3000,46000"
"5000,46000"
"5000,39000"
"22250,39000"
]
)
start &14
end &60
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 423,0
va (VaSet
)
xt "-2000,45000,1800,46000"
st "AHiPerEn"
blo "-2000,45800"
tm "WireNameMgr"
)
)
on &128
)
*180 (Wire
uid 426,0
shape (OrthoPolyLine
uid 427,0
va (VaSet
vasetType 3
)
xt "-3000,40000,22250,47000"
pts [
"-3000,47000"
"6000,47000"
"6000,40000"
"22250,40000"
]
)
start &14
end &61
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 433,0
va (VaSet
)
xt "-2000,46000,1900,47000"
st "APhaseEn"
blo "-2000,46800"
tm "WireNameMgr"
)
)
on &124
)
*181 (Wire
uid 468,0
shape (OrthoPolyLine
uid 469,0
va (VaSet
vasetType 3
)
xt "33750,38000,36000,38000"
pts [
"33750,38000"
"36000,38000"
]
)
start &66
end &27
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 473,0
va (VaSet
isHidden 1
)
xt "32000,37000,36600,38000"
st "tri_pulse_A"
blo "32000,37800"
tm "WireNameMgr"
)
)
on &56
)
*182 (Wire
uid 484,0
shape (OrthoPolyLine
uid 485,0
va (VaSet
vasetType 3
)
xt "18000,38000,22250,38000"
pts [
"18000,38000"
"22250,38000"
]
)
end &65
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 491,0
va (VaSet
)
xt "19000,37000,21300,38000"
st "WrEn"
blo "19000,37800"
tm "WireNameMgr"
)
)
on &23
)
*183 (Wire
uid 496,0
shape (OrthoPolyLine
uid 497,0
va (VaSet
vasetType 3
)
xt "-47000,26000,-44750,26000"
pts [
"-47000,26000"
"-44750,26000"
]
)
start &28
end &51
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 501,0
va (VaSet
isHidden 1
)
xt "-49000,25000,-44000,26000"
st "clk_100MHz"
blo "-49000,25800"
tm "WireNameMgr"
)
)
on &29
)
*184 (Wire
uid 738,0
optionalChildren [
*185 (BdJunction
uid 2893,0
ps "OnConnectorStrategy"
shape (Circle
uid 2894,0
va (VaSet
vasetType 1
)
xt "-1400,30600,-600,31400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 739,0
va (VaSet
vasetType 3
)
xt "-3000,30000,-1000,43000"
pts [
"-3000,43000"
"-1000,43000"
"-1000,30000"
"-2250,30000"
]
)
start &14
end &148
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 743,0
va (VaSet
)
xt "-1000,42000,1200,43000"
st "BdEn"
blo "-1000,42800"
tm "WireNameMgr"
)
)
on &30
)
*186 (Wire
uid 1004,0
shape (OrthoPolyLine
uid 1005,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31250,30000,-25000,30000"
pts [
"-31250,30000"
"-25000,30000"
]
)
start &42
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1009,0
va (VaSet
)
xt "-29750,29000,-26950,30000"
st "ExpAck"
blo "-29750,29800"
tm "WireNameMgr"
)
)
on &19
)
*187 (Wire
uid 1012,0
optionalChildren [
*188 (BdJunction
uid 1203,0
ps "OnConnectorStrategy"
shape (Circle
uid 1204,0
va (VaSet
vasetType 1
)
xt "-14397,30600,-13597,31400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1013,0
va (VaSet
vasetType 3
)
xt "-20000,31000,-12750,31000"
pts [
"-12750,31000"
"-20000,31000"
]
)
start &152
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1016,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1017,0
va (VaSet
)
xt "-19000,30000,-14000,31000"
st "clk_100MHz"
blo "-19000,30800"
tm "WireNameMgr"
)
)
on &29
)
*189 (Wire
uid 1199,0
optionalChildren [
*190 (BdJunction
uid 1213,0
ps "OnConnectorStrategy"
shape (Circle
uid 1214,0
va (VaSet
vasetType 1
)
xt "-2400,36600,-1600,37400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1200,0
va (VaSet
vasetType 3
)
xt "-13997,31000,4250,37000"
pts [
"-13997,31000"
"-13997,37000"
"-2000,37000"
"-2000,32000"
"4250,32000"
]
)
start &188
end &74
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1202,0
va (VaSet
)
xt "-7000,36000,-2000,37000"
st "clk_100MHz"
blo "-7000,36800"
tm "WireNameMgr"
)
)
on &29
)
*191 (Wire
uid 1207,0
shape (OrthoPolyLine
uid 1208,0
va (VaSet
vasetType 3
)
xt "-2000,37000,22250,42000"
pts [
"-2000,37000"
"3000,37000"
"3000,42000"
"22250,42000"
]
)
start &190
end &58
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1212,0
va (VaSet
)
xt "18000,41000,23000,42000"
st "clk_100MHz"
blo "18000,41800"
tm "WireNameMgr"
)
)
on &29
)
*192 (Wire
uid 1537,0
optionalChildren [
*193 (BdJunction
uid 1611,0
ps "OnConnectorStrategy"
shape (Circle
uid 1612,0
va (VaSet
vasetType 1
)
xt "15600,23600,16400,24400"
radius 400
)
)
*194 (BdJunction
uid 1755,0
ps "OnConnectorStrategy"
shape (Circle
uid 1756,0
va (VaSet
vasetType 1
)
xt "35600,39600,36400,40400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1538,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31250,24000,36000,40000"
pts [
"33750,40000"
"36000,40000"
"36000,24000"
"-31250,24000"
]
)
start &68
end &40
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1540,0
va (VaSet
)
xt "34000,39000,36600,40000"
st "RData"
blo "34000,39800"
tm "WireNameMgr"
)
)
on &72
)
*195 (Wire
uid 1595,0
shape (OrthoPolyLine
uid 1596,0
va (VaSet
vasetType 3
)
xt "-2250,28000,4250,28000"
pts [
"-2250,28000"
"1000,28000"
"4250,28000"
]
)
start &153
end &82
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1598,0
va (VaSet
)
xt "-250,27000,2050,28000"
st "RdEn"
blo "-250,27800"
tm "WireNameMgr"
)
)
on &89
)
*196 (Wire
uid 1601,0
shape (OrthoPolyLine
uid 1602,0
va (VaSet
vasetType 3
)
xt "18000,37000,22250,37000"
pts [
"22250,37000"
"18000,37000"
]
)
start &67
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1606,0
va (VaSet
)
xt "19000,36000,21300,37000"
st "RdEn"
blo "19000,36800"
tm "WireNameMgr"
)
)
on &89
)
*197 (Wire
uid 1607,0
shape (OrthoPolyLine
uid 1608,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15750,24000,16000,27000"
pts [
"15750,27000"
"16000,27000"
"16000,24000"
]
)
start &83
end &193
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1610,0
va (VaSet
)
xt "12000,23000,14600,24000"
st "RData"
blo "12000,23800"
tm "WireNameMgr"
)
)
on &72
)
*198 (Wire
uid 1725,0
shape (OrthoPolyLine
uid 1726,0
va (VaSet
vasetType 3
)
xt "33750,53000,36000,53000"
pts [
"33750,53000"
"36000,53000"
]
)
start &99
end &120
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1728,0
va (VaSet
isHidden 1
)
xt "32750,52000,37350,53000"
st "tri_pulse_B"
blo "32750,52800"
tm "WireNameMgr"
)
)
on &122
)
*199 (Wire
uid 1737,0
shape (OrthoPolyLine
uid 1738,0
va (VaSet
vasetType 3
)
xt "33750,68000,36000,68000"
pts [
"33750,68000"
"36000,68000"
]
)
start &114
end &121
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1739,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1740,0
va (VaSet
isHidden 1
)
xt "32750,67000,37450,68000"
st "tri_pulse_C"
blo "32750,67800"
tm "WireNameMgr"
)
)
on &123
)
*200 (Wire
uid 1751,0
optionalChildren [
*201 (BdJunction
uid 1761,0
ps "OnConnectorStrategy"
shape (Circle
uid 1762,0
va (VaSet
vasetType 1
)
xt "35600,54600,36400,55400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1752,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33750,40000,36000,70000"
pts [
"33750,70000"
"36000,70000"
"36000,40000"
]
)
start &116
end &194
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1753,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1754,0
va (VaSet
)
xt "34000,69000,36600,70000"
st "RData"
blo "34000,69800"
tm "WireNameMgr"
)
)
on &72
)
*202 (Wire
uid 1757,0
shape (OrthoPolyLine
uid 1758,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33750,55000,36000,55000"
pts [
"33750,55000"
"36000,55000"
]
)
start &101
end &201
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1759,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1760,0
va (VaSet
)
xt "34000,54000,36600,55000"
st "RData"
blo "34000,54800"
tm "WireNameMgr"
)
)
on &72
)
*203 (Wire
uid 1763,0
shape (OrthoPolyLine
uid 1764,0
va (VaSet
vasetType 3
)
xt "14000,53000,22250,53000"
pts [
"14000,53000"
"22250,53000"
]
)
end &98
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1770,0
va (VaSet
)
xt "19000,52000,21300,53000"
st "WrEn"
blo "19000,52800"
tm "WireNameMgr"
)
)
on &23
)
*204 (Wire
uid 1771,0
shape (OrthoPolyLine
uid 1772,0
va (VaSet
vasetType 3
)
xt "14000,52000,22250,52000"
pts [
"22250,52000"
"14000,52000"
]
)
start &100
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1777,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1778,0
va (VaSet
)
xt "19000,51000,21300,52000"
st "RdEn"
blo "19000,51800"
tm "WireNameMgr"
)
)
on &89
)
*205 (Wire
uid 1779,0
shape (OrthoPolyLine
uid 1780,0
va (VaSet
vasetType 3
)
xt "18000,68000,22250,68000"
pts [
"18000,68000"
"22250,68000"
]
)
end &113
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1786,0
va (VaSet
)
xt "19000,67000,21300,68000"
st "WrEn"
blo "19000,67800"
tm "WireNameMgr"
)
)
on &23
)
*206 (Wire
uid 1787,0
shape (OrthoPolyLine
uid 1788,0
va (VaSet
vasetType 3
)
xt "18000,67000,22250,67000"
pts [
"22250,67000"
"18000,67000"
]
)
start &115
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1794,0
va (VaSet
)
xt "19000,66000,21300,67000"
st "RdEn"
blo "19000,66800"
tm "WireNameMgr"
)
)
on &89
)
*207 (Wire
uid 1803,0
optionalChildren [
*208 (BdJunction
uid 1825,0
ps "OnConnectorStrategy"
shape (Circle
uid 1826,0
va (VaSet
vasetType 1
)
xt "16600,49600,17400,50400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1804,0
va (VaSet
vasetType 3
)
xt "17000,35000,22250,65000"
pts [
"17000,35000"
"17000,65000"
"22250,65000"
]
)
start &163
end &111
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1806,0
va (VaSet
)
xt "18250,64000,21250,65000"
st "tri_start"
blo "18250,64800"
tm "WireNameMgr"
)
)
on &12
)
*209 (Wire
uid 1809,0
optionalChildren [
*210 (BdJunction
uid 1819,0
ps "OnConnectorStrategy"
shape (Circle
uid 1820,0
va (VaSet
vasetType 1
)
xt "15600,50600,16400,51400"
radius 400
)
)
*211 (BdJunction
uid 2552,0
ps "OnConnectorStrategy"
shape (Circle
uid 2553,0
va (VaSet
vasetType 1
)
xt "15600,65600,16400,66400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1810,0
va (VaSet
vasetType 3
)
xt "16000,36000,22250,66000"
pts [
"22250,66000"
"16000,66000"
"16000,36000"
]
)
start &110
end &165
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1812,0
va (VaSet
)
xt "19250,65000,21050,66000"
st "Run"
blo "19250,65800"
tm "WireNameMgr"
)
)
on &13
)
*212 (Wire
uid 1815,0
shape (OrthoPolyLine
uid 1816,0
va (VaSet
vasetType 3
)
xt "16000,51000,22250,51000"
pts [
"22250,51000"
"16000,51000"
]
)
start &95
end &210
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1818,0
va (VaSet
)
xt "19250,50000,21050,51000"
st "Run"
blo "19250,50800"
tm "WireNameMgr"
)
)
on &13
)
*213 (Wire
uid 1821,0
shape (OrthoPolyLine
uid 1822,0
va (VaSet
vasetType 3
)
xt "17000,50000,22250,50000"
pts [
"22250,50000"
"17000,50000"
]
)
start &96
end &208
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1824,0
va (VaSet
)
xt "18250,49000,21250,50000"
st "tri_start"
blo "18250,49800"
tm "WireNameMgr"
)
)
on &12
)
*214 (Wire
uid 1829,0
shape (OrthoPolyLine
uid 1830,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,49000,22250,49000"
pts [
"22250,49000"
"18000,49000"
]
)
start &97
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1834,0
va (VaSet
)
xt "18250,48000,20950,49000"
st "WData"
blo "18250,48800"
tm "WireNameMgr"
)
)
on &18
)
*215 (Wire
uid 1835,0
shape (OrthoPolyLine
uid 1836,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,64000,22250,64000"
pts [
"22250,64000"
"18000,64000"
]
)
start &112
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1842,0
va (VaSet
)
xt "19000,63000,21700,64000"
st "WData"
blo "19000,63800"
tm "WireNameMgr"
)
)
on &18
)
*216 (Wire
uid 1865,0
shape (OrthoPolyLine
uid 1866,0
va (VaSet
vasetType 3
)
xt "-3000,48000,22250,54000"
pts [
"-3000,48000"
"6000,48000"
"6000,54000"
"22250,54000"
]
)
start &14
end &93
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1869,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1870,0
va (VaSet
)
xt "-2000,47000,1800,48000"
st "BHiPerEn"
blo "-2000,47800"
tm "WireNameMgr"
)
)
on &127
)
*217 (Wire
uid 1873,0
shape (OrthoPolyLine
uid 1874,0
va (VaSet
vasetType 3
)
xt "-3000,49000,22250,55000"
pts [
"-3000,49000"
"5000,49000"
"5000,55000"
"22250,55000"
]
)
start &14
end &94
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1878,0
va (VaSet
)
xt "-2000,48000,1900,49000"
st "BPhaseEn"
blo "-2000,48800"
tm "WireNameMgr"
)
)
on &125
)
*218 (Wire
uid 1885,0
shape (OrthoPolyLine
uid 1886,0
va (VaSet
vasetType 3
)
xt "-3000,50000,22250,69000"
pts [
"-3000,50000"
"4000,50000"
"4000,69000"
"22250,69000"
]
)
start &14
end &108
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1890,0
va (VaSet
)
xt "-2000,49000,1900,50000"
st "CHiPerEn"
blo "-2000,49800"
tm "WireNameMgr"
)
)
on &126
)
*219 (Wire
uid 1899,0
shape (OrthoPolyLine
uid 1900,0
va (VaSet
vasetType 3
)
xt "-3000,51000,22250,70000"
pts [
"-3000,51000"
"3000,51000"
"3000,70000"
"22250,70000"
]
)
start &14
end &109
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1904,0
va (VaSet
)
xt "-2000,50000,2000,51000"
st "CPhaseEn"
blo "-2000,50800"
tm "WireNameMgr"
)
)
on &129
)
*220 (Wire
uid 1909,0
shape (OrthoPolyLine
uid 1910,0
va (VaSet
vasetType 3
)
xt "14000,56000,22250,56000"
pts [
"22250,56000"
"14000,56000"
]
)
start &92
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1914,0
va (VaSet
)
xt "18000,55000,21600,56000"
st "ExpReset"
blo "18000,55800"
tm "WireNameMgr"
)
)
on &26
)
*221 (Wire
uid 1917,0
shape (OrthoPolyLine
uid 1918,0
va (VaSet
vasetType 3
)
xt "14000,57000,22250,57000"
pts [
"22250,57000"
"14000,57000"
]
)
start &91
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1922,0
va (VaSet
)
xt "18000,56000,23000,57000"
st "clk_100MHz"
blo "18000,56800"
tm "WireNameMgr"
)
)
on &29
)
*222 (Wire
uid 1925,0
shape (OrthoPolyLine
uid 1926,0
va (VaSet
vasetType 3
)
xt "14000,71000,22250,71000"
pts [
"22250,71000"
"14000,71000"
]
)
start &107
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1930,0
va (VaSet
)
xt "18000,70000,21600,71000"
st "ExpReset"
blo "18000,70800"
tm "WireNameMgr"
)
)
on &26
)
*223 (Wire
uid 1933,0
shape (OrthoPolyLine
uid 1934,0
va (VaSet
vasetType 3
)
xt "14000,72000,22250,72000"
pts [
"22250,72000"
"14000,72000"
]
)
start &106
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1938,0
va (VaSet
)
xt "18000,71000,23000,72000"
st "clk_100MHz"
blo "18000,71800"
tm "WireNameMgr"
)
)
on &29
)
*224 (Wire
uid 1965,0
shape (OrthoPolyLine
uid 1966,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-47000,27000,-44750,27000"
pts [
"-44750,27000"
"-47000,27000"
]
)
start &32
end &131
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1968,0
va (VaSet
isHidden 1
)
xt "-46750,26000,-45050,27000"
st "Ctrl"
blo "-46750,26800"
tm "WireNameMgr"
)
)
on &130
)
*225 (Wire
uid 1977,0
shape (OrthoPolyLine
uid 1978,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-47000,28000,-44750,28000"
pts [
"-44750,28000"
"-47000,28000"
]
)
start &33
end &133
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1980,0
va (VaSet
isHidden 1
)
xt "-46750,27000,-44750,28000"
st "Addr"
blo "-46750,27800"
tm "WireNameMgr"
)
)
on &132
)
*226 (Wire
uid 1989,0
shape (OrthoPolyLine
uid 1990,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-47000,29000,-44750,29000"
pts [
"-44750,29000"
"-47000,29000"
]
)
start &35
end &135
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1992,0
va (VaSet
isHidden 1
)
xt "-47750,28000,-44950,29000"
st "Data_o"
blo "-47750,28800"
tm "WireNameMgr"
)
)
on &134
)
*227 (Wire
uid 2001,0
shape (OrthoPolyLine
uid 2002,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-47000,30000,-44750,30000"
pts [
"-44750,30000"
"-47000,30000"
]
)
start &34
end &137
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2004,0
va (VaSet
isHidden 1
)
xt "-47750,29000,-45150,30000"
st "Data_i"
blo "-47750,29800"
tm "WireNameMgr"
)
)
on &136
)
*228 (Wire
uid 2013,0
shape (OrthoPolyLine
uid 2014,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-47000,31000,-44750,31000"
pts [
"-44750,31000"
"-47000,31000"
]
)
start &36
end &139
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2016,0
va (VaSet
isHidden 1
)
xt "-47750,30000,-45250,31000"
st "Status"
blo "-47750,30800"
tm "WireNameMgr"
)
)
on &138
)
*229 (Wire
uid 2136,0
shape (OrthoPolyLine
uid 2137,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31250,33000,-25000,33000"
pts [
"-31250,33000"
"-25000,33000"
]
)
start &43
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2140,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2141,0
va (VaSet
)
xt "-29250,32000,-26850,33000"
st "BdIntr"
blo "-29250,32800"
tm "WireNameMgr"
)
)
on &140
)
*230 (Wire
uid 2548,0
shape (OrthoPolyLine
uid 2549,0
va (VaSet
vasetType 3
)
xt "16000,66000,36000,77000"
pts [
"16000,66000"
"16000,77000"
"36000,77000"
]
)
start &211
end &141
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2551,0
va (VaSet
isHidden 1
)
xt "33000,76000,34800,77000"
st "Run"
blo "33000,76800"
tm "WireNameMgr"
)
)
on &13
)
*231 (Wire
uid 2653,0
shape (OrthoPolyLine
uid 2654,0
va (VaSet
vasetType 3
)
xt "-14000,34000,4250,34000"
pts [
"-14000,34000"
"4250,34000"
]
)
start &142
end &85
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2658,0
va (VaSet
isHidden 1
)
xt "3000,33000,6900,34000"
st "RunStatus"
blo "3000,33800"
tm "WireNameMgr"
)
)
on &143
)
*232 (Wire
uid 2661,0
shape (OrthoPolyLine
uid 2662,0
va (VaSet
vasetType 3
)
xt "15750,32000,36000,32000"
pts [
"15750,32000"
"36000,32000"
]
)
start &84
end &146
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2664,0
va (VaSet
)
xt "16000,31000,18800,32000"
st "IlckFail"
blo "16000,31800"
tm "WireNameMgr"
)
)
on &145
)
*233 (Wire
uid 2889,0
shape (OrthoPolyLine
uid 2890,0
va (VaSet
vasetType 3
)
xt "-2250,31000,-1000,31000"
pts [
"-2250,31000"
"-1000,31000"
]
)
start &155
end &185
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2892,0
va (VaSet
)
xt "-250,30000,1950,31000"
st "BdEn"
blo "-250,30800"
tm "WireNameMgr"
)
)
on &30
)
*234 (Wire
uid 2899,0
shape (OrthoPolyLine
uid 2900,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-48000,35000,-44750,35000"
pts [
"-44750,35000"
"-48000,35000"
]
)
start &49
end &144
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2902,0
va (VaSet
isHidden 1
)
xt "-49750,34000,-46450,35000"
st "Fail_Out"
blo "-49750,34800"
tm "WireNameMgr"
)
)
on &159
)
*235 (Wire
uid 2907,0
shape (OrthoPolyLine
uid 2908,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-48000,36000,-44750,36000"
pts [
"-48000,36000"
"-44750,36000"
]
)
start &161
end &52
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2912,0
va (VaSet
isHidden 1
)
xt "-48000,35000,-44600,36000"
st "Switches"
blo "-48000,35800"
tm "WireNameMgr"
)
)
on &160
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *236 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*237 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "-48000,1000,-42600,2000"
st "Package List"
blo "-48000,1800"
)
*238 (MLText
uid 43,0
va (VaSet
)
xt "-48000,2000,-35600,6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*239 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*240 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*241 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*242 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*243 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*244 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*245 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,14,1281,1024"
viewArea "-56453,-493,50499,86552"
cachedDiagramExtent "-55000,0,46000,85000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 60
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-68000,0"
lastUid 2924,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*246 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*247 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*248 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*249 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*250 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*251 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*252 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*253 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*254 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*255 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*256 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*257 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*258 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*259 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*260 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*261 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*262 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*263 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*264 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*265 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*266 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-49000,47000,-43600,48000"
st "Declarations"
blo "-49000,47800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-49000,48000,-46300,49000"
st "Ports:"
blo "-49000,48800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-49000,47000,-45200,48000"
st "Pre User:"
blo "-49000,47800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-49000,47000,-49000,47000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-49000,60200,-41900,61200"
st "Diagram Signals:"
blo "-49000,61000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-49000,47000,-44300,48000"
st "Post User:"
blo "-49000,47800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-49000,47000,-49000,47000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 90,0
usingSuid 1
emptyRow *267 (LEmptyRow
)
uid 54,0
optionalChildren [
*268 (RefLabelRowHdr
)
*269 (TitleRowHdr
)
*270 (FilterRowHdr
)
*271 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*272 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*273 (GroupColHdr
tm "GroupColHdrMgr"
)
*274 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*275 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*276 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*277 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*278 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*279 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*280 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tri_start"
t "std_logic"
o 31
suid 2,0
)
)
uid 183,0
)
*281 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Run"
t "std_logic"
o 6
suid 5,0
)
)
uid 185,0
)
*282 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 29
suid 9,0
)
)
uid 442,0
)
*283 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpAck"
t "std_logic_vector"
b "(0 TO 0)"
o 20
suid 13,0
)
)
uid 444,0
)
*284 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 15,0
)
)
uid 446,0
)
*285 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpWr"
t "std_logic"
o 24
suid 18,0
)
)
uid 448,0
)
*286 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpRd"
t "std_logic"
o 22
suid 19,0
)
)
uid 450,0
)
*287 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn"
t "std_logic"
o 30
suid 22,0
)
)
uid 452,0
)
*288 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CtrlEn"
t "std_logic"
o 19
suid 23,0
)
)
uid 454,0
)
*289 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PerEn"
t "std_logic"
o 26
suid 24,0
)
)
uid 456,0
)
*290 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpReset"
t "std_logic"
o 23
suid 26,0
)
)
uid 458,0
)
*291 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_100MHz"
t "std_logic"
o 4
suid 40,0
)
)
uid 510,0
)
*292 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "BdEn"
t "std_logic"
o 15
suid 41,0
)
)
uid 744,0
)
*293 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tri_pulse_A"
t "std_logic"
o 8
suid 47,0
)
)
uid 1286,0
)
*294 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 27
suid 50,0
)
)
uid 1541,0
)
*295 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "RdEn"
t "std_logic"
o 28
suid 51,0
)
)
uid 1613,0
)
*296 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tri_pulse_B"
t "std_logic"
o 9
suid 55,0
)
)
uid 1939,0
)
*297 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tri_pulse_C"
t "std_logic"
o 10
suid 56,0
)
)
uid 1941,0
)
*298 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "APhaseEn"
t "std_logic"
o 12
suid 59,0
)
)
uid 1943,0
)
*299 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BPhaseEn"
t "std_logic"
o 14
suid 65,0
)
)
uid 1945,0
)
*300 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CHiPerEn"
t "std_logic"
o 17
suid 67,0
)
)
uid 1947,0
)
*301 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BHiPerEn"
t "std_logic"
o 13
suid 68,0
)
)
uid 1949,0
)
*302 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AHiPerEn"
t "std_logic"
o 11
suid 69,0
)
)
uid 1951,0
)
*303 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CPhaseEn"
t "std_logic"
o 18
suid 71,0
)
)
uid 1953,0
)
*304 (LeafLogPort
port (LogicalPort
decl (Decl
n "Ctrl"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 2
suid 77,0
)
)
uid 2023,0
)
*305 (LeafLogPort
port (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
suid 78,0
)
)
uid 2025,0
)
*306 (LeafLogPort
port (LogicalPort
decl (Decl
n "Data_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 79,0
)
)
uid 2027,0
)
*307 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Data_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 80,0
)
)
uid 2029,0
)
*308 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Status"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 81,0
)
)
uid 2031,0
)
*309 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdIntr"
t "std_logic_vector"
b "(N_INTERRUPTS-1 downto 0)"
o 16
suid 85,0
)
)
uid 2142,0
)
*310 (LeafLogPort
port (LogicalPort
decl (Decl
n "RunStatus"
t "std_logic"
o 32
suid 86,0
)
)
uid 2645,0
scheme 0
)
*311 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "IlckFail"
t "std_logic"
o 25
suid 88,0
)
)
uid 2895,0
)
*312 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Fail_Out"
t "std_logic_vector"
b "(0 TO 0)"
o 33
suid 89,0
)
)
uid 2903,0
)
*313 (LeafLogPort
port (LogicalPort
decl (Decl
n "Switches"
t "std_logic_vector"
b "(SW_WIDTH-1 DOWNTO 0)"
o 34
suid 90,0
)
)
uid 2913,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*314 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *315 (MRCItem
litem &267
pos 34
dimension 20
)
uid 69,0
optionalChildren [
*316 (MRCItem
litem &268
pos 0
dimension 20
uid 70,0
)
*317 (MRCItem
litem &269
pos 1
dimension 23
uid 71,0
)
*318 (MRCItem
litem &270
pos 2
hidden 1
dimension 20
uid 72,0
)
*319 (MRCItem
litem &280
pos 11
dimension 20
uid 184,0
)
*320 (MRCItem
litem &281
pos 30
dimension 20
uid 186,0
)
*321 (MRCItem
litem &282
pos 13
dimension 20
uid 443,0
)
*322 (MRCItem
litem &283
pos 10
dimension 20
uid 445,0
)
*323 (MRCItem
litem &284
pos 12
dimension 20
uid 447,0
)
*324 (MRCItem
litem &285
pos 9
dimension 20
uid 449,0
)
*325 (MRCItem
litem &286
pos 8
dimension 20
uid 451,0
)
*326 (MRCItem
litem &287
pos 7
dimension 20
uid 453,0
)
*327 (MRCItem
litem &288
pos 15
dimension 20
uid 455,0
)
*328 (MRCItem
litem &289
pos 16
dimension 20
uid 457,0
)
*329 (MRCItem
litem &290
pos 17
dimension 20
uid 459,0
)
*330 (MRCItem
litem &291
pos 3
dimension 20
uid 511,0
)
*331 (MRCItem
litem &292
pos 18
dimension 20
uid 745,0
)
*332 (MRCItem
litem &293
pos 29
dimension 20
uid 1287,0
)
*333 (MRCItem
litem &294
pos 19
dimension 20
uid 1542,0
)
*334 (MRCItem
litem &295
pos 20
dimension 20
uid 1614,0
)
*335 (MRCItem
litem &296
pos 28
dimension 20
uid 1940,0
)
*336 (MRCItem
litem &297
pos 27
dimension 20
uid 1942,0
)
*337 (MRCItem
litem &298
pos 21
dimension 20
uid 1944,0
)
*338 (MRCItem
litem &299
pos 22
dimension 20
uid 1946,0
)
*339 (MRCItem
litem &300
pos 23
dimension 20
uid 1948,0
)
*340 (MRCItem
litem &301
pos 5
dimension 20
uid 1950,0
)
*341 (MRCItem
litem &302
pos 6
dimension 20
uid 1952,0
)
*342 (MRCItem
litem &303
pos 14
dimension 20
uid 1954,0
)
*343 (MRCItem
litem &304
pos 2
dimension 20
uid 2024,0
)
*344 (MRCItem
litem &305
pos 1
dimension 20
uid 2026,0
)
*345 (MRCItem
litem &306
pos 0
dimension 20
uid 2028,0
)
*346 (MRCItem
litem &307
pos 26
dimension 20
uid 2030,0
)
*347 (MRCItem
litem &308
pos 25
dimension 20
uid 2032,0
)
*348 (MRCItem
litem &309
pos 24
dimension 20
uid 2143,0
)
*349 (MRCItem
litem &310
pos 4
dimension 20
uid 2646,0
)
*350 (MRCItem
litem &311
pos 31
dimension 20
uid 2896,0
)
*351 (MRCItem
litem &312
pos 32
dimension 20
uid 2904,0
)
*352 (MRCItem
litem &313
pos 33
dimension 20
uid 2914,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*353 (MRCItem
litem &271
pos 0
dimension 20
uid 74,0
)
*354 (MRCItem
litem &273
pos 1
dimension 50
uid 75,0
)
*355 (MRCItem
litem &274
pos 2
dimension 100
uid 76,0
)
*356 (MRCItem
litem &275
pos 3
dimension 50
uid 77,0
)
*357 (MRCItem
litem &276
pos 4
dimension 100
uid 78,0
)
*358 (MRCItem
litem &277
pos 5
dimension 100
uid 79,0
)
*359 (MRCItem
litem &278
pos 6
dimension 50
uid 80,0
)
*360 (MRCItem
litem &279
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *361 (LEmptyRow
)
uid 83,0
optionalChildren [
*362 (RefLabelRowHdr
)
*363 (TitleRowHdr
)
*364 (FilterRowHdr
)
*365 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*366 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*367 (GroupColHdr
tm "GroupColHdrMgr"
)
*368 (NameColHdr
tm "GenericNameColHdrMgr"
)
*369 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*370 (InitColHdr
tm "GenericValueColHdrMgr"
)
*371 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*372 (EolColHdr
tm "GenericEolColHdrMgr"
)
*373 (LogGeneric
generic (GiElement
name "N_INTERRUPTS"
type "integer"
value "1"
)
uid 2144,0
)
*374 (LogGeneric
generic (GiElement
name "SW_WIDTH"
type "integer"
value "16"
)
uid 2915,0
)
*375 (LogGeneric
generic (GiElement
name "BUILD_NUMBER"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0008\""
)
uid 2923,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*376 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *377 (MRCItem
litem &361
pos 3
dimension 20
)
uid 97,0
optionalChildren [
*378 (MRCItem
litem &362
pos 0
dimension 20
uid 98,0
)
*379 (MRCItem
litem &363
pos 1
dimension 23
uid 99,0
)
*380 (MRCItem
litem &364
pos 2
hidden 1
dimension 20
uid 100,0
)
*381 (MRCItem
litem &373
pos 0
dimension 20
uid 2145,0
)
*382 (MRCItem
litem &374
pos 1
dimension 20
uid 2916,0
)
*383 (MRCItem
litem &375
pos 2
dimension 20
uid 2924,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*384 (MRCItem
litem &365
pos 0
dimension 20
uid 102,0
)
*385 (MRCItem
litem &367
pos 1
dimension 50
uid 103,0
)
*386 (MRCItem
litem &368
pos 2
dimension 100
uid 104,0
)
*387 (MRCItem
litem &369
pos 3
dimension 186
uid 105,0
)
*388 (MRCItem
litem &370
pos 4
dimension 50
uid 106,0
)
*389 (MRCItem
litem &371
pos 5
dimension 50
uid 107,0
)
*390 (MRCItem
litem &372
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
