#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Feb  1 04:31:49 2025
# Process ID         : 364024
# Current directory  : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig
# Command line       : vivado RV32Rocket/RV32Rocket.xpr
# Log file           : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/vivado.log
# Journal file       : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/vivado.jou
# Running On         : hakam-MS-7D46
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700KF
# CPU Frequency      : 4304.237 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 20
# Host memory        : 16617 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20912 MB
# Available Virtual  : 16880 MB
#-----------------------------------------------------------
start_gui
open_project RV32Rocket/RV32Rocket.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 7848.746 ; gain = 351.867 ; free physical = 7173 ; free virtual = 15227
update_compile_order -fileset sources_1
open_bd_design {/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.srcs/sources_1/bd/BD/BD.bd}
Reading block design file </home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.srcs/sources_1/bd/BD/BD.bd>...
Successfully read diagram <BD> from block design file </home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.srcs/sources_1/bd/BD/BD.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb  1 04:33:02 2025...
