<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.1" vendor="xilinx.com" name="vc707" display_name="Virtex-7 VC707 Evaluation Platform" url="www.xilinx.com/vc707" preset_file="preset.xml">
  <images>
    <image name="vc707_board.jpg" display_name="VC707 BOARD" sub_type="board">
      <description>VC707 Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">1.1</revision>
  </compatible_board_revisions>
  <file_version>1.4</file_version>
  <description>Virtex-7 VC707 Evaluation Platform</description>
  <components>
    <component name="part0" display_name="Virtex-7 VC707 Evaluation Platform" type="fpga" part_name="xc7vx485tffg1761-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.xilinx.com/vc707">
      <description>FPGA part on the board</description>
      <interfaces>
        <interface mode="master" name="ddr3_sdram" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset">
          <description>DDR3 board interface, it can use MIG IP for connection.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
          </preferred_ips>
        </interface>
        <interface mode="master" name="dip_switches_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_8bits" preset_proc="dip_switches_8bits_preset">
          <description>8-position user DIP Switch</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="dip_switches_tri_i" dir="in" left="7" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="dip_switches_tri_i_0"/> 
                <pin_map port_index="1" component_pin="dip_switches_tri_i_1"/> 
                <pin_map port_index="2" component_pin="dip_switches_tri_i_2"/> 
                <pin_map port_index="3" component_pin="dip_switches_tri_i_3"/> 
                <pin_map port_index="4" component_pin="dip_switches_tri_i_4"/> 
                <pin_map port_index="5" component_pin="dip_switches_tri_i_5"/> 
                <pin_map port_index="6" component_pin="dip_switches_tri_i_6"/> 
                <pin_map port_index="7" component_pin="dip_switches_tri_i_7"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="iic_main" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_main">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_main_sda_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_main_sda_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_main_sda_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_main_scl_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_scl_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_main_scl_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_scl_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic_main_scl_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_scl_i"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="lcd_7bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="lcd_7bits" preset_proc="lcd_7bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="lcd_7bits_tri_o" dir="out" left="6" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="lcd_7bits_tri_o_0"/> 
                <pin_map port_index="1" component_pin="lcd_7bits_tri_o_1"/> 
                <pin_map port_index="2" component_pin="lcd_7bits_tri_o_2"/> 
                <pin_map port_index="3" component_pin="lcd_7bits_tri_o_3"/> 
                <pin_map port_index="4" component_pin="lcd_7bits_tri_o_4"/> 
                <pin_map port_index="5" component_pin="lcd_7bits_tri_o_5"/> 
                <pin_map port_index="6" component_pin="lcd_7bits_tri_o_6"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="led_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_8bits" preset_proc="led_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_8bits_tri_o" dir="out" left="7" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="leds_8bits_tri_o_0"/> 
                <pin_map port_index="1" component_pin="leds_8bits_tri_o_1"/> 
                <pin_map port_index="2" component_pin="leds_8bits_tri_o_2"/> 
                <pin_map port_index="3" component_pin="leds_8bits_tri_o_3"/> 
                <pin_map port_index="4" component_pin="leds_8bits_tri_o_4"/> 
                <pin_map port_index="5" component_pin="leds_8bits_tri_o_5"/> 
                <pin_map port_index="6" component_pin="leds_8bits_tri_o_6"/> 
                <pin_map port_index="7" component_pin="leds_8bits_tri_o_7"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="linear_flash" type="xilinx.com:interface:emc_rtl:1.0" of_component="linear_flash" preset_proc="emc_preset"> 
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_emc" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ADDR" physical_port="linear_flash_addr" dir="out" left="26" right="1"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="linear_flash_addr_1"/> 
                <pin_map port_index="1" component_pin="linear_flash_addr_2"/> 
                <pin_map port_index="2" component_pin="linear_flash_addr_3"/> 
                <pin_map port_index="3" component_pin="linear_flash_addr_4"/> 
                <pin_map port_index="4" component_pin="linear_flash_addr_5"/> 
                <pin_map port_index="5" component_pin="linear_flash_addr_6"/> 
                <pin_map port_index="6" component_pin="linear_flash_addr_7"/> 
                <pin_map port_index="7" component_pin="linear_flash_addr_8"/> 
                <pin_map port_index="8" component_pin="linear_flash_addr_9"/> 
                <pin_map port_index="9" component_pin="linear_flash_addr_10"/> 
                <pin_map port_index="10" component_pin="linear_flash_addr_11"/> 
                <pin_map port_index="11" component_pin="linear_flash_addr_12"/> 
                <pin_map port_index="12" component_pin="linear_flash_addr_13"/> 
                <pin_map port_index="13" component_pin="linear_flash_addr_14"/> 
                <pin_map port_index="14" component_pin="linear_flash_addr_15"/> 
                <pin_map port_index="15" component_pin="linear_flash_addr_16"/> 
                <pin_map port_index="16" component_pin="linear_flash_addr_17"/> 
                <pin_map port_index="17" component_pin="linear_flash_addr_18"/> 
                <pin_map port_index="18" component_pin="linear_flash_addr_19"/> 
                <pin_map port_index="19" component_pin="linear_flash_addr_20"/> 
                <pin_map port_index="20" component_pin="linear_flash_addr_21"/> 
                <pin_map port_index="21" component_pin="linear_flash_addr_22"/> 
                <pin_map port_index="22" component_pin="linear_flash_addr_23"/> 
                <pin_map port_index="23" component_pin="linear_flash_addr_24"/> 
                <pin_map port_index="24" component_pin="linear_flash_addr_25"/> 
                <pin_map port_index="25" component_pin="linear_flash_addr_26"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ_I" physical_port="linear_flash_dq_i" dir="in" left="15" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="linear_flash_dq_i_0"/> 
                <pin_map port_index="1" component_pin="linear_flash_dq_i_1"/> 
                <pin_map port_index="2" component_pin="linear_flash_dq_i_2"/> 
                <pin_map port_index="3" component_pin="linear_flash_dq_i_3"/> 
                <pin_map port_index="4" component_pin="linear_flash_dq_i_4"/> 
                <pin_map port_index="5" component_pin="linear_flash_dq_i_5"/> 
                <pin_map port_index="6" component_pin="linear_flash_dq_i_6"/> 
                <pin_map port_index="7" component_pin="linear_flash_dq_i_7"/> 
                <pin_map port_index="8" component_pin="linear_flash_dq_i_8"/> 
                <pin_map port_index="9" component_pin="linear_flash_dq_i_9"/> 
                <pin_map port_index="10" component_pin="linear_flash_dq_i_10"/> 
                <pin_map port_index="11" component_pin="linear_flash_dq_i_11"/> 
                <pin_map port_index="12" component_pin="linear_flash_dq_i_12"/> 
                <pin_map port_index="13" component_pin="linear_flash_dq_i_13"/> 
                <pin_map port_index="14" component_pin="linear_flash_dq_i_14"/> 
                <pin_map port_index="15" component_pin="linear_flash_dq_i_15"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ_O" physical_port="linear_flash_dq_o" dir="out" left="15" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="linear_flash_dq_i_0"/> 
                <pin_map port_index="1" component_pin="linear_flash_dq_i_1"/> 
                <pin_map port_index="2" component_pin="linear_flash_dq_i_2"/> 
                <pin_map port_index="3" component_pin="linear_flash_dq_i_3"/> 
                <pin_map port_index="4" component_pin="linear_flash_dq_i_4"/> 
                <pin_map port_index="5" component_pin="linear_flash_dq_i_5"/> 
                <pin_map port_index="6" component_pin="linear_flash_dq_i_6"/> 
                <pin_map port_index="7" component_pin="linear_flash_dq_i_7"/> 
                <pin_map port_index="8" component_pin="linear_flash_dq_i_8"/> 
                <pin_map port_index="9" component_pin="linear_flash_dq_i_9"/> 
                <pin_map port_index="10" component_pin="linear_flash_dq_i_10"/> 
                <pin_map port_index="11" component_pin="linear_flash_dq_i_11"/> 
                <pin_map port_index="12" component_pin="linear_flash_dq_i_12"/> 
                <pin_map port_index="13" component_pin="linear_flash_dq_i_13"/> 
                <pin_map port_index="14" component_pin="linear_flash_dq_i_14"/> 
                <pin_map port_index="15" component_pin="linear_flash_dq_i_15"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ_T" physical_port="linear_flash_dq_t" dir="out" left="15" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="linear_flash_dq_i_0"/> 
                <pin_map port_index="1" component_pin="linear_flash_dq_i_1"/> 
                <pin_map port_index="2" component_pin="linear_flash_dq_i_2"/> 
                <pin_map port_index="3" component_pin="linear_flash_dq_i_3"/> 
                <pin_map port_index="4" component_pin="linear_flash_dq_i_4"/> 
                <pin_map port_index="5" component_pin="linear_flash_dq_i_5"/> 
                <pin_map port_index="6" component_pin="linear_flash_dq_i_6"/> 
                <pin_map port_index="7" component_pin="linear_flash_dq_i_7"/> 
                <pin_map port_index="8" component_pin="linear_flash_dq_i_8"/> 
                <pin_map port_index="9" component_pin="linear_flash_dq_i_9"/> 
                <pin_map port_index="10" component_pin="linear_flash_dq_i_10"/> 
                <pin_map port_index="11" component_pin="linear_flash_dq_i_11"/> 
                <pin_map port_index="12" component_pin="linear_flash_dq_i_12"/> 
                <pin_map port_index="13" component_pin="linear_flash_dq_i_13"/> 
                <pin_map port_index="14" component_pin="linear_flash_dq_i_14"/> 
                <pin_map port_index="15" component_pin="linear_flash_dq_i_15"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="ADV_LDN" physical_port="linear_flash_adv_ldn" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="linear_flash_adv_ldn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="OEN" physical_port="linear_flash_oen" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="linear_flash_oen"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="WEN" physical_port="linear_flash_wen" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="linear_flash_wen"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CE_N" physical_port="linear_flash_ce_n" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="linear_flash_ce_n"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="mdio_io" type="xilinx.com:interface:mdio_io:1.0" of_component="phy_onboard">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as MII,GMII,1000BaseX.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="IO" physical_port="mdio_io" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdio_io_mdc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdc"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="phy_onboard">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as SGMII.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="MDIO_I" physical_port="mdio_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_O" physical_port="mdio_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_T" physical_port="mdio_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdc"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="phy_reset_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="phy_onboard">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="phy_rst_out" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="phy_rst_out"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="push_buttons_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_5bits" preset_proc="push_buttons_5bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="push_buttons_5bits_tri_i" dir="in" left="4" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="push_buttons_5bits_tri_i_0"/> 
                <pin_map port_index="1" component_pin="push_buttons_5bits_tri_i_1"/> 
                <pin_map port_index="2" component_pin="push_buttons_5bits_tri_i_2"/> 
                <pin_map port_index="3" component_pin="push_buttons_5bits_tri_i_3"/> 
                <pin_map port_index="4" component_pin="push_buttons_5bits_tri_i_4"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="reset" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="reset"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="1" />
          </parameters>
        </interface>
        <interface mode="master" name="rotary_switch" type="xilinx.com:interface:gpio_rtl:1.0" of_component="rotary_switch" preset_proc="rotary_switch_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="rotary_inca_push_incb_tri_i" dir="in" left="2" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="rotary_inca_push_incb_tri_i_0"/> 
                <pin_map port_index="1" component_pin="rotary_inca_push_incb_tri_i_1"/> 
                <pin_map port_index="2" component_pin="rotary_inca_push_incb_tri_i_2"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="rs232_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_uart" preset_proc="rs232_uart_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_uart_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="rs232_uart_txd"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_uart_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="rs232_uart_rxd"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="sfp" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_sfp" preset_proc="sfp_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_sgmii_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_sgmii_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X1Y2" />
          </parameters>
        </interface>
        <interface mode="master" name="sfp_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sfp" preset_proc="sfp_sgmii_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_sgmii_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_sgmii_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_sgmii_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_sgmii_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X1Y2" />
          </parameters>
        </interface>
        <interface mode="master" name="sgmii" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_onboard" preset_proc="sgmii_preset">
          <description>Primary interface to communicate with ethernet phy in SGMII mode.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sgmii_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sgmii_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sgmii_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sgmii_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sgmii_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sgmii_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X1Y1" />
          </parameters>
        </interface>
        <interface mode="slave" name="sgmii_mgt_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sgmii_mgt_clk">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sgmii_mgt_clkp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sgmii_mgt_clkp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sgmii_mgt_clkn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sgmii_mgt_clkn"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="type" value="ETH_MGT_CLK" />
            <parameter name="frequency" value="125000000" />
          </parameters>
          <enablement_dependencies>
            <parameters>
              <parameter name="SGMII_MGT_CLK">true</parameter>
              <parameter name="SMA_MGT_CLK">false</parameter>
            </parameters>
          </enablement_dependencies>
        </interface>
        <interface mode="master" name="sma_lvds" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sma_lvds" preset_proc="sma_lvds_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sma_lvds_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_lvds_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sma_lvds_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_lvds_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sma_lvds_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_lvds_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sma_lvds_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_lvds_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="sma_mgt_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sma_mgt_clk">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sma_mgt_clkp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_mgt_clkp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sma_mgt_clkn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_mgt_clkn"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="type" value="ETH_MGT_CLK" />
            <parameter name="frequency" value="125000000" />
          </parameters>
          <enablement_dependencies>
            <parameters>
              <parameter name="SGMII_MGT_CLK">false</parameter>
              <parameter name="SMA_MGT_CLK">true</parameter>
            </parameters>
          </enablement_dependencies>
        </interface>
        <interface mode="master" name="sma_sfp" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_sma" preset_proc="sma_sfp_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sma_sfp_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sma_sfp_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sma_sfp_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sma_sfp_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X1Y0" />
          </parameters>
        </interface>
        <interface mode="master" name="sma_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sma" preset_proc="sma_sgmii_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sma_sgmii_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sma_sgmii_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sma_sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sma_sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X1Y0" />
          </parameters>
        </interface>
        <interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_diff_clock" preset_proc="sys_diff_clock_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="clk_p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="clk_n"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="200000000" />
          </parameters>
        </interface>
      </interfaces>
    </component>
    <component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT8JTF12864HZ-1G6G1" vendor="Micron" spec_url="www.micron.com/memory">
      <description>1 GB DDR3 memory SODIMM </description>
      <parameters>
        <parameter name="ddr_type" value="ddr3"/>
        <parameter name="size" value="1GB"/>
      </parameters>
    </component>
    <component name="dip_switches_8bits" display_name="DIP switches" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="SDA08H1SBD" vendor="CandK" spec_url="www.ck-components.com">
      <description>DIP Switches 7 to 0</description>
    </component>
    <component name="iic_main" display_name="IIC" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>I2C</description>
    </component>
    <component name="lcd_7bits" display_name="LCD" type="chip" sub_type="lcd" major_group="General Purpose Input or Output">
      <description>LCD character display and connector</description>
    </component>
    <component name="led_8bits" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LEDs, 7 to 0, Active High</description>
    </component>
    <component name="linear_flash" display_name="Linear flash" type="chip" sub_type="memory_flash_bpi" major_group="External Memory" part_name="PC28F00AG18FE" vendor="Micron">
      <description>1 GB BPI parallel NOR flash memory</description>
    </component>
    <component name="phy_reset_out" display_name="PHY reset out" type="chip" sub_type="reset" major_group="Reset">
      <description>PHY RESET OUT</description>
    </component>
    <component name="push_buttons_5bits" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output" part_name="TL3301EP100QG" vendor="ESwitch">
      <description>Push Buttons, C W E S N, Active High</description>
    </component>
    <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset">
      <description>CPU Reset Push Button, Active High</description>
    </component>
    <component name="rotary_switch" display_name="Rotary switch" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="EVQ-WK4001" vendor="Panasonic" spec_url="www.panasonic.com">
      <description>Edge Drive Jog Encoder Rotary Switch, INCB, PUSH, INCA, Active High</description>
    </component>
    <component name="rs232_uart" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CP2103GM" vendor="SiliconLabs">
      <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port </description>
    </component>
    <component name="phy_onboard" display_name="Onboard PHY" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>PHY on the board</description>
      <component_modes>
        <component_mode name="sgmii_with_sgmii_mgt_clk" display_name="sgmii using sgmii_mgt_clk">
          <interfaces>
            <interface name="sgmii"/>
            <interface name="mdio_mdc" optional="true"/>
            <interface name="phy_reset_out" optional="true"/>
            <interface name="sgmii_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sgmii_with_sma_mgt_clk" display_name="sgmii using sma_mgt_clk">
          <interfaces>
            <interface name="sgmii"/>
            <interface name="mdio_mdc" optional="true"/>
            <interface name="phy_reset_out" optional="true"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="phy_sfp" display_name="PHY using SFP" type="chip" sub_type="sfp" major_group="Ethernet Configurations">
      <description>PHY outside the board connected through sfp</description>
      <component_modes>
        <component_mode name="sfp_with_sma_mgt_clock" display_name="sfp using sma_mgt_clk">
          <interfaces>
            <interface name="sfp"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_with_sgmii_mgt_clock" display_name="sfp using sgmii_mgt_clk">
          <interfaces>
            <interface name="sfp"/>
            <interface name="sgmii_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii_with_sma_mgt_clock" display_name="sfp_sgmii using sma_mgt_clk">
          <interfaces>
            <interface name="sfp_sgmii"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii_with_sgmii_mgt_clock" display_name="sfp_sgmii using sgmii_mgt_clk">
          <interfaces>
            <interface name="sfp_sgmii"/>
            <interface name="sgmii_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="phy_sma" display_name="PHY using SMA" type="chip" sub_type="sma" major_group="Ethernet Configurations" part_name="32K10K-400L5" vendor="Rosenberger">
      <description>PHY outside the board connected through sma</description>
      <component_modes>
        <component_mode name="sma_sfp_with_sgmii_mgt_clock" display_name="sma_sfp using sgmii_mgt_clk">
          <interfaces>
            <interface name="sma_sfp"/>
            <interface name="sgmii_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sma_sfp_with_sma_mgt_clock" display_name="sma_sfp using sma_mgt_clk">
          <interfaces>
            <interface name="sma_sfp"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sma_sgmii_with_sgmii_mgt_clock" display_name="sma_sgmii using sgmii_mgt_clk">
          <interfaces>
            <interface name="sma_sgmii"/>
            <interface name="sgmii_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sma_sgmii_with_sma_mgt_clock"  display_name="sma_sgmii using sma_mgt_clk">
          <interfaces>
            <interface name="sma_sgmii"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>	    
    <component name="phy_sma_lvds" display_name="PHY using SMA in LVDS mode" type="chip" sub_type="sma" major_group="Ethernet Configurations">
      <description>PHY outside the board connected through sma in lvds mode</description>
      <component_modes>
        <component_mode name="sma_lvds" display_name="sma lvds mode">
          <interfaces>
            <interface name="sma_lvds"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>	    
    <component name="sgmii_mgt_clk" display_name="SGMII MGT clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources">
      <description>SGMII MGT Clock, 125 MHz</description>
    </component>
    <component name="sma_mgt_clk" display_name="SMA MGT clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="32K10K-400L5" vendor="Rosenberger">
      <description>SMA MGT Clock, 125 MHz</description>
      <parameters>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </component>
    <component name="sys_diff_clock" display_name="System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
      <description>2.5V LVDS differential 200 MHz oscillator used as system differential clock on the board</description>
    </component>
  </components>
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  <connections>
    <connection name="part0_dip_switches_8bits" component1="part0" component2="dip_switches_8bits">
      <connection_map name="part0_dip_switches_8bits_1" c1_st_index="2" c1_end_index="9" c2_st_index="0" c2_end_index="7"/>
    </connection>
    <connection name="part0_iic_main" component1="part0" component2="iic_main">
      <connection_map name="part0_iic_main_1" c1_st_index="10" c1_end_index="11" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_lcd_7bits" component1="part0" component2="lcd_7bits">
      <connection_map name="part0_lcd_7bits_1" c1_st_index="12" c1_end_index="18" c2_st_index="0" c2_end_index="6"/>
    </connection>
    <connection name="part0_led_8bits" component1="part0" component2="led_8bits">
      <connection_map name="part0_led_8bits_1" c1_st_index="19" c1_end_index="26" c2_st_index="0" c2_end_index="7"/>
    </connection>
    <connection name="part0_linear_flash" component1="part0" component2="linear_flash">
      <connection_map name="part0_linear_flash_1" c1_st_index="27" c1_end_index="72" c2_st_index="0" c2_end_index="45"/>
    </connection>
    <connection name="part0_mdio_io" component1="part0" component2="mdio_io">
      <connection_map name="part0_mdio_io_1" c1_st_index="73" c1_end_index="74" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_mdio_mdc" component1="part0" component2="mdio_mdc">
      <connection_map name="part0_mdio_mdc_1" c1_st_index="73" c1_end_index="74" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_phy_reset_out" component1="part0" component2="phy_reset_out">
      <connection_map name="part0_phy_reset_out_1" c1_st_index="75" c1_end_index="75" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_push_buttons_5bits" component1="part0" component2="push_buttons_5bits">
      <connection_map name="part0_push_buttons_5bits_1" c1_st_index="76" c1_end_index="80" c2_st_index="0" c2_end_index="4"/>
    </connection>
    <connection name="part0_reset" component1="part0" component2="reset">
      <connection_map name="part0_reset_1" c1_st_index="81" c1_end_index="81" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_rotary_switch" component1="part0" component2="rotary_switch">
      <connection_map name="part0_rotary_switch_1" c1_st_index="82" c1_end_index="84" c2_st_index="0" c2_end_index="2"/>
    </connection>
    <connection name="part0_rs232_uart" component1="part0" component2="rs232_uart">
      <connection_map name="part0_rs232_uart_1" c1_st_index="85" c1_end_index="86" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_sfp" component1="part0" component2="sfp">
      <connection_map name="part0_sfp_1" c1_st_index="87" c1_end_index="90" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sfp_sgmii" component1="part0" component2="sfp_sgmii">
      <connection_map name="part0_sfp_sgmii_1" c1_st_index="87" c1_end_index="90" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sgmii" component1="part0" component2="sgmii">
      <connection_map name="part0_sgmii_1" c1_st_index="93" c1_end_index="96" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sgmii_mgt_clk" component1="part0" component2="sgmii_mgt_clk">
      <connection_map name="part0_sgmii_mgt_clk_1" c1_st_index="91" c1_end_index="92" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_sma_lvds" component1="part0" component2="sma_lvds">
      <connection_map name="part0_sma_lvds_1" c1_st_index="97" c1_end_index="100" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sma_mgt_clk" component1="part0" component2="sma_mgt_clk">
      <connection_map name="part0_sma_mgt_clk_1" c1_st_index="101" c1_end_index="102" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_sma_sfp" component1="part0" component2="sma_sfp">
      <connection_map name="part0_sma_sfp_1" c1_st_index="103" c1_end_index="106" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sma_sgmii" component1="part0" component2="sma_sgmii">
      <connection_map name="part0_sma_sgmii_1" c1_st_index="103" c1_end_index="106" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sys_diff_clock" component1="part0" component2="sys_diff_clock">
      <connection_map name="part0_sys_diff_clock_1" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
    </connection>
  </connections>
<ip_associated_rules>
  <ip_associated_rule name="default">
    <ip vendor="xilinx.com" library="ip" name="axi_ethernet" version="*" ip_interface="mgt_clk">
      <associated_board_interfaces>
	<associated_board_interface name="sgmii_mgt_clk" order="0"/> 
	<associated_board_interface name="sma_mgt_clk" order="1"/> 
      </associated_board_interfaces>
    </ip>
    <ip vendor="xilinx.com" library="ip" name="axi_ethernet" version="*" ip_interface="phy_rst_n">
      <associated_board_interfaces>
	<associated_board_interface name="phy_reset_out" order="0"/> 
      </associated_board_interfaces>
    </ip>
    <ip vendor="xilinx.com" library="ip" name="gig_ethernet_pcs_pma" version="*" ip_interface="gtrefclk_in">
      <associated_board_interfaces>
	<associated_board_interface name="sgmii_mgt_clk" order="0"/> 
	<associated_board_interface name="sma_mgt_clk" order="1"/> 
      </associated_board_interfaces>
    </ip>
  </ip_associated_rule>
</ip_associated_rules>
</board>
