
CanRetranslatorWithGyro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000728c  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08007474  08007474  00017474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800755c  0800755c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800755c  0800755c  0001755c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007564  08007564  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007564  08007564  00017564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007568  08007568  00017568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800756c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  20000070  080075dc  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000280  080075dc  00020280  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ef1f  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029bd  00000000  00000000  0002efb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd8  00000000  00000000  00031978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ab8  00000000  00000000  00032550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003f2c  00000000  00000000  00033008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fad3  00000000  00000000  00036f34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b7ed3  00000000  00000000  00046a07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fe8da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036e0  00000000  00000000  000fe930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000070 	.word	0x20000070
 8000204:	00000000 	.word	0x00000000
 8000208:	0800745c 	.word	0x0800745c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000074 	.word	0x20000074
 8000224:	0800745c 	.word	0x0800745c

08000228 <__aeabi_uldivmod>:
 8000228:	b953      	cbnz	r3, 8000240 <__aeabi_uldivmod+0x18>
 800022a:	b94a      	cbnz	r2, 8000240 <__aeabi_uldivmod+0x18>
 800022c:	2900      	cmp	r1, #0
 800022e:	bf08      	it	eq
 8000230:	2800      	cmpeq	r0, #0
 8000232:	bf1c      	itt	ne
 8000234:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000238:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800023c:	f000 b96e 	b.w	800051c <__aeabi_idiv0>
 8000240:	f1ad 0c08 	sub.w	ip, sp, #8
 8000244:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000248:	f000 f806 	bl	8000258 <__udivmoddi4>
 800024c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000250:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000254:	b004      	add	sp, #16
 8000256:	4770      	bx	lr

08000258 <__udivmoddi4>:
 8000258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800025c:	9e08      	ldr	r6, [sp, #32]
 800025e:	460d      	mov	r5, r1
 8000260:	4604      	mov	r4, r0
 8000262:	468e      	mov	lr, r1
 8000264:	2b00      	cmp	r3, #0
 8000266:	f040 8083 	bne.w	8000370 <__udivmoddi4+0x118>
 800026a:	428a      	cmp	r2, r1
 800026c:	4617      	mov	r7, r2
 800026e:	d947      	bls.n	8000300 <__udivmoddi4+0xa8>
 8000270:	fab2 f382 	clz	r3, r2
 8000274:	b14b      	cbz	r3, 800028a <__udivmoddi4+0x32>
 8000276:	f1c3 0120 	rsb	r1, r3, #32
 800027a:	fa05 fe03 	lsl.w	lr, r5, r3
 800027e:	fa20 f101 	lsr.w	r1, r0, r1
 8000282:	409f      	lsls	r7, r3
 8000284:	ea41 0e0e 	orr.w	lr, r1, lr
 8000288:	409c      	lsls	r4, r3
 800028a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800028e:	fbbe fcf8 	udiv	ip, lr, r8
 8000292:	fa1f f987 	uxth.w	r9, r7
 8000296:	fb08 e21c 	mls	r2, r8, ip, lr
 800029a:	fb0c f009 	mul.w	r0, ip, r9
 800029e:	0c21      	lsrs	r1, r4, #16
 80002a0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80002a4:	4290      	cmp	r0, r2
 80002a6:	d90a      	bls.n	80002be <__udivmoddi4+0x66>
 80002a8:	18ba      	adds	r2, r7, r2
 80002aa:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 80002ae:	f080 8118 	bcs.w	80004e2 <__udivmoddi4+0x28a>
 80002b2:	4290      	cmp	r0, r2
 80002b4:	f240 8115 	bls.w	80004e2 <__udivmoddi4+0x28a>
 80002b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80002bc:	443a      	add	r2, r7
 80002be:	1a12      	subs	r2, r2, r0
 80002c0:	fbb2 f0f8 	udiv	r0, r2, r8
 80002c4:	fb08 2210 	mls	r2, r8, r0, r2
 80002c8:	fb00 f109 	mul.w	r1, r0, r9
 80002cc:	b2a4      	uxth	r4, r4
 80002ce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002d2:	42a1      	cmp	r1, r4
 80002d4:	d909      	bls.n	80002ea <__udivmoddi4+0x92>
 80002d6:	193c      	adds	r4, r7, r4
 80002d8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80002dc:	f080 8103 	bcs.w	80004e6 <__udivmoddi4+0x28e>
 80002e0:	42a1      	cmp	r1, r4
 80002e2:	f240 8100 	bls.w	80004e6 <__udivmoddi4+0x28e>
 80002e6:	3802      	subs	r0, #2
 80002e8:	443c      	add	r4, r7
 80002ea:	1a64      	subs	r4, r4, r1
 80002ec:	2100      	movs	r1, #0
 80002ee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002f2:	b11e      	cbz	r6, 80002fc <__udivmoddi4+0xa4>
 80002f4:	2200      	movs	r2, #0
 80002f6:	40dc      	lsrs	r4, r3
 80002f8:	e9c6 4200 	strd	r4, r2, [r6]
 80002fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000300:	b902      	cbnz	r2, 8000304 <__udivmoddi4+0xac>
 8000302:	deff      	udf	#255	; 0xff
 8000304:	fab2 f382 	clz	r3, r2
 8000308:	2b00      	cmp	r3, #0
 800030a:	d14f      	bne.n	80003ac <__udivmoddi4+0x154>
 800030c:	1a8d      	subs	r5, r1, r2
 800030e:	2101      	movs	r1, #1
 8000310:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000314:	fa1f f882 	uxth.w	r8, r2
 8000318:	fbb5 fcfe 	udiv	ip, r5, lr
 800031c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000320:	fb08 f00c 	mul.w	r0, r8, ip
 8000324:	0c22      	lsrs	r2, r4, #16
 8000326:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800032a:	42a8      	cmp	r0, r5
 800032c:	d907      	bls.n	800033e <__udivmoddi4+0xe6>
 800032e:	197d      	adds	r5, r7, r5
 8000330:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 8000334:	d202      	bcs.n	800033c <__udivmoddi4+0xe4>
 8000336:	42a8      	cmp	r0, r5
 8000338:	f200 80e9 	bhi.w	800050e <__udivmoddi4+0x2b6>
 800033c:	4694      	mov	ip, r2
 800033e:	1a2d      	subs	r5, r5, r0
 8000340:	fbb5 f0fe 	udiv	r0, r5, lr
 8000344:	fb0e 5510 	mls	r5, lr, r0, r5
 8000348:	fb08 f800 	mul.w	r8, r8, r0
 800034c:	b2a4      	uxth	r4, r4
 800034e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000352:	45a0      	cmp	r8, r4
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x10e>
 8000356:	193c      	adds	r4, r7, r4
 8000358:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x10c>
 800035e:	45a0      	cmp	r8, r4
 8000360:	f200 80d9 	bhi.w	8000516 <__udivmoddi4+0x2be>
 8000364:	4610      	mov	r0, r2
 8000366:	eba4 0408 	sub.w	r4, r4, r8
 800036a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800036e:	e7c0      	b.n	80002f2 <__udivmoddi4+0x9a>
 8000370:	428b      	cmp	r3, r1
 8000372:	d908      	bls.n	8000386 <__udivmoddi4+0x12e>
 8000374:	2e00      	cmp	r6, #0
 8000376:	f000 80b1 	beq.w	80004dc <__udivmoddi4+0x284>
 800037a:	2100      	movs	r1, #0
 800037c:	e9c6 0500 	strd	r0, r5, [r6]
 8000380:	4608      	mov	r0, r1
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d14b      	bne.n	8000426 <__udivmoddi4+0x1ce>
 800038e:	42ab      	cmp	r3, r5
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0x140>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 80b9 	bhi.w	800050a <__udivmoddi4+0x2b2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb65 0303 	sbc.w	r3, r5, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	469e      	mov	lr, r3
 80003a2:	2e00      	cmp	r6, #0
 80003a4:	d0aa      	beq.n	80002fc <__udivmoddi4+0xa4>
 80003a6:	e9c6 4e00 	strd	r4, lr, [r6]
 80003aa:	e7a7      	b.n	80002fc <__udivmoddi4+0xa4>
 80003ac:	409f      	lsls	r7, r3
 80003ae:	f1c3 0220 	rsb	r2, r3, #32
 80003b2:	40d1      	lsrs	r1, r2
 80003b4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003bc:	fa1f f887 	uxth.w	r8, r7
 80003c0:	fb0e 1110 	mls	r1, lr, r0, r1
 80003c4:	fa24 f202 	lsr.w	r2, r4, r2
 80003c8:	409d      	lsls	r5, r3
 80003ca:	fb00 fc08 	mul.w	ip, r0, r8
 80003ce:	432a      	orrs	r2, r5
 80003d0:	0c15      	lsrs	r5, r2, #16
 80003d2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80003d6:	45ac      	cmp	ip, r5
 80003d8:	fa04 f403 	lsl.w	r4, r4, r3
 80003dc:	d909      	bls.n	80003f2 <__udivmoddi4+0x19a>
 80003de:	197d      	adds	r5, r7, r5
 80003e0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003e4:	f080 808f 	bcs.w	8000506 <__udivmoddi4+0x2ae>
 80003e8:	45ac      	cmp	ip, r5
 80003ea:	f240 808c 	bls.w	8000506 <__udivmoddi4+0x2ae>
 80003ee:	3802      	subs	r0, #2
 80003f0:	443d      	add	r5, r7
 80003f2:	eba5 050c 	sub.w	r5, r5, ip
 80003f6:	fbb5 f1fe 	udiv	r1, r5, lr
 80003fa:	fb0e 5c11 	mls	ip, lr, r1, r5
 80003fe:	fb01 f908 	mul.w	r9, r1, r8
 8000402:	b295      	uxth	r5, r2
 8000404:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000408:	45a9      	cmp	r9, r5
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x1c4>
 800040c:	197d      	adds	r5, r7, r5
 800040e:	f101 32ff 	add.w	r2, r1, #4294967295	; 0xffffffff
 8000412:	d274      	bcs.n	80004fe <__udivmoddi4+0x2a6>
 8000414:	45a9      	cmp	r9, r5
 8000416:	d972      	bls.n	80004fe <__udivmoddi4+0x2a6>
 8000418:	3902      	subs	r1, #2
 800041a:	443d      	add	r5, r7
 800041c:	eba5 0509 	sub.w	r5, r5, r9
 8000420:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000424:	e778      	b.n	8000318 <__udivmoddi4+0xc0>
 8000426:	f1c1 0720 	rsb	r7, r1, #32
 800042a:	408b      	lsls	r3, r1
 800042c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000430:	ea4c 0c03 	orr.w	ip, ip, r3
 8000434:	fa25 f407 	lsr.w	r4, r5, r7
 8000438:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800043c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000440:	fa1f f88c 	uxth.w	r8, ip
 8000444:	fb0e 4419 	mls	r4, lr, r9, r4
 8000448:	fa20 f307 	lsr.w	r3, r0, r7
 800044c:	fb09 fa08 	mul.w	sl, r9, r8
 8000450:	408d      	lsls	r5, r1
 8000452:	431d      	orrs	r5, r3
 8000454:	0c2b      	lsrs	r3, r5, #16
 8000456:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800045a:	45a2      	cmp	sl, r4
 800045c:	fa02 f201 	lsl.w	r2, r2, r1
 8000460:	fa00 f301 	lsl.w	r3, r0, r1
 8000464:	d909      	bls.n	800047a <__udivmoddi4+0x222>
 8000466:	eb1c 0404 	adds.w	r4, ip, r4
 800046a:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800046e:	d248      	bcs.n	8000502 <__udivmoddi4+0x2aa>
 8000470:	45a2      	cmp	sl, r4
 8000472:	d946      	bls.n	8000502 <__udivmoddi4+0x2aa>
 8000474:	f1a9 0902 	sub.w	r9, r9, #2
 8000478:	4464      	add	r4, ip
 800047a:	eba4 040a 	sub.w	r4, r4, sl
 800047e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000482:	fb0e 4410 	mls	r4, lr, r0, r4
 8000486:	fb00 fa08 	mul.w	sl, r0, r8
 800048a:	b2ad      	uxth	r5, r5
 800048c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000490:	45a2      	cmp	sl, r4
 8000492:	d908      	bls.n	80004a6 <__udivmoddi4+0x24e>
 8000494:	eb1c 0404 	adds.w	r4, ip, r4
 8000498:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 800049c:	d22d      	bcs.n	80004fa <__udivmoddi4+0x2a2>
 800049e:	45a2      	cmp	sl, r4
 80004a0:	d92b      	bls.n	80004fa <__udivmoddi4+0x2a2>
 80004a2:	3802      	subs	r0, #2
 80004a4:	4464      	add	r4, ip
 80004a6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004aa:	fba0 8902 	umull	r8, r9, r0, r2
 80004ae:	eba4 040a 	sub.w	r4, r4, sl
 80004b2:	454c      	cmp	r4, r9
 80004b4:	46c6      	mov	lr, r8
 80004b6:	464d      	mov	r5, r9
 80004b8:	d319      	bcc.n	80004ee <__udivmoddi4+0x296>
 80004ba:	d016      	beq.n	80004ea <__udivmoddi4+0x292>
 80004bc:	b15e      	cbz	r6, 80004d6 <__udivmoddi4+0x27e>
 80004be:	ebb3 020e 	subs.w	r2, r3, lr
 80004c2:	eb64 0405 	sbc.w	r4, r4, r5
 80004c6:	fa04 f707 	lsl.w	r7, r4, r7
 80004ca:	fa22 f301 	lsr.w	r3, r2, r1
 80004ce:	431f      	orrs	r7, r3
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	e9c6 7400 	strd	r7, r4, [r6]
 80004d6:	2100      	movs	r1, #0
 80004d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004dc:	4631      	mov	r1, r6
 80004de:	4630      	mov	r0, r6
 80004e0:	e70c      	b.n	80002fc <__udivmoddi4+0xa4>
 80004e2:	468c      	mov	ip, r1
 80004e4:	e6eb      	b.n	80002be <__udivmoddi4+0x66>
 80004e6:	4610      	mov	r0, r2
 80004e8:	e6ff      	b.n	80002ea <__udivmoddi4+0x92>
 80004ea:	4543      	cmp	r3, r8
 80004ec:	d2e6      	bcs.n	80004bc <__udivmoddi4+0x264>
 80004ee:	ebb8 0e02 	subs.w	lr, r8, r2
 80004f2:	eb69 050c 	sbc.w	r5, r9, ip
 80004f6:	3801      	subs	r0, #1
 80004f8:	e7e0      	b.n	80004bc <__udivmoddi4+0x264>
 80004fa:	4628      	mov	r0, r5
 80004fc:	e7d3      	b.n	80004a6 <__udivmoddi4+0x24e>
 80004fe:	4611      	mov	r1, r2
 8000500:	e78c      	b.n	800041c <__udivmoddi4+0x1c4>
 8000502:	4681      	mov	r9, r0
 8000504:	e7b9      	b.n	800047a <__udivmoddi4+0x222>
 8000506:	4608      	mov	r0, r1
 8000508:	e773      	b.n	80003f2 <__udivmoddi4+0x19a>
 800050a:	4608      	mov	r0, r1
 800050c:	e749      	b.n	80003a2 <__udivmoddi4+0x14a>
 800050e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000512:	443d      	add	r5, r7
 8000514:	e713      	b.n	800033e <__udivmoddi4+0xe6>
 8000516:	3802      	subs	r0, #2
 8000518:	443c      	add	r4, r7
 800051a:	e724      	b.n	8000366 <__udivmoddi4+0x10e>

0800051c <__aeabi_idiv0>:
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop

08000520 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void) {
 8000520:	b580      	push	{r7, lr}
 8000522:	b08a      	sub	sp, #40	; 0x28
 8000524:	af00      	add	r7, sp, #0
	hcan1.Instance = CAN1;
 8000526:	4b28      	ldr	r3, [pc, #160]	; (80005c8 <MX_CAN1_Init+0xa8>)
 8000528:	4a28      	ldr	r2, [pc, #160]	; (80005cc <MX_CAN1_Init+0xac>)
 800052a:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 4;
 800052c:	4b26      	ldr	r3, [pc, #152]	; (80005c8 <MX_CAN1_Init+0xa8>)
 800052e:	2204      	movs	r2, #4
 8000530:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000532:	4b25      	ldr	r3, [pc, #148]	; (80005c8 <MX_CAN1_Init+0xa8>)
 8000534:	2200      	movs	r2, #0
 8000536:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000538:	4b23      	ldr	r3, [pc, #140]	; (80005c8 <MX_CAN1_Init+0xa8>)
 800053a:	2200      	movs	r2, #0
 800053c:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_4TQ;
 800053e:	4b22      	ldr	r3, [pc, #136]	; (80005c8 <MX_CAN1_Init+0xa8>)
 8000540:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000544:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000546:	4b20      	ldr	r3, [pc, #128]	; (80005c8 <MX_CAN1_Init+0xa8>)
 8000548:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800054c:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 800054e:	4b1e      	ldr	r3, [pc, #120]	; (80005c8 <MX_CAN1_Init+0xa8>)
 8000550:	2200      	movs	r2, #0
 8000552:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = ENABLE;
 8000554:	4b1c      	ldr	r3, [pc, #112]	; (80005c8 <MX_CAN1_Init+0xa8>)
 8000556:	2201      	movs	r2, #1
 8000558:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 800055a:	4b1b      	ldr	r3, [pc, #108]	; (80005c8 <MX_CAN1_Init+0xa8>)
 800055c:	2200      	movs	r2, #0
 800055e:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 8000560:	4b19      	ldr	r3, [pc, #100]	; (80005c8 <MX_CAN1_Init+0xa8>)
 8000562:	2200      	movs	r2, #0
 8000564:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000566:	4b18      	ldr	r3, [pc, #96]	; (80005c8 <MX_CAN1_Init+0xa8>)
 8000568:	2200      	movs	r2, #0
 800056a:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = ENABLE;
 800056c:	4b16      	ldr	r3, [pc, #88]	; (80005c8 <MX_CAN1_Init+0xa8>)
 800056e:	2201      	movs	r2, #1
 8000570:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK) {
 8000572:	4815      	ldr	r0, [pc, #84]	; (80005c8 <MX_CAN1_Init+0xa8>)
 8000574:	f001 f9b8 	bl	80018e8 <HAL_CAN_Init>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d001      	beq.n	8000582 <MX_CAN1_Init+0x62>
		Error_Handler();
 800057e:	f000 ff6b 	bl	8001458 <Error_Handler>
	}

	CAN_FilterTypeDef sFilterConfig;

	sFilterConfig.FilterBank = 0;
 8000582:	2300      	movs	r3, #0
 8000584:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000586:	2300      	movs	r3, #0
 8000588:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800058a:	2301      	movs	r3, #1
 800058c:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 800058e:	2300      	movs	r3, #0
 8000590:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8000592:	2300      	movs	r3, #0
 8000594:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000596:	2300      	movs	r3, #0
 8000598:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 800059a:	2300      	movs	r3, #0
 800059c:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800059e:	2300      	movs	r3, #0
 80005a0:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 80005a2:	2301      	movs	r3, #1
 80005a4:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 80005a6:	230e      	movs	r3, #14
 80005a8:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK) {
 80005aa:	463b      	mov	r3, r7
 80005ac:	4619      	mov	r1, r3
 80005ae:	4806      	ldr	r0, [pc, #24]	; (80005c8 <MX_CAN1_Init+0xa8>)
 80005b0:	f001 fa96 	bl	8001ae0 <HAL_CAN_ConfigFilter>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <MX_CAN1_Init+0x9e>
		Error_Handler();
 80005ba:	f000 ff4d 	bl	8001458 <Error_Handler>
	}
}
 80005be:	bf00      	nop
 80005c0:	3728      	adds	r7, #40	; 0x28
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	200000e0 	.word	0x200000e0
 80005cc:	40006400 	.word	0x40006400

080005d0 <MX_CAN2_Init>:

/* CAN2 init function */
void MX_CAN2_Init(void) {
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b08a      	sub	sp, #40	; 0x28
 80005d4:	af00      	add	r7, sp, #0
	hcan2.Instance = CAN2;
 80005d6:	4b28      	ldr	r3, [pc, #160]	; (8000678 <MX_CAN2_Init+0xa8>)
 80005d8:	4a28      	ldr	r2, [pc, #160]	; (800067c <MX_CAN2_Init+0xac>)
 80005da:	601a      	str	r2, [r3, #0]
	hcan2.Init.Prescaler = 4;
 80005dc:	4b26      	ldr	r3, [pc, #152]	; (8000678 <MX_CAN2_Init+0xa8>)
 80005de:	2204      	movs	r2, #4
 80005e0:	605a      	str	r2, [r3, #4]
	hcan2.Init.Mode = CAN_MODE_NORMAL;
 80005e2:	4b25      	ldr	r3, [pc, #148]	; (8000678 <MX_CAN2_Init+0xa8>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	609a      	str	r2, [r3, #8]
	hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80005e8:	4b23      	ldr	r3, [pc, #140]	; (8000678 <MX_CAN2_Init+0xa8>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	60da      	str	r2, [r3, #12]
	hcan2.Init.TimeSeg1 = CAN_BS1_4TQ;
 80005ee:	4b22      	ldr	r3, [pc, #136]	; (8000678 <MX_CAN2_Init+0xa8>)
 80005f0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80005f4:	611a      	str	r2, [r3, #16]
	hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 80005f6:	4b20      	ldr	r3, [pc, #128]	; (8000678 <MX_CAN2_Init+0xa8>)
 80005f8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80005fc:	615a      	str	r2, [r3, #20]
	hcan2.Init.TimeTriggeredMode = DISABLE;
 80005fe:	4b1e      	ldr	r3, [pc, #120]	; (8000678 <MX_CAN2_Init+0xa8>)
 8000600:	2200      	movs	r2, #0
 8000602:	761a      	strb	r2, [r3, #24]
	hcan2.Init.AutoBusOff = ENABLE;
 8000604:	4b1c      	ldr	r3, [pc, #112]	; (8000678 <MX_CAN2_Init+0xa8>)
 8000606:	2201      	movs	r2, #1
 8000608:	765a      	strb	r2, [r3, #25]
	hcan2.Init.AutoWakeUp = DISABLE;
 800060a:	4b1b      	ldr	r3, [pc, #108]	; (8000678 <MX_CAN2_Init+0xa8>)
 800060c:	2200      	movs	r2, #0
 800060e:	769a      	strb	r2, [r3, #26]
	hcan2.Init.AutoRetransmission = DISABLE;
 8000610:	4b19      	ldr	r3, [pc, #100]	; (8000678 <MX_CAN2_Init+0xa8>)
 8000612:	2200      	movs	r2, #0
 8000614:	76da      	strb	r2, [r3, #27]
	hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000616:	4b18      	ldr	r3, [pc, #96]	; (8000678 <MX_CAN2_Init+0xa8>)
 8000618:	2200      	movs	r2, #0
 800061a:	771a      	strb	r2, [r3, #28]
	hcan2.Init.TransmitFifoPriority = ENABLE;
 800061c:	4b16      	ldr	r3, [pc, #88]	; (8000678 <MX_CAN2_Init+0xa8>)
 800061e:	2201      	movs	r2, #1
 8000620:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan2) != HAL_OK) {
 8000622:	4815      	ldr	r0, [pc, #84]	; (8000678 <MX_CAN2_Init+0xa8>)
 8000624:	f001 f960 	bl	80018e8 <HAL_CAN_Init>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <MX_CAN2_Init+0x62>
		Error_Handler();
 800062e:	f000 ff13 	bl	8001458 <Error_Handler>
	}

	CAN_FilterTypeDef sFilterConfig;

	sFilterConfig.FilterBank = 14;
 8000632:	230e      	movs	r3, #14
 8000634:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
 8000636:	2301      	movs	r3, #1
 8000638:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800063a:	2301      	movs	r3, #1
 800063c:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x000;
 800063e:	2300      	movs	r3, #0
 8000640:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x000;
 8000642:	2300      	movs	r3, #0
 8000644:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x000;
 8000646:	2300      	movs	r3, #0
 8000648:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x000;
 800064a:	2300      	movs	r3, #0
 800064c:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 800064e:	2301      	movs	r3, #1
 8000650:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8000652:	2301      	movs	r3, #1
 8000654:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 8000656:	230e      	movs	r3, #14
 8000658:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig) != HAL_OK) {
 800065a:	463b      	mov	r3, r7
 800065c:	4619      	mov	r1, r3
 800065e:	4806      	ldr	r0, [pc, #24]	; (8000678 <MX_CAN2_Init+0xa8>)
 8000660:	f001 fa3e 	bl	8001ae0 <HAL_CAN_ConfigFilter>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <MX_CAN2_Init+0x9e>
		Error_Handler();
 800066a:	f000 fef5 	bl	8001458 <Error_Handler>
	}

}
 800066e:	bf00      	nop
 8000670:	3728      	adds	r7, #40	; 0x28
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	200000b8 	.word	0x200000b8
 800067c:	40006800 	.word	0x40006800

08000680 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED = 0;

void HAL_CAN_MspInit(CAN_HandleTypeDef *canHandle) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b08c      	sub	sp, #48	; 0x30
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000688:	f107 031c 	add.w	r3, r7, #28
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	609a      	str	r2, [r3, #8]
 8000694:	60da      	str	r2, [r3, #12]
	if (canHandle->Instance == CAN1) {
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4a6d      	ldr	r2, [pc, #436]	; (8000850 <HAL_CAN_MspInit+0x1d0>)
 800069c:	4293      	cmp	r3, r2
 800069e:	d15b      	bne.n	8000758 <HAL_CAN_MspInit+0xd8>
		/* USER CODE BEGIN CAN1_MspInit 0 */

		/* USER CODE END CAN1_MspInit 0 */
		/* CAN1 clock enable */
		HAL_RCC_CAN1_CLK_ENABLED++;
 80006a0:	4b6c      	ldr	r3, [pc, #432]	; (8000854 <HAL_CAN_MspInit+0x1d4>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	3301      	adds	r3, #1
 80006a6:	4a6b      	ldr	r2, [pc, #428]	; (8000854 <HAL_CAN_MspInit+0x1d4>)
 80006a8:	6013      	str	r3, [r2, #0]
		if (HAL_RCC_CAN1_CLK_ENABLED == 1) {
 80006aa:	4b6a      	ldr	r3, [pc, #424]	; (8000854 <HAL_CAN_MspInit+0x1d4>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	2b01      	cmp	r3, #1
 80006b0:	d10b      	bne.n	80006ca <HAL_CAN_MspInit+0x4a>
			__HAL_RCC_CAN1_CLK_ENABLE();
 80006b2:	4b69      	ldr	r3, [pc, #420]	; (8000858 <HAL_CAN_MspInit+0x1d8>)
 80006b4:	69db      	ldr	r3, [r3, #28]
 80006b6:	4a68      	ldr	r2, [pc, #416]	; (8000858 <HAL_CAN_MspInit+0x1d8>)
 80006b8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006bc:	61d3      	str	r3, [r2, #28]
 80006be:	4b66      	ldr	r3, [pc, #408]	; (8000858 <HAL_CAN_MspInit+0x1d8>)
 80006c0:	69db      	ldr	r3, [r3, #28]
 80006c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80006c6:	61bb      	str	r3, [r7, #24]
 80006c8:	69bb      	ldr	r3, [r7, #24]
		}

		__HAL_RCC_GPIOA_CLK_ENABLE();
 80006ca:	4b63      	ldr	r3, [pc, #396]	; (8000858 <HAL_CAN_MspInit+0x1d8>)
 80006cc:	699b      	ldr	r3, [r3, #24]
 80006ce:	4a62      	ldr	r2, [pc, #392]	; (8000858 <HAL_CAN_MspInit+0x1d8>)
 80006d0:	f043 0304 	orr.w	r3, r3, #4
 80006d4:	6193      	str	r3, [r2, #24]
 80006d6:	4b60      	ldr	r3, [pc, #384]	; (8000858 <HAL_CAN_MspInit+0x1d8>)
 80006d8:	699b      	ldr	r3, [r3, #24]
 80006da:	f003 0304 	and.w	r3, r3, #4
 80006de:	617b      	str	r3, [r7, #20]
 80006e0:	697b      	ldr	r3, [r7, #20]
		/**CAN1 GPIO Configuration
		 PA11     ------> CAN1_RX
		 PA12     ------> CAN1_TX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_11;
 80006e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80006e6:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006e8:	2300      	movs	r3, #0
 80006ea:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ec:	2300      	movs	r3, #0
 80006ee:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f0:	f107 031c 	add.w	r3, r7, #28
 80006f4:	4619      	mov	r1, r3
 80006f6:	4859      	ldr	r0, [pc, #356]	; (800085c <HAL_CAN_MspInit+0x1dc>)
 80006f8:	f002 fbce 	bl	8002e98 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_12;
 80006fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000700:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000702:	2302      	movs	r3, #2
 8000704:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000706:	2303      	movs	r3, #3
 8000708:	62bb      	str	r3, [r7, #40]	; 0x28
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800070a:	f107 031c 	add.w	r3, r7, #28
 800070e:	4619      	mov	r1, r3
 8000710:	4852      	ldr	r0, [pc, #328]	; (800085c <HAL_CAN_MspInit+0x1dc>)
 8000712:	f002 fbc1 	bl	8002e98 <HAL_GPIO_Init>

		/* CAN1 interrupt Init */
		HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8000716:	2200      	movs	r2, #0
 8000718:	2100      	movs	r1, #0
 800071a:	2013      	movs	r0, #19
 800071c:	f002 f881 	bl	8002822 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000720:	2013      	movs	r0, #19
 8000722:	f002 f89a 	bl	800285a <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000726:	2200      	movs	r2, #0
 8000728:	2100      	movs	r1, #0
 800072a:	2014      	movs	r0, #20
 800072c:	f002 f879 	bl	8002822 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000730:	2014      	movs	r0, #20
 8000732:	f002 f892 	bl	800285a <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000736:	2200      	movs	r2, #0
 8000738:	2100      	movs	r1, #0
 800073a:	2015      	movs	r0, #21
 800073c:	f002 f871 	bl	8002822 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000740:	2015      	movs	r0, #21
 8000742:	f002 f88a 	bl	800285a <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8000746:	2200      	movs	r2, #0
 8000748:	2100      	movs	r1, #0
 800074a:	2016      	movs	r0, #22
 800074c:	f002 f869 	bl	8002822 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8000750:	2016      	movs	r0, #22
 8000752:	f002 f882 	bl	800285a <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
		HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
		HAL_NVIC_SetPriority(CAN2_SCE_IRQn, 0, 0);
		HAL_NVIC_EnableIRQ(CAN2_SCE_IRQn);
	}
}
 8000756:	e077      	b.n	8000848 <HAL_CAN_MspInit+0x1c8>
	} else if (canHandle->Instance == CAN2) {
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4a40      	ldr	r2, [pc, #256]	; (8000860 <HAL_CAN_MspInit+0x1e0>)
 800075e:	4293      	cmp	r3, r2
 8000760:	d172      	bne.n	8000848 <HAL_CAN_MspInit+0x1c8>
		__HAL_RCC_CAN2_CLK_ENABLE();
 8000762:	4b3d      	ldr	r3, [pc, #244]	; (8000858 <HAL_CAN_MspInit+0x1d8>)
 8000764:	69db      	ldr	r3, [r3, #28]
 8000766:	4a3c      	ldr	r2, [pc, #240]	; (8000858 <HAL_CAN_MspInit+0x1d8>)
 8000768:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800076c:	61d3      	str	r3, [r2, #28]
 800076e:	4b3a      	ldr	r3, [pc, #232]	; (8000858 <HAL_CAN_MspInit+0x1d8>)
 8000770:	69db      	ldr	r3, [r3, #28]
 8000772:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000776:	613b      	str	r3, [r7, #16]
 8000778:	693b      	ldr	r3, [r7, #16]
		HAL_RCC_CAN1_CLK_ENABLED++;
 800077a:	4b36      	ldr	r3, [pc, #216]	; (8000854 <HAL_CAN_MspInit+0x1d4>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	3301      	adds	r3, #1
 8000780:	4a34      	ldr	r2, [pc, #208]	; (8000854 <HAL_CAN_MspInit+0x1d4>)
 8000782:	6013      	str	r3, [r2, #0]
		if (HAL_RCC_CAN1_CLK_ENABLED == 1) {
 8000784:	4b33      	ldr	r3, [pc, #204]	; (8000854 <HAL_CAN_MspInit+0x1d4>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	2b01      	cmp	r3, #1
 800078a:	d10b      	bne.n	80007a4 <HAL_CAN_MspInit+0x124>
			__HAL_RCC_CAN1_CLK_ENABLE();
 800078c:	4b32      	ldr	r3, [pc, #200]	; (8000858 <HAL_CAN_MspInit+0x1d8>)
 800078e:	69db      	ldr	r3, [r3, #28]
 8000790:	4a31      	ldr	r2, [pc, #196]	; (8000858 <HAL_CAN_MspInit+0x1d8>)
 8000792:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000796:	61d3      	str	r3, [r2, #28]
 8000798:	4b2f      	ldr	r3, [pc, #188]	; (8000858 <HAL_CAN_MspInit+0x1d8>)
 800079a:	69db      	ldr	r3, [r3, #28]
 800079c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80007a0:	60fb      	str	r3, [r7, #12]
 80007a2:	68fb      	ldr	r3, [r7, #12]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 80007a4:	4b2c      	ldr	r3, [pc, #176]	; (8000858 <HAL_CAN_MspInit+0x1d8>)
 80007a6:	699b      	ldr	r3, [r3, #24]
 80007a8:	4a2b      	ldr	r2, [pc, #172]	; (8000858 <HAL_CAN_MspInit+0x1d8>)
 80007aa:	f043 0308 	orr.w	r3, r3, #8
 80007ae:	6193      	str	r3, [r2, #24]
 80007b0:	4b29      	ldr	r3, [pc, #164]	; (8000858 <HAL_CAN_MspInit+0x1d8>)
 80007b2:	699b      	ldr	r3, [r3, #24]
 80007b4:	f003 0308 	and.w	r3, r3, #8
 80007b8:	60bb      	str	r3, [r7, #8]
 80007ba:	68bb      	ldr	r3, [r7, #8]
		GPIO_InitStruct.Pin = GPIO_PIN_5;
 80007bc:	2320      	movs	r3, #32
 80007be:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007c0:	2300      	movs	r3, #0
 80007c2:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007c8:	f107 031c 	add.w	r3, r7, #28
 80007cc:	4619      	mov	r1, r3
 80007ce:	4825      	ldr	r0, [pc, #148]	; (8000864 <HAL_CAN_MspInit+0x1e4>)
 80007d0:	f002 fb62 	bl	8002e98 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_6;
 80007d4:	2340      	movs	r3, #64	; 0x40
 80007d6:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d8:	2302      	movs	r3, #2
 80007da:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007dc:	2303      	movs	r3, #3
 80007de:	62bb      	str	r3, [r7, #40]	; 0x28
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007e0:	f107 031c 	add.w	r3, r7, #28
 80007e4:	4619      	mov	r1, r3
 80007e6:	481f      	ldr	r0, [pc, #124]	; (8000864 <HAL_CAN_MspInit+0x1e4>)
 80007e8:	f002 fb56 	bl	8002e98 <HAL_GPIO_Init>
		__HAL_AFIO_REMAP_CAN2_ENABLE();
 80007ec:	4b1e      	ldr	r3, [pc, #120]	; (8000868 <HAL_CAN_MspInit+0x1e8>)
 80007ee:	685b      	ldr	r3, [r3, #4]
 80007f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80007f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007f4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80007f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80007fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000800:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000802:	4a19      	ldr	r2, [pc, #100]	; (8000868 <HAL_CAN_MspInit+0x1e8>)
 8000804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000806:	6053      	str	r3, [r2, #4]
		HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 8000808:	2200      	movs	r2, #0
 800080a:	2100      	movs	r1, #0
 800080c:	203f      	movs	r0, #63	; 0x3f
 800080e:	f002 f808 	bl	8002822 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8000812:	203f      	movs	r0, #63	; 0x3f
 8000814:	f002 f821 	bl	800285a <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8000818:	2200      	movs	r2, #0
 800081a:	2100      	movs	r1, #0
 800081c:	2040      	movs	r0, #64	; 0x40
 800081e:	f002 f800 	bl	8002822 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8000822:	2040      	movs	r0, #64	; 0x40
 8000824:	f002 f819 	bl	800285a <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8000828:	2200      	movs	r2, #0
 800082a:	2100      	movs	r1, #0
 800082c:	2041      	movs	r0, #65	; 0x41
 800082e:	f001 fff8 	bl	8002822 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8000832:	2041      	movs	r0, #65	; 0x41
 8000834:	f002 f811 	bl	800285a <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN2_SCE_IRQn, 0, 0);
 8000838:	2200      	movs	r2, #0
 800083a:	2100      	movs	r1, #0
 800083c:	2042      	movs	r0, #66	; 0x42
 800083e:	f001 fff0 	bl	8002822 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN2_SCE_IRQn);
 8000842:	2042      	movs	r0, #66	; 0x42
 8000844:	f002 f809 	bl	800285a <HAL_NVIC_EnableIRQ>
}
 8000848:	bf00      	nop
 800084a:	3730      	adds	r7, #48	; 0x30
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	40006400 	.word	0x40006400
 8000854:	2000008c 	.word	0x2000008c
 8000858:	40021000 	.word	0x40021000
 800085c:	40010800 	.word	0x40010800
 8000860:	40006800 	.word	0x40006800
 8000864:	40010c00 	.word	0x40010c00
 8000868:	40010000 	.word	0x40010000

0800086c <EEPROM_Init>:
// - set global variables ValidPage, ReceivingPage and ErasedPage
// - build address index
// - resume page transfer if needed
//
// return: EEPROM_SUCCESS, EEPROM_NO_VALID_PAGE, EEPROM_FULL, EEPROM_ERROR, EEPROM_BUSY, EEPROM_TIMEOUT
EEPROM_Result EEPROM_Init() {
 800086c:	b580      	push	{r7, lr}
 800086e:	b088      	sub	sp, #32
 8000870:	af00      	add	r7, sp, #0
	EEPROM_Result result;

	//unlock the flash memory
	HAL_FLASH_Unlock();
 8000872:	f002 f991 	bl	8002b98 <HAL_FLASH_Unlock>

	//read each page status and check if valid
	EEPROM_PageStatus PageStatus0 = *((__IO uint16_t*) EEPROM_PAGE0);
 8000876:	4b5c      	ldr	r3, [pc, #368]	; (80009e8 <EEPROM_Init+0x17c>)
 8000878:	881b      	ldrh	r3, [r3, #0]
 800087a:	83fb      	strh	r3, [r7, #30]
	EEPROM_PageStatus PageStatus1 = *((__IO uint16_t*) EEPROM_PAGE1);
 800087c:	4b5b      	ldr	r3, [pc, #364]	; (80009ec <EEPROM_Init+0x180>)
 800087e:	881b      	ldrh	r3, [r3, #0]
 8000880:	83bb      	strh	r3, [r7, #28]
	uint8_t InvalidState = 0;
 8000882:	2300      	movs	r3, #0
 8000884:	76fb      	strb	r3, [r7, #27]
	if (PageStatus0 != EEPROM_VALID && PageStatus0 != EEPROM_RECEIVING
 8000886:	8bfb      	ldrh	r3, [r7, #30]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d00b      	beq.n	80008a4 <EEPROM_Init+0x38>
 800088c:	8bfb      	ldrh	r3, [r7, #30]
 800088e:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000892:	4293      	cmp	r3, r2
 8000894:	d006      	beq.n	80008a4 <EEPROM_Init+0x38>
			&& PageStatus0 != EEPROM_ERASED)
 8000896:	8bfb      	ldrh	r3, [r7, #30]
 8000898:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800089c:	4293      	cmp	r3, r2
 800089e:	d001      	beq.n	80008a4 <EEPROM_Init+0x38>
		InvalidState = 1;
 80008a0:	2301      	movs	r3, #1
 80008a2:	76fb      	strb	r3, [r7, #27]
	if (PageStatus1 != EEPROM_VALID && PageStatus1 != EEPROM_RECEIVING
 80008a4:	8bbb      	ldrh	r3, [r7, #28]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d00b      	beq.n	80008c2 <EEPROM_Init+0x56>
 80008aa:	8bbb      	ldrh	r3, [r7, #28]
 80008ac:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d006      	beq.n	80008c2 <EEPROM_Init+0x56>
			&& PageStatus1 != EEPROM_ERASED)
 80008b4:	8bbb      	ldrh	r3, [r7, #28]
 80008b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d001      	beq.n	80008c2 <EEPROM_Init+0x56>
		InvalidState = 1;
 80008be:	2301      	movs	r3, #1
 80008c0:	76fb      	strb	r3, [r7, #27]
	if (PageStatus0 == PageStatus1)
 80008c2:	8bfa      	ldrh	r2, [r7, #30]
 80008c4:	8bbb      	ldrh	r3, [r7, #28]
 80008c6:	429a      	cmp	r2, r3
 80008c8:	d101      	bne.n	80008ce <EEPROM_Init+0x62>
		InvalidState = 1;
 80008ca:	2301      	movs	r3, #1
 80008cc:	76fb      	strb	r3, [r7, #27]

	// if invalid page status, format EEPROM (erase both pages and set page0 as valid)
	if (InvalidState) {
 80008ce:	7efb      	ldrb	r3, [r7, #27]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d029      	beq.n	8000928 <EEPROM_Init+0xbc>
		FLASH_EraseInitTypeDef EraseDefinitions;
		EraseDefinitions.TypeErase = FLASH_TYPEERASE_PAGES;
 80008d4:	2300      	movs	r3, #0
 80008d6:	60bb      	str	r3, [r7, #8]
		EraseDefinitions.Banks = FLASH_BANK_1;
 80008d8:	2301      	movs	r3, #1
 80008da:	60fb      	str	r3, [r7, #12]
		EraseDefinitions.PageAddress = EEPROM_PAGE0;
 80008dc:	4b42      	ldr	r3, [pc, #264]	; (80009e8 <EEPROM_Init+0x17c>)
 80008de:	613b      	str	r3, [r7, #16]
		EraseDefinitions.NbPages = 2;
 80008e0:	2302      	movs	r3, #2
 80008e2:	617b      	str	r3, [r7, #20]
		uint32_t PageError;

		result = HAL_FLASHEx_Erase(&EraseDefinitions, &PageError);
 80008e4:	1d3a      	adds	r2, r7, #4
 80008e6:	f107 0308 	add.w	r3, r7, #8
 80008ea:	4611      	mov	r1, r2
 80008ec:	4618      	mov	r0, r3
 80008ee:	f002 fa2b 	bl	8002d48 <HAL_FLASHEx_Erase>
 80008f2:	4603      	mov	r3, r0
 80008f4:	76bb      	strb	r3, [r7, #26]
		if (result != EEPROM_SUCCESS)
 80008f6:	7ebb      	ldrb	r3, [r7, #26]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <EEPROM_Init+0x94>
			return result;
 80008fc:	7ebb      	ldrb	r3, [r7, #26]
 80008fe:	e06e      	b.n	80009de <EEPROM_Init+0x172>

		result = HAL_FLASH_Program(EEPROM_SIZE16, EEPROM_PAGE0, EEPROM_VALID);
 8000900:	f04f 0200 	mov.w	r2, #0
 8000904:	f04f 0300 	mov.w	r3, #0
 8000908:	4937      	ldr	r1, [pc, #220]	; (80009e8 <EEPROM_Init+0x17c>)
 800090a:	2001      	movs	r0, #1
 800090c:	f002 f8d4 	bl	8002ab8 <HAL_FLASH_Program>
 8000910:	4603      	mov	r3, r0
 8000912:	76bb      	strb	r3, [r7, #26]
		if (result != EEPROM_SUCCESS)
 8000914:	7ebb      	ldrb	r3, [r7, #26]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <EEPROM_Init+0xb2>
			return result;
 800091a:	7ebb      	ldrb	r3, [r7, #26]
 800091c:	e05f      	b.n	80009de <EEPROM_Init+0x172>

		PageStatus0 = EEPROM_VALID;
 800091e:	2300      	movs	r3, #0
 8000920:	83fb      	strh	r3, [r7, #30]
		PageStatus1 = EEPROM_ERASED;
 8000922:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000926:	83bb      	strh	r3, [r7, #28]
	}

	//set global variables ValidPage, ReceivingPage and ErasedPage (one stays EEPROM_PAGE_NONE)
	if (PageStatus0 == EEPROM_VALID)
 8000928:	8bfb      	ldrh	r3, [r7, #30]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d102      	bne.n	8000934 <EEPROM_Init+0xc8>
		EEPROM_ValidPage = EEPROM_PAGE0;
 800092e:	4b30      	ldr	r3, [pc, #192]	; (80009f0 <EEPROM_Init+0x184>)
 8000930:	4a2d      	ldr	r2, [pc, #180]	; (80009e8 <EEPROM_Init+0x17c>)
 8000932:	601a      	str	r2, [r3, #0]
	if (PageStatus1 == EEPROM_VALID)
 8000934:	8bbb      	ldrh	r3, [r7, #28]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d102      	bne.n	8000940 <EEPROM_Init+0xd4>
		EEPROM_ValidPage = EEPROM_PAGE1;
 800093a:	4b2d      	ldr	r3, [pc, #180]	; (80009f0 <EEPROM_Init+0x184>)
 800093c:	4a2b      	ldr	r2, [pc, #172]	; (80009ec <EEPROM_Init+0x180>)
 800093e:	601a      	str	r2, [r3, #0]
	if (PageStatus0 == EEPROM_RECEIVING)
 8000940:	8bfb      	ldrh	r3, [r7, #30]
 8000942:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000946:	4293      	cmp	r3, r2
 8000948:	d102      	bne.n	8000950 <EEPROM_Init+0xe4>
		EEPROM_ReceivingPage = EEPROM_PAGE0;
 800094a:	4b2a      	ldr	r3, [pc, #168]	; (80009f4 <EEPROM_Init+0x188>)
 800094c:	4a26      	ldr	r2, [pc, #152]	; (80009e8 <EEPROM_Init+0x17c>)
 800094e:	601a      	str	r2, [r3, #0]
	if (PageStatus1 == EEPROM_RECEIVING)
 8000950:	8bbb      	ldrh	r3, [r7, #28]
 8000952:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000956:	4293      	cmp	r3, r2
 8000958:	d102      	bne.n	8000960 <EEPROM_Init+0xf4>
		EEPROM_ReceivingPage = EEPROM_PAGE1;
 800095a:	4b26      	ldr	r3, [pc, #152]	; (80009f4 <EEPROM_Init+0x188>)
 800095c:	4a23      	ldr	r2, [pc, #140]	; (80009ec <EEPROM_Init+0x180>)
 800095e:	601a      	str	r2, [r3, #0]
	if (PageStatus0 == EEPROM_ERASED)
 8000960:	8bfb      	ldrh	r3, [r7, #30]
 8000962:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000966:	4293      	cmp	r3, r2
 8000968:	d102      	bne.n	8000970 <EEPROM_Init+0x104>
		EEPROM_ErasedPage = EEPROM_PAGE0;
 800096a:	4b23      	ldr	r3, [pc, #140]	; (80009f8 <EEPROM_Init+0x18c>)
 800096c:	4a1e      	ldr	r2, [pc, #120]	; (80009e8 <EEPROM_Init+0x17c>)
 800096e:	601a      	str	r2, [r3, #0]
	if (PageStatus1 == EEPROM_ERASED)
 8000970:	8bbb      	ldrh	r3, [r7, #28]
 8000972:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000976:	4293      	cmp	r3, r2
 8000978:	d102      	bne.n	8000980 <EEPROM_Init+0x114>
		EEPROM_ErasedPage = EEPROM_PAGE1;
 800097a:	4b1f      	ldr	r3, [pc, #124]	; (80009f8 <EEPROM_Init+0x18c>)
 800097c:	4a1b      	ldr	r2, [pc, #108]	; (80009ec <EEPROM_Init+0x180>)
 800097e:	601a      	str	r2, [r3, #0]

	//build address index (addresses from receiving page are dominant)
	EEPROM_PageToIndex(EEPROM_ValidPage);
 8000980:	4b1b      	ldr	r3, [pc, #108]	; (80009f0 <EEPROM_Init+0x184>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	4618      	mov	r0, r3
 8000986:	f000 fa93 	bl	8000eb0 <EEPROM_PageToIndex>
	EEPROM_PageToIndex(EEPROM_ReceivingPage);
 800098a:	4b1a      	ldr	r3, [pc, #104]	; (80009f4 <EEPROM_Init+0x188>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4618      	mov	r0, r3
 8000990:	f000 fa8e 	bl	8000eb0 <EEPROM_PageToIndex>

	//if needed, resume page transfer or just mark receiving page as valid
	if (EEPROM_ReceivingPage != EEPROM_PAGE_NONE) {
 8000994:	4b17      	ldr	r3, [pc, #92]	; (80009f4 <EEPROM_Init+0x188>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d01f      	beq.n	80009dc <EEPROM_Init+0x170>
		if (EEPROM_ValidPage == EEPROM_PAGE_NONE) {
 800099c:	4b14      	ldr	r3, [pc, #80]	; (80009f0 <EEPROM_Init+0x184>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d10c      	bne.n	80009be <EEPROM_Init+0x152>
			result = EEPROM_SetPageStatus(EEPROM_ReceivingPage, EEPROM_VALID);
 80009a4:	4b13      	ldr	r3, [pc, #76]	; (80009f4 <EEPROM_Init+0x188>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2100      	movs	r1, #0
 80009aa:	4618      	mov	r0, r3
 80009ac:	f000 f9e4 	bl	8000d78 <EEPROM_SetPageStatus>
 80009b0:	4603      	mov	r3, r0
 80009b2:	76bb      	strb	r3, [r7, #26]
			if (result != EEPROM_SUCCESS)
 80009b4:	7ebb      	ldrb	r3, [r7, #26]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d010      	beq.n	80009dc <EEPROM_Init+0x170>
				return result;
 80009ba:	7ebb      	ldrb	r3, [r7, #26]
 80009bc:	e00f      	b.n	80009de <EEPROM_Init+0x172>
		} else {
			result = EEPROM_PageTransfer(EEPROM_ValidPage,
 80009be:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <EEPROM_Init+0x184>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	4a0c      	ldr	r2, [pc, #48]	; (80009f4 <EEPROM_Init+0x188>)
 80009c4:	6812      	ldr	r2, [r2, #0]
 80009c6:	4611      	mov	r1, r2
 80009c8:	4618      	mov	r0, r3
 80009ca:	f000 f96d 	bl	8000ca8 <EEPROM_PageTransfer>
 80009ce:	4603      	mov	r3, r0
 80009d0:	76bb      	strb	r3, [r7, #26]
					EEPROM_ReceivingPage);
			if (result != EEPROM_SUCCESS)
 80009d2:	7ebb      	ldrb	r3, [r7, #26]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <EEPROM_Init+0x170>
				return result;
 80009d8:	7ebb      	ldrb	r3, [r7, #26]
 80009da:	e000      	b.n	80009de <EEPROM_Init+0x172>
		}
	}

	return EEPROM_SUCCESS;
 80009dc:	2300      	movs	r3, #0
}
 80009de:	4618      	mov	r0, r3
 80009e0:	3720      	adds	r7, #32
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	0800f000 	.word	0x0800f000
 80009ec:	0800f800 	.word	0x0800f800
 80009f0:	20000098 	.word	0x20000098
 80009f4:	2000009c 	.word	0x2000009c
 80009f8:	200000a0 	.word	0x200000a0

080009fc <EEPROM_ReadVariable>:
// - read variable value from physical address with right size
//
// VariableName:	name (number) of the variable to read
// Value:			outputs the variable value
// return:			EEPROM_SUCCESS, EEPROM_INVALID_NAME, EEPROM_NOT_ASSIGNED
EEPROM_Result EEPROM_ReadVariable(uint16_t VariableName, EEPROM_Value *Value) {
 80009fc:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8000a00:	b085      	sub	sp, #20
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	4603      	mov	r3, r0
 8000a06:	6039      	str	r1, [r7, #0]
 8000a08:	80fb      	strh	r3, [r7, #6]
	//check if variable name exists
	if (VariableName >= EEPROM_VARIABLE_COUNT)
 8000a0a:	88fb      	ldrh	r3, [r7, #6]
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d901      	bls.n	8000a14 <EEPROM_ReadVariable+0x18>
		return EEPROM_INVALID_NAME;
 8000a10:	2306      	movs	r3, #6
 8000a12:	e041      	b.n	8000a98 <EEPROM_ReadVariable+0x9c>

	//check if variable was assigned
	uint32_t Address = EEPROM_START_ADDRESS + EEPROM_Index[VariableName];
 8000a14:	88fb      	ldrh	r3, [r7, #6]
 8000a16:	4a23      	ldr	r2, [pc, #140]	; (8000aa4 <EEPROM_ReadVariable+0xa8>)
 8000a18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a1c:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000a20:	f503 4370 	add.w	r3, r3, #61440	; 0xf000
 8000a24:	60fb      	str	r3, [r7, #12]
	if (Address == EEPROM_PAGE0)
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	4a1f      	ldr	r2, [pc, #124]	; (8000aa8 <EEPROM_ReadVariable+0xac>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d101      	bne.n	8000a32 <EEPROM_ReadVariable+0x36>
		return EEPROM_NOT_ASSIGNED;
 8000a2e:	2305      	movs	r3, #5
 8000a30:	e032      	b.n	8000a98 <EEPROM_ReadVariable+0x9c>

	//read variable value from physical address with right size
	switch (EEPROM_SizeTable[VariableName]) {
 8000a32:	88fb      	ldrh	r3, [r7, #6]
 8000a34:	4a1d      	ldr	r2, [pc, #116]	; (8000aac <EEPROM_ReadVariable+0xb0>)
 8000a36:	5cd3      	ldrb	r3, [r2, r3]
 8000a38:	2b03      	cmp	r3, #3
 8000a3a:	d011      	beq.n	8000a60 <EEPROM_ReadVariable+0x64>
 8000a3c:	2b03      	cmp	r3, #3
 8000a3e:	dc28      	bgt.n	8000a92 <EEPROM_ReadVariable+0x96>
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	d002      	beq.n	8000a4a <EEPROM_ReadVariable+0x4e>
 8000a44:	2b02      	cmp	r3, #2
 8000a46:	d006      	beq.n	8000a56 <EEPROM_ReadVariable+0x5a>
 8000a48:	e023      	b.n	8000a92 <EEPROM_ReadVariable+0x96>
	case EEPROM_SIZE16:
		(*Value).uInt16 = *((__IO uint16_t*) Address);
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	881b      	ldrh	r3, [r3, #0]
 8000a4e:	b29a      	uxth	r2, r3
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	801a      	strh	r2, [r3, #0]
		break;
 8000a54:	e01f      	b.n	8000a96 <EEPROM_ReadVariable+0x9a>
	case EEPROM_SIZE32:
		(*Value).uInt32 = *((__IO uint32_t*) Address);
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	601a      	str	r2, [r3, #0]
		break;
 8000a5e:	e01a      	b.n	8000a96 <EEPROM_ReadVariable+0x9a>
	case EEPROM_SIZE64:
		(*Value).uInt64 = *((__IO uint32_t*) Address)
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4618      	mov	r0, r3
 8000a66:	f04f 0100 	mov.w	r1, #0
				| ((uint64_t) *((__IO uint32_t*) (Address + 4)) << 32);
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	3304      	adds	r3, #4
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4698      	mov	r8, r3
 8000a72:	f04f 0900 	mov.w	r9, #0
 8000a76:	f04f 0200 	mov.w	r2, #0
 8000a7a:	f04f 0300 	mov.w	r3, #0
 8000a7e:	4643      	mov	r3, r8
 8000a80:	2200      	movs	r2, #0
 8000a82:	ea40 0402 	orr.w	r4, r0, r2
 8000a86:	ea41 0503 	orr.w	r5, r1, r3
		(*Value).uInt64 = *((__IO uint32_t*) Address)
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	e9c3 4500 	strd	r4, r5, [r3]
		break;
 8000a90:	e001      	b.n	8000a96 <EEPROM_ReadVariable+0x9a>
	default:
		return EEPROM_NOT_ASSIGNED;
 8000a92:	2305      	movs	r3, #5
 8000a94:	e000      	b.n	8000a98 <EEPROM_ReadVariable+0x9c>
	}

	return EEPROM_SUCCESS;
 8000a96:	2300      	movs	r3, #0
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	3714      	adds	r7, #20
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8000aa2:	4770      	bx	lr
 8000aa4:	20000094 	.word	0x20000094
 8000aa8:	0800f000 	.word	0x0800f000
 8000aac:	20000090 	.word	0x20000090

08000ab0 <EEPROM_WriteVariable>:
// VariableName:	name (number) of the variable to write
// Value:			value to be written
// Size:			size of "Value" as EEPROM_Size
// return:			EEPROM_SUCCESS, EEPROM_NO_VALID_PAGE, EEPROM_FULL, EEPROM_ERROR, EEPROM_BUSY, EEPROM_TIMEOUT
EEPROM_Result EEPROM_WriteVariable(uint16_t VariableName, EEPROM_Value Value,
		uint8_t Size) {
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b08c      	sub	sp, #48	; 0x30
 8000ab4:	af02      	add	r7, sp, #8
 8000ab6:	4601      	mov	r1, r0
 8000ab8:	e9c7 2300 	strd	r2, r3, [r7]
 8000abc:	460b      	mov	r3, r1
 8000abe:	81fb      	strh	r3, [r7, #14]
	EEPROM_Result result;

	//get writing page's end address (prefer writing to receiving page)
	EEPROM_Page WritingPage = EEPROM_ValidPage;
 8000ac0:	4b73      	ldr	r3, [pc, #460]	; (8000c90 <EEPROM_WriteVariable+0x1e0>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	627b      	str	r3, [r7, #36]	; 0x24
	if (EEPROM_ReceivingPage != EEPROM_PAGE_NONE)
 8000ac6:	4b73      	ldr	r3, [pc, #460]	; (8000c94 <EEPROM_WriteVariable+0x1e4>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d002      	beq.n	8000ad4 <EEPROM_WriteVariable+0x24>
		WritingPage = EEPROM_ReceivingPage;
 8000ace:	4b71      	ldr	r3, [pc, #452]	; (8000c94 <EEPROM_WriteVariable+0x1e4>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	627b      	str	r3, [r7, #36]	; 0x24
	if (WritingPage == EEPROM_PAGE_NONE)
 8000ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d101      	bne.n	8000ade <EEPROM_WriteVariable+0x2e>
		return EEPROM_NO_VALID_PAGE;
 8000ada:	2304      	movs	r3, #4
 8000adc:	e0d3      	b.n	8000c86 <EEPROM_WriteVariable+0x1d6>
	uint32_t PageEndAddress = WritingPage + FLASH_PAGE_SIZE;
 8000ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ae0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8000ae4:	61bb      	str	r3, [r7, #24]

	//calculate memory usage of variable
	uint8_t Bytes = 2 + (1 << Size);
 8000ae6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000aea:	2201      	movs	r2, #1
 8000aec:	fa02 f303 	lsl.w	r3, r2, r3
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	3302      	adds	r3, #2
 8000af4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	if (Size == EEPROM_SIZE_DELETED)
 8000af8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d102      	bne.n	8000b06 <EEPROM_WriteVariable+0x56>
		Bytes = 2;
 8000b00:	2302      	movs	r3, #2
 8000b02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	//check if enough free space or page full
	if (EEPROM_NextIndex == 0 || PageEndAddress - EEPROM_NextIndex < Bytes) {
 8000b06:	4b64      	ldr	r3, [pc, #400]	; (8000c98 <EEPROM_WriteVariable+0x1e8>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d007      	beq.n	8000b1e <EEPROM_WriteVariable+0x6e>
 8000b0e:	4b62      	ldr	r3, [pc, #392]	; (8000c98 <EEPROM_WriteVariable+0x1e8>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	69ba      	ldr	r2, [r7, #24]
 8000b14:	1ad2      	subs	r2, r2, r3
 8000b16:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000b1a:	429a      	cmp	r2, r3
 8000b1c:	d25d      	bcs.n	8000bda <EEPROM_WriteVariable+0x12a>
		//check if data is too much to store on one page
		uint16_t RequiredMemory = 2;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	843b      	strh	r3, [r7, #32]
		for (uint16_t i = 0; i < EEPROM_VARIABLE_COUNT ; i++) {
 8000b22:	2300      	movs	r3, #0
 8000b24:	83fb      	strh	r3, [r7, #30]
 8000b26:	e023      	b.n	8000b70 <EEPROM_WriteVariable+0xc0>
			if (i == VariableName)
 8000b28:	8bfa      	ldrh	r2, [r7, #30]
 8000b2a:	89fb      	ldrh	r3, [r7, #14]
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	d10b      	bne.n	8000b48 <EEPROM_WriteVariable+0x98>
				RequiredMemory += 2 + (1 << Size);
 8000b30:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000b34:	2201      	movs	r2, #1
 8000b36:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3a:	b29a      	uxth	r2, r3
 8000b3c:	8c3b      	ldrh	r3, [r7, #32]
 8000b3e:	4413      	add	r3, r2
 8000b40:	b29b      	uxth	r3, r3
 8000b42:	3302      	adds	r3, #2
 8000b44:	843b      	strh	r3, [r7, #32]
 8000b46:	e010      	b.n	8000b6a <EEPROM_WriteVariable+0xba>
			else if (EEPROM_SizeTable[i] != EEPROM_SIZE_DELETED)
 8000b48:	8bfb      	ldrh	r3, [r7, #30]
 8000b4a:	4a54      	ldr	r2, [pc, #336]	; (8000c9c <EEPROM_WriteVariable+0x1ec>)
 8000b4c:	5cd3      	ldrb	r3, [r2, r3]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d00b      	beq.n	8000b6a <EEPROM_WriteVariable+0xba>
				RequiredMemory += 2 + (1 << EEPROM_SizeTable[i]);
 8000b52:	8bfb      	ldrh	r3, [r7, #30]
 8000b54:	4a51      	ldr	r2, [pc, #324]	; (8000c9c <EEPROM_WriteVariable+0x1ec>)
 8000b56:	5cd3      	ldrb	r3, [r2, r3]
 8000b58:	461a      	mov	r2, r3
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	4093      	lsls	r3, r2
 8000b5e:	b29a      	uxth	r2, r3
 8000b60:	8c3b      	ldrh	r3, [r7, #32]
 8000b62:	4413      	add	r3, r2
 8000b64:	b29b      	uxth	r3, r3
 8000b66:	3302      	adds	r3, #2
 8000b68:	843b      	strh	r3, [r7, #32]
		for (uint16_t i = 0; i < EEPROM_VARIABLE_COUNT ; i++) {
 8000b6a:	8bfb      	ldrh	r3, [r7, #30]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	83fb      	strh	r3, [r7, #30]
 8000b70:	8bfb      	ldrh	r3, [r7, #30]
 8000b72:	2b01      	cmp	r3, #1
 8000b74:	d9d8      	bls.n	8000b28 <EEPROM_WriteVariable+0x78>
		}
		if (RequiredMemory > FLASH_PAGE_SIZE)
 8000b76:	8c3b      	ldrh	r3, [r7, #32]
 8000b78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000b7c:	d901      	bls.n	8000b82 <EEPROM_WriteVariable+0xd2>
			return EEPROM_FULL;
 8000b7e:	2307      	movs	r3, #7
 8000b80:	e081      	b.n	8000c86 <EEPROM_WriteVariable+0x1d6>

		//mark the empty page as receiving
		result = EEPROM_SetPageStatus(EEPROM_ErasedPage, EEPROM_RECEIVING);
 8000b82:	4b47      	ldr	r3, [pc, #284]	; (8000ca0 <EEPROM_WriteVariable+0x1f0>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f64e 61ee 	movw	r1, #61166	; 0xeeee
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f000 f8f4 	bl	8000d78 <EEPROM_SetPageStatus>
 8000b90:	4603      	mov	r3, r0
 8000b92:	75fb      	strb	r3, [r7, #23]
		if (result != EEPROM_SUCCESS)
 8000b94:	7dfb      	ldrb	r3, [r7, #23]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <EEPROM_WriteVariable+0xee>
			return result;
 8000b9a:	7dfb      	ldrb	r3, [r7, #23]
 8000b9c:	e073      	b.n	8000c86 <EEPROM_WriteVariable+0x1d6>

		//change next index to receiving page
		EEPROM_NextIndex = EEPROM_ReceivingPage + 2;
 8000b9e:	4b3d      	ldr	r3, [pc, #244]	; (8000c94 <EEPROM_WriteVariable+0x1e4>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	3302      	adds	r3, #2
 8000ba4:	4a3c      	ldr	r2, [pc, #240]	; (8000c98 <EEPROM_WriteVariable+0x1e8>)
 8000ba6:	6013      	str	r3, [r2, #0]

		//write the variable to receiving page (by calling this function again)
		result = EEPROM_WriteVariable(VariableName, Value, Size);
 8000ba8:	89f9      	ldrh	r1, [r7, #14]
 8000baa:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000bae:	9300      	str	r3, [sp, #0]
 8000bb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000bb4:	4608      	mov	r0, r1
 8000bb6:	f7ff ff7b 	bl	8000ab0 <EEPROM_WriteVariable>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	75fb      	strb	r3, [r7, #23]
		if (result != EEPROM_SUCCESS)
 8000bbe:	7dfb      	ldrb	r3, [r7, #23]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <EEPROM_WriteVariable+0x118>
			return result;
 8000bc4:	7dfb      	ldrb	r3, [r7, #23]
 8000bc6:	e05e      	b.n	8000c86 <EEPROM_WriteVariable+0x1d6>

		//do page transfer
		result = EEPROM_PageTransfer();
 8000bc8:	f000 f86e 	bl	8000ca8 <EEPROM_PageTransfer>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	75fb      	strb	r3, [r7, #23]
		if (result != EEPROM_SUCCESS)
 8000bd0:	7dfb      	ldrb	r3, [r7, #23]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d055      	beq.n	8000c82 <EEPROM_WriteVariable+0x1d2>
			return result;
 8000bd6:	7dfb      	ldrb	r3, [r7, #23]
 8000bd8:	e055      	b.n	8000c86 <EEPROM_WriteVariable+0x1d6>
	}

	//else (if enough space)
	else {
		//write variable value
		if (Size != EEPROM_SIZE_DELETED) {
 8000bda:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d00f      	beq.n	8000c02 <EEPROM_WriteVariable+0x152>
			result = HAL_FLASH_Program(Size, EEPROM_NextIndex + 2,
 8000be2:	f897 0030 	ldrb.w	r0, [r7, #48]	; 0x30
 8000be6:	4b2c      	ldr	r3, [pc, #176]	; (8000c98 <EEPROM_WriteVariable+0x1e8>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	1c99      	adds	r1, r3, #2
 8000bec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000bf0:	f001 ff62 	bl	8002ab8 <HAL_FLASH_Program>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	75fb      	strb	r3, [r7, #23]
					Value.uInt64);
			if (result != EEPROM_SUCCESS)
 8000bf8:	7dfb      	ldrb	r3, [r7, #23]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <EEPROM_WriteVariable+0x152>
				return result;
 8000bfe:	7dfb      	ldrb	r3, [r7, #23]
 8000c00:	e041      	b.n	8000c86 <EEPROM_WriteVariable+0x1d6>
		}

		//create and write variable header (size and name)
		uint16_t VariableHeader = VariableName + (Size << 14);
 8000c02:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000c06:	b29b      	uxth	r3, r3
 8000c08:	039b      	lsls	r3, r3, #14
 8000c0a:	b29a      	uxth	r2, r3
 8000c0c:	89fb      	ldrh	r3, [r7, #14]
 8000c0e:	4413      	add	r3, r2
 8000c10:	82bb      	strh	r3, [r7, #20]
		result = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, EEPROM_NextIndex,
 8000c12:	4b21      	ldr	r3, [pc, #132]	; (8000c98 <EEPROM_WriteVariable+0x1e8>)
 8000c14:	6819      	ldr	r1, [r3, #0]
 8000c16:	8aba      	ldrh	r2, [r7, #20]
 8000c18:	f04f 0300 	mov.w	r3, #0
 8000c1c:	2001      	movs	r0, #1
 8000c1e:	f001 ff4b 	bl	8002ab8 <HAL_FLASH_Program>
 8000c22:	4603      	mov	r3, r0
 8000c24:	75fb      	strb	r3, [r7, #23]
				VariableHeader);
		if (result != EEPROM_SUCCESS)
 8000c26:	7dfb      	ldrb	r3, [r7, #23]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <EEPROM_WriteVariable+0x180>
			return result;
 8000c2c:	7dfb      	ldrb	r3, [r7, #23]
 8000c2e:	e02a      	b.n	8000c86 <EEPROM_WriteVariable+0x1d6>

		//update index & size table
		EEPROM_Index[VariableName] =
				EEPROM_NextIndex + 2 - EEPROM_START_ADDRESS;
 8000c30:	4b19      	ldr	r3, [pc, #100]	; (8000c98 <EEPROM_WriteVariable+0x1e8>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	b29b      	uxth	r3, r3
		EEPROM_Index[VariableName] =
 8000c36:	89fa      	ldrh	r2, [r7, #14]
				EEPROM_NextIndex + 2 - EEPROM_START_ADDRESS;
 8000c38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000c3c:	3302      	adds	r3, #2
 8000c3e:	b299      	uxth	r1, r3
		EEPROM_Index[VariableName] =
 8000c40:	4b18      	ldr	r3, [pc, #96]	; (8000ca4 <EEPROM_WriteVariable+0x1f4>)
 8000c42:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		EEPROM_SizeTable[VariableName] = Size;
 8000c46:	89fb      	ldrh	r3, [r7, #14]
 8000c48:	4914      	ldr	r1, [pc, #80]	; (8000c9c <EEPROM_WriteVariable+0x1ec>)
 8000c4a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8000c4e:	54ca      	strb	r2, [r1, r3]
		if (Size == EEPROM_SIZE_DELETED)
 8000c50:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d104      	bne.n	8000c62 <EEPROM_WriteVariable+0x1b2>
			EEPROM_Index[VariableName] = 0;
 8000c58:	89fb      	ldrh	r3, [r7, #14]
 8000c5a:	4a12      	ldr	r2, [pc, #72]	; (8000ca4 <EEPROM_WriteVariable+0x1f4>)
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		//update next index
		EEPROM_NextIndex += Bytes;
 8000c62:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000c66:	4b0c      	ldr	r3, [pc, #48]	; (8000c98 <EEPROM_WriteVariable+0x1e8>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4413      	add	r3, r2
 8000c6c:	4a0a      	ldr	r2, [pc, #40]	; (8000c98 <EEPROM_WriteVariable+0x1e8>)
 8000c6e:	6013      	str	r3, [r2, #0]
		if (EEPROM_NextIndex >= PageEndAddress)
 8000c70:	4b09      	ldr	r3, [pc, #36]	; (8000c98 <EEPROM_WriteVariable+0x1e8>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	69ba      	ldr	r2, [r7, #24]
 8000c76:	429a      	cmp	r2, r3
 8000c78:	d804      	bhi.n	8000c84 <EEPROM_WriteVariable+0x1d4>
			EEPROM_NextIndex = 0;
 8000c7a:	4b07      	ldr	r3, [pc, #28]	; (8000c98 <EEPROM_WriteVariable+0x1e8>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	e000      	b.n	8000c84 <EEPROM_WriteVariable+0x1d4>
	if (EEPROM_NextIndex == 0 || PageEndAddress - EEPROM_NextIndex < Bytes) {
 8000c82:	bf00      	nop
	}

	return EEPROM_SUCCESS;
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3728      	adds	r7, #40	; 0x28
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	20000098 	.word	0x20000098
 8000c94:	2000009c 	.word	0x2000009c
 8000c98:	200000a4 	.word	0x200000a4
 8000c9c:	20000090 	.word	0x20000090
 8000ca0:	200000a0 	.word	0x200000a0
 8000ca4:	20000094 	.word	0x20000094

08000ca8 <EEPROM_PageTransfer>:
//		- write variable to receiving page
// - erase source page
// - mark receiving page as valid
//
// return: EEPROM_SUCCESS, EEPROM_NO_VALID_PAGE, EEPROM_FULL, EEPROM_ERROR, EEPROM_BUSY, EEPROM_TIMEOUT
static EEPROM_Result EEPROM_PageTransfer() {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b086      	sub	sp, #24
 8000cac:	af02      	add	r7, sp, #8
	EEPROM_Result result;
	EEPROM_Value Value;

	//get start & end address of valid page (source) (as offset to EEPROM start)
	uint16_t StartAddress = EEPROM_ValidPage - EEPROM_START_ADDRESS;
 8000cae:	4b2e      	ldr	r3, [pc, #184]	; (8000d68 <EEPROM_PageTransfer+0xc0>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000cb8:	81bb      	strh	r3, [r7, #12]
	uint16_t EndAddress = EEPROM_ValidPage - EEPROM_START_ADDRESS
			+ FLASH_PAGE_SIZE;
 8000cba:	4b2b      	ldr	r3, [pc, #172]	; (8000d68 <EEPROM_PageTransfer+0xc0>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	b29b      	uxth	r3, r3
	uint16_t EndAddress = EEPROM_ValidPage - EEPROM_START_ADDRESS
 8000cc0:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 8000cc4:	817b      	strh	r3, [r7, #10]

	//copy each variable
	for (uint16_t i = 0; i < EEPROM_VARIABLE_COUNT ; i++) {
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	81fb      	strh	r3, [r7, #14]
 8000cca:	e02a      	b.n	8000d22 <EEPROM_PageTransfer+0x7a>
		//check if is stored on the source page
		if (StartAddress < EEPROM_Index[i] && EEPROM_Index[i] < EndAddress) {
 8000ccc:	89fb      	ldrh	r3, [r7, #14]
 8000cce:	4a27      	ldr	r2, [pc, #156]	; (8000d6c <EEPROM_PageTransfer+0xc4>)
 8000cd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cd4:	89ba      	ldrh	r2, [r7, #12]
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d220      	bcs.n	8000d1c <EEPROM_PageTransfer+0x74>
 8000cda:	89fb      	ldrh	r3, [r7, #14]
 8000cdc:	4a23      	ldr	r2, [pc, #140]	; (8000d6c <EEPROM_PageTransfer+0xc4>)
 8000cde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ce2:	897a      	ldrh	r2, [r7, #10]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d919      	bls.n	8000d1c <EEPROM_PageTransfer+0x74>
			//read variable value (if possible)
			if (EEPROM_ReadVariable(i, &Value) == EEPROM_SUCCESS) {
 8000ce8:	463a      	mov	r2, r7
 8000cea:	89fb      	ldrh	r3, [r7, #14]
 8000cec:	4611      	mov	r1, r2
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff fe84 	bl	80009fc <EEPROM_ReadVariable>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d110      	bne.n	8000d1c <EEPROM_PageTransfer+0x74>
				//write variable to receiving page
				result = EEPROM_WriteVariable(i, Value, EEPROM_SizeTable[i]);
 8000cfa:	89fb      	ldrh	r3, [r7, #14]
 8000cfc:	4a1c      	ldr	r2, [pc, #112]	; (8000d70 <EEPROM_PageTransfer+0xc8>)
 8000cfe:	5cd3      	ldrb	r3, [r2, r3]
 8000d00:	89f9      	ldrh	r1, [r7, #14]
 8000d02:	9300      	str	r3, [sp, #0]
 8000d04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000d08:	4608      	mov	r0, r1
 8000d0a:	f7ff fed1 	bl	8000ab0 <EEPROM_WriteVariable>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	727b      	strb	r3, [r7, #9]
				if (result != EEPROM_SUCCESS)
 8000d12:	7a7b      	ldrb	r3, [r7, #9]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <EEPROM_PageTransfer+0x74>
					return result;
 8000d18:	7a7b      	ldrb	r3, [r7, #9]
 8000d1a:	e021      	b.n	8000d60 <EEPROM_PageTransfer+0xb8>
	for (uint16_t i = 0; i < EEPROM_VARIABLE_COUNT ; i++) {
 8000d1c:	89fb      	ldrh	r3, [r7, #14]
 8000d1e:	3301      	adds	r3, #1
 8000d20:	81fb      	strh	r3, [r7, #14]
 8000d22:	89fb      	ldrh	r3, [r7, #14]
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	d9d1      	bls.n	8000ccc <EEPROM_PageTransfer+0x24>
			}
		}
	}

	//erase source page
	result = EEPROM_SetPageStatus(EEPROM_ValidPage, EEPROM_ERASED);
 8000d28:	4b0f      	ldr	r3, [pc, #60]	; (8000d68 <EEPROM_PageTransfer+0xc0>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000d30:	4618      	mov	r0, r3
 8000d32:	f000 f821 	bl	8000d78 <EEPROM_SetPageStatus>
 8000d36:	4603      	mov	r3, r0
 8000d38:	727b      	strb	r3, [r7, #9]
	if (result != EEPROM_SUCCESS)
 8000d3a:	7a7b      	ldrb	r3, [r7, #9]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <EEPROM_PageTransfer+0x9c>
		return result;
 8000d40:	7a7b      	ldrb	r3, [r7, #9]
 8000d42:	e00d      	b.n	8000d60 <EEPROM_PageTransfer+0xb8>

	//mark receiving page as valid
	result = EEPROM_SetPageStatus(EEPROM_ReceivingPage, EEPROM_VALID);
 8000d44:	4b0b      	ldr	r3, [pc, #44]	; (8000d74 <EEPROM_PageTransfer+0xcc>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	2100      	movs	r1, #0
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f000 f814 	bl	8000d78 <EEPROM_SetPageStatus>
 8000d50:	4603      	mov	r3, r0
 8000d52:	727b      	strb	r3, [r7, #9]
	if (result != EEPROM_SUCCESS)
 8000d54:	7a7b      	ldrb	r3, [r7, #9]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <EEPROM_PageTransfer+0xb6>
		return result;
 8000d5a:	7a7b      	ldrb	r3, [r7, #9]
 8000d5c:	e000      	b.n	8000d60 <EEPROM_PageTransfer+0xb8>

	return EEPROM_SUCCESS;
 8000d5e:	2300      	movs	r3, #0
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	3710      	adds	r7, #16
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	20000098 	.word	0x20000098
 8000d6c:	20000094 	.word	0x20000094
 8000d70:	20000090 	.word	0x20000090
 8000d74:	2000009c 	.word	0x2000009c

08000d78 <EEPROM_SetPageStatus>:
//
// Page:		page to change the status (as EEPROM_Page)
// PageStatus:	page status to set for page (as EEPROM_PageStatus)
// return:		EEPROM_SUCCESS, EEPROM_ERROR, EEPROM_BUSY or EEPROM_TIMEOUT
static EEPROM_Result EEPROM_SetPageStatus(EEPROM_Page Page,
		EEPROM_PageStatus PageStatus) {
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b08a      	sub	sp, #40	; 0x28
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	460b      	mov	r3, r1
 8000d82:	807b      	strh	r3, [r7, #2]
	EEPROM_Result result;

	//check if erase operation required
	if (PageStatus == EEPROM_ERASED) {
 8000d84:	887b      	ldrh	r3, [r7, #2]
 8000d86:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d13f      	bne.n	8000e0e <EEPROM_SetPageStatus+0x96>
		//remove every variable from index, that is stored on erase page
		uint16_t StartAddress = Page - EEPROM_START_ADDRESS;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	b29b      	uxth	r3, r3
 8000d92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000d96:	847b      	strh	r3, [r7, #34]	; 0x22
		uint16_t EndAddress = Page - EEPROM_START_ADDRESS + FLASH_PAGE_SIZE;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	b29b      	uxth	r3, r3
 8000d9c:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 8000da0:	843b      	strh	r3, [r7, #32]
		for (uint16_t i = 0; i < EEPROM_VARIABLE_COUNT ; i++) {
 8000da2:	2300      	movs	r3, #0
 8000da4:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000da6:	e015      	b.n	8000dd4 <EEPROM_SetPageStatus+0x5c>
			if (StartAddress < EEPROM_Index[i] && EEPROM_Index[i] < EndAddress)
 8000da8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000daa:	4a3d      	ldr	r2, [pc, #244]	; (8000ea0 <EEPROM_SetPageStatus+0x128>)
 8000dac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000db0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d20b      	bcs.n	8000dce <EEPROM_SetPageStatus+0x56>
 8000db6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000db8:	4a39      	ldr	r2, [pc, #228]	; (8000ea0 <EEPROM_SetPageStatus+0x128>)
 8000dba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dbe:	8c3a      	ldrh	r2, [r7, #32]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	d904      	bls.n	8000dce <EEPROM_SetPageStatus+0x56>
				EEPROM_Index[i] = 0;
 8000dc4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000dc6:	4a36      	ldr	r2, [pc, #216]	; (8000ea0 <EEPROM_SetPageStatus+0x128>)
 8000dc8:	2100      	movs	r1, #0
 8000dca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint16_t i = 0; i < EEPROM_VARIABLE_COUNT ; i++) {
 8000dce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000dd4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000dd6:	2b01      	cmp	r3, #1
 8000dd8:	d9e6      	bls.n	8000da8 <EEPROM_SetPageStatus+0x30>
		}

		//setup erase definitions
		FLASH_EraseInitTypeDef EraseDefinitions;
		EraseDefinitions.TypeErase = FLASH_TYPEERASE_PAGES;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	613b      	str	r3, [r7, #16]
		EraseDefinitions.Banks = FLASH_BANK_1;
 8000dde:	2301      	movs	r3, #1
 8000de0:	617b      	str	r3, [r7, #20]
		EraseDefinitions.PageAddress = Page;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	61bb      	str	r3, [r7, #24]
		EraseDefinitions.NbPages = 1;
 8000de6:	2301      	movs	r3, #1
 8000de8:	61fb      	str	r3, [r7, #28]
		uint32_t PageError;

		//erase page
		result = HAL_FLASHEx_Erase(&EraseDefinitions, &PageError);
 8000dea:	f107 020c 	add.w	r2, r7, #12
 8000dee:	f107 0310 	add.w	r3, r7, #16
 8000df2:	4611      	mov	r1, r2
 8000df4:	4618      	mov	r0, r3
 8000df6:	f001 ffa7 	bl	8002d48 <HAL_FLASHEx_Erase>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		if (result != EEPROM_SUCCESS)
 8000e00:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d013      	beq.n	8000e30 <EEPROM_SetPageStatus+0xb8>
			return result;
 8000e08:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000e0c:	e043      	b.n	8000e96 <EEPROM_SetPageStatus+0x11e>
	}

	//else write status to flash
	else {
		result = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, Page,
 8000e0e:	887a      	ldrh	r2, [r7, #2]
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	6879      	ldr	r1, [r7, #4]
 8000e16:	2001      	movs	r0, #1
 8000e18:	f001 fe4e 	bl	8002ab8 <HAL_FLASH_Program>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
				PageStatus);
		if (result != EEPROM_SUCCESS)
 8000e22:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d002      	beq.n	8000e30 <EEPROM_SetPageStatus+0xb8>
			return result;
 8000e2a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000e2e:	e032      	b.n	8000e96 <EEPROM_SetPageStatus+0x11e>
	}

	//update global page status variables (remove page from old status and attach to new status)
	if (EEPROM_ValidPage == Page)
 8000e30:	4b1c      	ldr	r3, [pc, #112]	; (8000ea4 <EEPROM_SetPageStatus+0x12c>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	687a      	ldr	r2, [r7, #4]
 8000e36:	429a      	cmp	r2, r3
 8000e38:	d103      	bne.n	8000e42 <EEPROM_SetPageStatus+0xca>
		EEPROM_ValidPage = EEPROM_PAGE_NONE;
 8000e3a:	4b1a      	ldr	r3, [pc, #104]	; (8000ea4 <EEPROM_SetPageStatus+0x12c>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	e010      	b.n	8000e64 <EEPROM_SetPageStatus+0xec>
	else if (EEPROM_ReceivingPage == Page)
 8000e42:	4b19      	ldr	r3, [pc, #100]	; (8000ea8 <EEPROM_SetPageStatus+0x130>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	687a      	ldr	r2, [r7, #4]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d103      	bne.n	8000e54 <EEPROM_SetPageStatus+0xdc>
		EEPROM_ReceivingPage = EEPROM_PAGE_NONE;
 8000e4c:	4b16      	ldr	r3, [pc, #88]	; (8000ea8 <EEPROM_SetPageStatus+0x130>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	601a      	str	r2, [r3, #0]
 8000e52:	e007      	b.n	8000e64 <EEPROM_SetPageStatus+0xec>
	else if (EEPROM_ErasedPage == Page)
 8000e54:	4b15      	ldr	r3, [pc, #84]	; (8000eac <EEPROM_SetPageStatus+0x134>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d102      	bne.n	8000e64 <EEPROM_SetPageStatus+0xec>
		EEPROM_ErasedPage = EEPROM_PAGE_NONE;
 8000e5e:	4b13      	ldr	r3, [pc, #76]	; (8000eac <EEPROM_SetPageStatus+0x134>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]

	if (PageStatus == EEPROM_VALID)
 8000e64:	887b      	ldrh	r3, [r7, #2]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d103      	bne.n	8000e72 <EEPROM_SetPageStatus+0xfa>
		EEPROM_ValidPage = Page;
 8000e6a:	4a0e      	ldr	r2, [pc, #56]	; (8000ea4 <EEPROM_SetPageStatus+0x12c>)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6013      	str	r3, [r2, #0]
 8000e70:	e010      	b.n	8000e94 <EEPROM_SetPageStatus+0x11c>
	else if (PageStatus == EEPROM_RECEIVING)
 8000e72:	887b      	ldrh	r3, [r7, #2]
 8000e74:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	d103      	bne.n	8000e84 <EEPROM_SetPageStatus+0x10c>
		EEPROM_ReceivingPage = Page;
 8000e7c:	4a0a      	ldr	r2, [pc, #40]	; (8000ea8 <EEPROM_SetPageStatus+0x130>)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	6013      	str	r3, [r2, #0]
 8000e82:	e007      	b.n	8000e94 <EEPROM_SetPageStatus+0x11c>
	else if (PageStatus == EEPROM_ERASED)
 8000e84:	887b      	ldrh	r3, [r7, #2]
 8000e86:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d102      	bne.n	8000e94 <EEPROM_SetPageStatus+0x11c>
		EEPROM_ErasedPage = Page;
 8000e8e:	4a07      	ldr	r2, [pc, #28]	; (8000eac <EEPROM_SetPageStatus+0x134>)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6013      	str	r3, [r2, #0]

	return EEPROM_SUCCESS;
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3728      	adds	r7, #40	; 0x28
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	20000094 	.word	0x20000094
 8000ea4:	20000098 	.word	0x20000098
 8000ea8:	2000009c 	.word	0x2000009c
 8000eac:	200000a0 	.word	0x200000a0

08000eb0 <EEPROM_PageToIndex>:
// - set next free flash address
// - return on loop end
//
// Page:	page to search for variables
// return:	EEPROM_SUCCESS
static EEPROM_Result EEPROM_PageToIndex(EEPROM_Page Page) {
 8000eb0:	b480      	push	{r7}
 8000eb2:	b089      	sub	sp, #36	; 0x24
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
	uint8_t SizeCode;					//size of current variable as Size code
	uint8_t Size;							//size of current variable in bytes
	uint16_t Name;									//name of current variable

	//ignore call when Page is PAGE_NONE
	if (Page == EEPROM_PAGE_NONE)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d101      	bne.n	8000ec2 <EEPROM_PageToIndex+0x12>
		return EEPROM_SUCCESS;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	e070      	b.n	8000fa4 <EEPROM_PageToIndex+0xf4>

	//get page addresses
	uint32_t Address = Page + 2;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	3302      	adds	r3, #2
 8000ec6:	61bb      	str	r3, [r7, #24]
	uint32_t PageEndAddress = Page + FLASH_PAGE_SIZE;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8000ece:	613b      	str	r3, [r7, #16]

	//loop through page starting after page header
	while (Address < PageEndAddress) {
 8000ed0:	e059      	b.n	8000f86 <EEPROM_PageToIndex+0xd6>
		//read potential variable header
		VariableHeader = *((__IO uint16_t*) Address);
 8000ed2:	69bb      	ldr	r3, [r7, #24]
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	81fb      	strh	r3, [r7, #14]

		//if no header written (causes: end of data reached or reset while writing)
		if (VariableHeader == 0xFFFF) {
 8000ed8:	89fb      	ldrh	r3, [r7, #14]
 8000eda:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d121      	bne.n	8000f26 <EEPROM_PageToIndex+0x76>
			//loop through next 4 halfword and check if there is anything written
			Size = 0;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	77fb      	strb	r3, [r7, #31]
			for (uint8_t i = 2; i <= 8; i += 2) {
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	75fb      	strb	r3, [r7, #23]
 8000eea:	e013      	b.n	8000f14 <EEPROM_PageToIndex+0x64>
				if (Address + i >= PageEndAddress)
 8000eec:	7dfa      	ldrb	r2, [r7, #23]
 8000eee:	69bb      	ldr	r3, [r7, #24]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	d911      	bls.n	8000f1c <EEPROM_PageToIndex+0x6c>
					break;
				//while looping count the size of written data (resulting from reset while writing)
				if (*((__IO uint16_t*) (Address + i)) != 0xFFFF)
 8000ef8:	7dfa      	ldrb	r2, [r7, #23]
 8000efa:	69bb      	ldr	r3, [r7, #24]
 8000efc:	4413      	add	r3, r2
 8000efe:	881b      	ldrh	r3, [r3, #0]
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d001      	beq.n	8000f0e <EEPROM_PageToIndex+0x5e>
					Size = i;
 8000f0a:	7dfb      	ldrb	r3, [r7, #23]
 8000f0c:	77fb      	strb	r3, [r7, #31]
			for (uint8_t i = 2; i <= 8; i += 2) {
 8000f0e:	7dfb      	ldrb	r3, [r7, #23]
 8000f10:	3302      	adds	r3, #2
 8000f12:	75fb      	strb	r3, [r7, #23]
 8000f14:	7dfb      	ldrb	r3, [r7, #23]
 8000f16:	2b08      	cmp	r3, #8
 8000f18:	d9e8      	bls.n	8000eec <EEPROM_PageToIndex+0x3c>
 8000f1a:	e000      	b.n	8000f1e <EEPROM_PageToIndex+0x6e>
					break;
 8000f1c:	bf00      	nop
			}
			//if no data found, last variable of page was reached (end loop)
			if (Size == 0)
 8000f1e:	7ffb      	ldrb	r3, [r7, #31]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d12b      	bne.n	8000f7c <EEPROM_PageToIndex+0xcc>
				break;
 8000f24:	e033      	b.n	8000f8e <EEPROM_PageToIndex+0xde>
		}

		//else (if header written, proper variable value is following)
		else {
			//get size code
			SizeCode = VariableHeader >> 14;
 8000f26:	89fb      	ldrh	r3, [r7, #14]
 8000f28:	0b9b      	lsrs	r3, r3, #14
 8000f2a:	b29b      	uxth	r3, r3
 8000f2c:	737b      	strb	r3, [r7, #13]

			//check for valid name (VARIABLE_COUNT might have been reduced between builds, but old variables are still in flash)
			Name = VariableHeader & 0b0011111111111111;
 8000f2e:	89fb      	ldrh	r3, [r7, #14]
 8000f30:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000f34:	817b      	strh	r3, [r7, #10]
			if (Name < EEPROM_VARIABLE_COUNT) {
 8000f36:	897b      	ldrh	r3, [r7, #10]
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d815      	bhi.n	8000f68 <EEPROM_PageToIndex+0xb8>
				//if everything valid, update the index and the size table
				EEPROM_Index[Name] = Address + 2 - EEPROM_START_ADDRESS;
 8000f3c:	69bb      	ldr	r3, [r7, #24]
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	897a      	ldrh	r2, [r7, #10]
 8000f42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000f46:	3302      	adds	r3, #2
 8000f48:	b299      	uxth	r1, r3
 8000f4a:	4b19      	ldr	r3, [pc, #100]	; (8000fb0 <EEPROM_PageToIndex+0x100>)
 8000f4c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				EEPROM_SizeTable[Name] = SizeCode;
 8000f50:	897b      	ldrh	r3, [r7, #10]
 8000f52:	4918      	ldr	r1, [pc, #96]	; (8000fb4 <EEPROM_PageToIndex+0x104>)
 8000f54:	7b7a      	ldrb	r2, [r7, #13]
 8000f56:	54ca      	strb	r2, [r1, r3]
				if (SizeCode == EEPROM_SIZE_DELETED)
 8000f58:	7b7b      	ldrb	r3, [r7, #13]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d104      	bne.n	8000f68 <EEPROM_PageToIndex+0xb8>
					EEPROM_Index[Name] = 0;
 8000f5e:	897b      	ldrh	r3, [r7, #10]
 8000f60:	4a13      	ldr	r2, [pc, #76]	; (8000fb0 <EEPROM_PageToIndex+0x100>)
 8000f62:	2100      	movs	r1, #0
 8000f64:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}

			//calculate size in bytes from size code
			Size = 1 << SizeCode;
 8000f68:	7b7b      	ldrb	r3, [r7, #13]
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	77fb      	strb	r3, [r7, #31]
			if (SizeCode == EEPROM_SIZE_DELETED)
 8000f72:	7b7b      	ldrb	r3, [r7, #13]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d101      	bne.n	8000f7c <EEPROM_PageToIndex+0xcc>
				Size = 0;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	77fb      	strb	r3, [r7, #31]
		}

		//go to next address on page
		Address = Address + 2 + Size;
 8000f7c:	7ffa      	ldrb	r2, [r7, #31]
 8000f7e:	69bb      	ldr	r3, [r7, #24]
 8000f80:	4413      	add	r3, r2
 8000f82:	3302      	adds	r3, #2
 8000f84:	61bb      	str	r3, [r7, #24]
	while (Address < PageEndAddress) {
 8000f86:	69ba      	ldr	r2, [r7, #24]
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	d3a1      	bcc.n	8000ed2 <EEPROM_PageToIndex+0x22>
	}

	//set next free flash address
	EEPROM_NextIndex = Address;
 8000f8e:	4a0a      	ldr	r2, [pc, #40]	; (8000fb8 <EEPROM_PageToIndex+0x108>)
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	6013      	str	r3, [r2, #0]
	if (Address >= PageEndAddress)
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d302      	bcc.n	8000fa2 <EEPROM_PageToIndex+0xf2>
		EEPROM_NextIndex = 0;
 8000f9c:	4b06      	ldr	r3, [pc, #24]	; (8000fb8 <EEPROM_PageToIndex+0x108>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]

	//return on loop end
	return EEPROM_SUCCESS;
 8000fa2:	2300      	movs	r3, #0
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3724      	adds	r7, #36	; 0x24
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bc80      	pop	{r7}
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	20000094 	.word	0x20000094
 8000fb4:	20000090 	.word	0x20000090
 8000fb8:	200000a4 	.word	0x200000a4

08000fbc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b088      	sub	sp, #32
 8000fc0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc2:	f107 0310 	add.w	r3, r7, #16
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	605a      	str	r2, [r3, #4]
 8000fcc:	609a      	str	r2, [r3, #8]
 8000fce:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fd0:	4b1a      	ldr	r3, [pc, #104]	; (800103c <MX_GPIO_Init+0x80>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	4a19      	ldr	r2, [pc, #100]	; (800103c <MX_GPIO_Init+0x80>)
 8000fd6:	f043 0320 	orr.w	r3, r3, #32
 8000fda:	6193      	str	r3, [r2, #24]
 8000fdc:	4b17      	ldr	r3, [pc, #92]	; (800103c <MX_GPIO_Init+0x80>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	f003 0320 	and.w	r3, r3, #32
 8000fe4:	60fb      	str	r3, [r7, #12]
 8000fe6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe8:	4b14      	ldr	r3, [pc, #80]	; (800103c <MX_GPIO_Init+0x80>)
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	4a13      	ldr	r2, [pc, #76]	; (800103c <MX_GPIO_Init+0x80>)
 8000fee:	f043 0304 	orr.w	r3, r3, #4
 8000ff2:	6193      	str	r3, [r2, #24]
 8000ff4:	4b11      	ldr	r3, [pc, #68]	; (800103c <MX_GPIO_Init+0x80>)
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	f003 0304 	and.w	r3, r3, #4
 8000ffc:	60bb      	str	r3, [r7, #8]
 8000ffe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001000:	4b0e      	ldr	r3, [pc, #56]	; (800103c <MX_GPIO_Init+0x80>)
 8001002:	699b      	ldr	r3, [r3, #24]
 8001004:	4a0d      	ldr	r2, [pc, #52]	; (800103c <MX_GPIO_Init+0x80>)
 8001006:	f043 0308 	orr.w	r3, r3, #8
 800100a:	6193      	str	r3, [r2, #24]
 800100c:	4b0b      	ldr	r3, [pc, #44]	; (800103c <MX_GPIO_Init+0x80>)
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	f003 0308 	and.w	r3, r3, #8
 8001014:	607b      	str	r3, [r7, #4]
 8001016:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001018:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800101c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800101e:	2300      	movs	r3, #0
 8001020:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001026:	f107 0310 	add.w	r3, r7, #16
 800102a:	4619      	mov	r1, r3
 800102c:	4804      	ldr	r0, [pc, #16]	; (8001040 <MX_GPIO_Init+0x84>)
 800102e:	f001 ff33 	bl	8002e98 <HAL_GPIO_Init>

}
 8001032:	bf00      	nop
 8001034:	3720      	adds	r7, #32
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40021000 	.word	0x40021000
 8001040:	40010800 	.word	0x40010800

08001044 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001048:	4b12      	ldr	r3, [pc, #72]	; (8001094 <MX_I2C1_Init+0x50>)
 800104a:	4a13      	ldr	r2, [pc, #76]	; (8001098 <MX_I2C1_Init+0x54>)
 800104c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800104e:	4b11      	ldr	r3, [pc, #68]	; (8001094 <MX_I2C1_Init+0x50>)
 8001050:	4a12      	ldr	r2, [pc, #72]	; (800109c <MX_I2C1_Init+0x58>)
 8001052:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001054:	4b0f      	ldr	r3, [pc, #60]	; (8001094 <MX_I2C1_Init+0x50>)
 8001056:	2200      	movs	r2, #0
 8001058:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800105a:	4b0e      	ldr	r3, [pc, #56]	; (8001094 <MX_I2C1_Init+0x50>)
 800105c:	2200      	movs	r2, #0
 800105e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001060:	4b0c      	ldr	r3, [pc, #48]	; (8001094 <MX_I2C1_Init+0x50>)
 8001062:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001066:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001068:	4b0a      	ldr	r3, [pc, #40]	; (8001094 <MX_I2C1_Init+0x50>)
 800106a:	2200      	movs	r2, #0
 800106c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800106e:	4b09      	ldr	r3, [pc, #36]	; (8001094 <MX_I2C1_Init+0x50>)
 8001070:	2200      	movs	r2, #0
 8001072:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001074:	4b07      	ldr	r3, [pc, #28]	; (8001094 <MX_I2C1_Init+0x50>)
 8001076:	2200      	movs	r2, #0
 8001078:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800107a:	4b06      	ldr	r3, [pc, #24]	; (8001094 <MX_I2C1_Init+0x50>)
 800107c:	2200      	movs	r2, #0
 800107e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001080:	4804      	ldr	r0, [pc, #16]	; (8001094 <MX_I2C1_Init+0x50>)
 8001082:	f002 f88d 	bl	80031a0 <HAL_I2C_Init>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800108c:	f000 f9e4 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20000108 	.word	0x20000108
 8001098:	40005400 	.word	0x40005400
 800109c:	00061a80 	.word	0x00061a80

080010a0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b08a      	sub	sp, #40	; 0x28
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a8:	f107 0314 	add.w	r3, r7, #20
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]
 80010b0:	605a      	str	r2, [r3, #4]
 80010b2:	609a      	str	r2, [r3, #8]
 80010b4:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4a1d      	ldr	r2, [pc, #116]	; (8001130 <HAL_I2C_MspInit+0x90>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	d132      	bne.n	8001126 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c0:	4b1c      	ldr	r3, [pc, #112]	; (8001134 <HAL_I2C_MspInit+0x94>)
 80010c2:	699b      	ldr	r3, [r3, #24]
 80010c4:	4a1b      	ldr	r2, [pc, #108]	; (8001134 <HAL_I2C_MspInit+0x94>)
 80010c6:	f043 0308 	orr.w	r3, r3, #8
 80010ca:	6193      	str	r3, [r2, #24]
 80010cc:	4b19      	ldr	r3, [pc, #100]	; (8001134 <HAL_I2C_MspInit+0x94>)
 80010ce:	699b      	ldr	r3, [r3, #24]
 80010d0:	f003 0308 	and.w	r3, r3, #8
 80010d4:	613b      	str	r3, [r7, #16]
 80010d6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010de:	2312      	movs	r3, #18
 80010e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010e2:	2303      	movs	r3, #3
 80010e4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e6:	f107 0314 	add.w	r3, r7, #20
 80010ea:	4619      	mov	r1, r3
 80010ec:	4812      	ldr	r0, [pc, #72]	; (8001138 <HAL_I2C_MspInit+0x98>)
 80010ee:	f001 fed3 	bl	8002e98 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80010f2:	4b12      	ldr	r3, [pc, #72]	; (800113c <HAL_I2C_MspInit+0x9c>)
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	627b      	str	r3, [r7, #36]	; 0x24
 80010f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010fa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80010fe:	627b      	str	r3, [r7, #36]	; 0x24
 8001100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001102:	f043 0302 	orr.w	r3, r3, #2
 8001106:	627b      	str	r3, [r7, #36]	; 0x24
 8001108:	4a0c      	ldr	r2, [pc, #48]	; (800113c <HAL_I2C_MspInit+0x9c>)
 800110a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800110c:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800110e:	4b09      	ldr	r3, [pc, #36]	; (8001134 <HAL_I2C_MspInit+0x94>)
 8001110:	69db      	ldr	r3, [r3, #28]
 8001112:	4a08      	ldr	r2, [pc, #32]	; (8001134 <HAL_I2C_MspInit+0x94>)
 8001114:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001118:	61d3      	str	r3, [r2, #28]
 800111a:	4b06      	ldr	r3, [pc, #24]	; (8001134 <HAL_I2C_MspInit+0x94>)
 800111c:	69db      	ldr	r3, [r3, #28]
 800111e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001126:	bf00      	nop
 8001128:	3728      	adds	r7, #40	; 0x28
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40005400 	.word	0x40005400
 8001134:	40021000 	.word	0x40021000
 8001138:	40010c00 	.word	0x40010c00
 800113c:	40010000 	.word	0x40010000

08001140 <flashMemoryInit>:
extern double readXFromFlash();
extern double readYFromFlash();
double readFlash(uint16_t address);
void writeFlash(uint32_t address, double data);

void flashMemoryInit() {
 8001140:	b580      	push	{r7, lr}
 8001142:	b086      	sub	sp, #24
 8001144:	af02      	add	r7, sp, #8
	//initialize EEPROM
	EEPROM_Init();
 8001146:	f7ff fb91 	bl	800086c <EEPROM_Init>

	//set default value if variable not assigned
	EEPROM_Value value;
	for (uint16_t i = 0; i < EEPROM_VARIABLE_COUNT ; i++) {
 800114a:	2300      	movs	r3, #0
 800114c:	81fb      	strh	r3, [r7, #14]
 800114e:	e02b      	b.n	80011a8 <flashMemoryInit+0x68>
		if (EEPROM_ReadVariable(i, &value) == EEPROM_NOT_ASSIGNED) {
 8001150:	463a      	mov	r2, r7
 8001152:	89fb      	ldrh	r3, [r7, #14]
 8001154:	4611      	mov	r1, r2
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff fc50 	bl	80009fc <EEPROM_ReadVariable>
 800115c:	4603      	mov	r3, r0
 800115e:	2b05      	cmp	r3, #5
 8001160:	d11c      	bne.n	800119c <flashMemoryInit+0x5c>
			isCorrectionAssign = false;
 8001162:	4b17      	ldr	r3, [pc, #92]	; (80011c0 <flashMemoryInit+0x80>)
 8001164:	2200      	movs	r2, #0
 8001166:	701a      	strb	r2, [r3, #0]

			switch (i) {
 8001168:	89fb      	ldrh	r3, [r7, #14]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d002      	beq.n	8001174 <flashMemoryInit+0x34>
 800116e:	2b01      	cmp	r3, #1
 8001170:	d00a      	beq.n	8001188 <flashMemoryInit+0x48>
 8001172:	e016      	b.n	80011a2 <flashMemoryInit+0x62>
			case 0:
				EEPROM_WriteVariable(i, (EEPROM_Value) (double) 0.00001,
 8001174:	a310      	add	r3, pc, #64	; (adr r3, 80011b8 <flashMemoryInit+0x78>)
 8001176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800117a:	89f9      	ldrh	r1, [r7, #14]
 800117c:	2003      	movs	r0, #3
 800117e:	9000      	str	r0, [sp, #0]
 8001180:	4608      	mov	r0, r1
 8001182:	f7ff fc95 	bl	8000ab0 <EEPROM_WriteVariable>
						EEPROM_SIZE64);
				break;
 8001186:	e00c      	b.n	80011a2 <flashMemoryInit+0x62>
			case 1:
				EEPROM_WriteVariable(i, (EEPROM_Value) (double) 0.00001,
 8001188:	a30b      	add	r3, pc, #44	; (adr r3, 80011b8 <flashMemoryInit+0x78>)
 800118a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800118e:	89f9      	ldrh	r1, [r7, #14]
 8001190:	2003      	movs	r0, #3
 8001192:	9000      	str	r0, [sp, #0]
 8001194:	4608      	mov	r0, r1
 8001196:	f7ff fc8b 	bl	8000ab0 <EEPROM_WriteVariable>
						EEPROM_SIZE64);
				break;
 800119a:	e002      	b.n	80011a2 <flashMemoryInit+0x62>
			}
		} else {
			isCorrectionAssign = true;
 800119c:	4b08      	ldr	r3, [pc, #32]	; (80011c0 <flashMemoryInit+0x80>)
 800119e:	2201      	movs	r2, #1
 80011a0:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < EEPROM_VARIABLE_COUNT ; i++) {
 80011a2:	89fb      	ldrh	r3, [r7, #14]
 80011a4:	3301      	adds	r3, #1
 80011a6:	81fb      	strh	r3, [r7, #14]
 80011a8:	89fb      	ldrh	r3, [r7, #14]
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d9d0      	bls.n	8001150 <flashMemoryInit+0x10>
		}
	}
}
 80011ae:	bf00      	nop
 80011b0:	bf00      	nop
 80011b2:	3710      	adds	r7, #16
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	88e368f1 	.word	0x88e368f1
 80011bc:	3ee4f8b5 	.word	0x3ee4f8b5
 80011c0:	200000a8 	.word	0x200000a8

080011c4 <main>:
void SystemClock_Config(void);
void CAN1_Transmit_manual(uint16_t ID_CAN, uint8_t DLC_CAN, uint8_t *DATA_CAN);
void CAN2_Transmit_manual(uint16_t ID_CAN, uint8_t DLC_CAN, uint8_t *DATA_CAN);
void sendGyroData(int x, int y);

int main(void) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0

	HAL_Init();
 80011c8:	f000 fb2c 	bl	8001824 <HAL_Init>

	SystemClock_Config();
 80011cc:	f000 f83c 	bl	8001248 <SystemClock_Config>

	MX_GPIO_Init();
 80011d0:	f7ff fef4 	bl	8000fbc <MX_GPIO_Init>
	MX_CAN1_Init();
 80011d4:	f7ff f9a4 	bl	8000520 <MX_CAN1_Init>
	MX_CAN2_Init();
 80011d8:	f7ff f9fa 	bl	80005d0 <MX_CAN2_Init>
	MX_I2C1_Init();
 80011dc:	f7ff ff32 	bl	8001044 <MX_I2C1_Init>
	flashMemoryInit();
 80011e0:	f7ff ffae 	bl	8001140 <flashMemoryInit>

	//MPU initialize
	while (MPU6050_Init(&hi2c1) == 1) {
 80011e4:	bf00      	nop
 80011e6:	4815      	ldr	r0, [pc, #84]	; (800123c <main+0x78>)
 80011e8:	f000 f93b 	bl	8001462 <MPU6050_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d0f9      	beq.n	80011e6 <main+0x22>

	}

	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 80011f2:	4813      	ldr	r0, [pc, #76]	; (8001240 <main+0x7c>)
 80011f4:	f000 fd54 	bl	8001ca0 <HAL_CAN_Start>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <main+0x3e>
		Error_Handler();
 80011fe:	f000 f92b 	bl	8001458 <Error_Handler>
	}
	if (HAL_CAN_ActivateNotification(&hcan1,
 8001202:	f648 4102 	movw	r1, #35842	; 0x8c02
 8001206:	480e      	ldr	r0, [pc, #56]	; (8001240 <main+0x7c>)
 8001208:	f000 ffd0 	bl	80021ac <HAL_CAN_ActivateNotification>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <main+0x52>
			CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_ERROR | CAN_IT_BUSOFF
					| CAN_IT_LAST_ERROR_CODE) != HAL_OK) {
		Error_Handler();
 8001212:	f000 f921 	bl	8001458 <Error_Handler>
	}

	if (HAL_CAN_Start(&hcan2) != HAL_OK) {
 8001216:	480b      	ldr	r0, [pc, #44]	; (8001244 <main+0x80>)
 8001218:	f000 fd42 	bl	8001ca0 <HAL_CAN_Start>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <main+0x62>
		Error_Handler();
 8001222:	f000 f919 	bl	8001458 <Error_Handler>
	}
	if (HAL_CAN_ActivateNotification(&hcan2,
 8001226:	f648 4110 	movw	r1, #35856	; 0x8c10
 800122a:	4806      	ldr	r0, [pc, #24]	; (8001244 <main+0x80>)
 800122c:	f000 ffbe 	bl	80021ac <HAL_CAN_ActivateNotification>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <main+0x76>
			CAN_IT_RX_FIFO1_MSG_PENDING | CAN_IT_ERROR | CAN_IT_BUSOFF
					| CAN_IT_LAST_ERROR_CODE) != HAL_OK) {
		Error_Handler();
 8001236:	f000 f90f 	bl	8001458 <Error_Handler>
	}

//	//loop
	while (1) {
 800123a:	e7fe      	b.n	800123a <main+0x76>
 800123c:	20000108 	.word	0x20000108
 8001240:	200000e0 	.word	0x200000e0
 8001244:	200000b8 	.word	0x200000b8

08001248 <SystemClock_Config>:
//
//		HAL_Delay(200);
	}
}

void SystemClock_Config(void) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b094      	sub	sp, #80	; 0x50
 800124c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800124e:	f107 0318 	add.w	r3, r7, #24
 8001252:	2238      	movs	r2, #56	; 0x38
 8001254:	2100      	movs	r1, #0
 8001256:	4618      	mov	r0, r3
 8001258:	f005 f998 	bl	800658c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800125c:	1d3b      	adds	r3, r7, #4
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	605a      	str	r2, [r3, #4]
 8001264:	609a      	str	r2, [r3, #8]
 8001266:	60da      	str	r2, [r3, #12]
 8001268:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800126a:	2301      	movs	r3, #1
 800126c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800126e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001272:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8001274:	2304      	movs	r3, #4
 8001276:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001278:	2301      	movs	r3, #1
 800127a:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 800127c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001280:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001282:	2302      	movs	r3, #2
 8001284:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001286:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800128a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 800128c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001290:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 8001292:	2302      	movs	r3, #2
 8001294:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 8001296:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800129a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 800129c:	2340      	movs	r3, #64	; 0x40
 800129e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80012a0:	f107 0318 	add.w	r3, r7, #24
 80012a4:	4618      	mov	r0, r3
 80012a6:	f004 fc4f 	bl	8005b48 <HAL_RCC_OscConfig>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <SystemClock_Config+0x6c>
		Error_Handler();
 80012b0:	f000 f8d2 	bl	8001458 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80012b4:	230f      	movs	r3, #15
 80012b6:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012b8:	2302      	movs	r3, #2
 80012ba:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80012bc:	2380      	movs	r3, #128	; 0x80
 80012be:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012c0:	2300      	movs	r3, #0
 80012c2:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012c4:	2300      	movs	r3, #0
 80012c6:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80012c8:	1d3b      	adds	r3, r7, #4
 80012ca:	2101      	movs	r1, #1
 80012cc:	4618      	mov	r0, r3
 80012ce:	f004 ff51 	bl	8006174 <HAL_RCC_ClockConfig>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <SystemClock_Config+0x94>
		Error_Handler();
 80012d8:	f000 f8be 	bl	8001458 <Error_Handler>
	}
	/** Configure the Systick interrupt time
	 */
	__HAL_RCC_PLLI2S_ENABLE();
 80012dc:	4b03      	ldr	r3, [pc, #12]	; (80012ec <SystemClock_Config+0xa4>)
 80012de:	2201      	movs	r2, #1
 80012e0:	601a      	str	r2, [r3, #0]
}
 80012e2:	bf00      	nop
 80012e4:	3750      	adds	r7, #80	; 0x50
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	42420070 	.word	0x42420070

080012f0 <HAL_CAN_RxFifo0MsgPendingCallback>:

// can fifo0 can1 callback
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeaderCan1, RxDataCan1)
 80012f8:	4b0c      	ldr	r3, [pc, #48]	; (800132c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80012fa:	4a0d      	ldr	r2, [pc, #52]	; (8001330 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80012fc:	2100      	movs	r1, #0
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f000 fe43 	bl	8001f8a <HAL_CAN_GetRxMessage>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d10b      	bne.n	8001322 <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
			== HAL_OK) {
		if (RxHeaderCan1.StdId == 0x350 && RxDataCan1[0] == 0xc7) {
 800130a:	4b09      	ldr	r3, [pc, #36]	; (8001330 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f5b3 7f54 	cmp.w	r3, #848	; 0x350
 8001312:	d106      	bne.n	8001322 <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
 8001314:	4b05      	ldr	r3, [pc, #20]	; (800132c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	2bc7      	cmp	r3, #199	; 0xc7
 800131a:	d102      	bne.n	8001322 <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
			RxDataCan1[0] = 0xc6;
 800131c:	4b03      	ldr	r3, [pc, #12]	; (800132c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 800131e:	22c6      	movs	r2, #198	; 0xc6
 8001320:	701a      	strb	r2, [r3, #0]
		}

//		CAN2_Transmit_manual(RxHeaderCan1.StdId, RxHeaderCan1.DLC, RxDataCan1);
	}
}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	20000240 	.word	0x20000240
 8001330:	200001bc 	.word	0x200001bc

08001334 <HAL_CAN_RxFifo1MsgPendingCallback>:

// can fifo1 for can2 callback
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeaderCan2, RxDataCan2)
 800133c:	4b0b      	ldr	r3, [pc, #44]	; (800136c <HAL_CAN_RxFifo1MsgPendingCallback+0x38>)
 800133e:	4a0c      	ldr	r2, [pc, #48]	; (8001370 <HAL_CAN_RxFifo1MsgPendingCallback+0x3c>)
 8001340:	2100      	movs	r1, #0
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f000 fe21 	bl	8001f8a <HAL_CAN_GetRxMessage>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d109      	bne.n	8001362 <HAL_CAN_RxFifo1MsgPendingCallback+0x2e>
			== HAL_OK) {
		CAN1_Transmit_manual(RxHeaderCan2.StdId, RxHeaderCan2.DLC, RxDataCan2);
 800134e:	4b08      	ldr	r3, [pc, #32]	; (8001370 <HAL_CAN_RxFifo1MsgPendingCallback+0x3c>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	b29b      	uxth	r3, r3
 8001354:	4a06      	ldr	r2, [pc, #24]	; (8001370 <HAL_CAN_RxFifo1MsgPendingCallback+0x3c>)
 8001356:	6912      	ldr	r2, [r2, #16]
 8001358:	b2d1      	uxtb	r1, r2
 800135a:	4a04      	ldr	r2, [pc, #16]	; (800136c <HAL_CAN_RxFifo1MsgPendingCallback+0x38>)
 800135c:	4618      	mov	r0, r3
 800135e:	f000 f809 	bl	8001374 <CAN1_Transmit_manual>
	}
}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	20000230 	.word	0x20000230
 8001370:	200001fc 	.word	0x200001fc

08001374 <CAN1_Transmit_manual>:

void CAN1_Transmit_manual(uint16_t ID_CAN, uint8_t DLC_CAN, uint8_t *DATA_CAN) {
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	603a      	str	r2, [r7, #0]
 800137e:	80fb      	strh	r3, [r7, #6]
 8001380:	460b      	mov	r3, r1
 8001382:	717b      	strb	r3, [r7, #5]
	//wait while mailbox will be free
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {
 8001384:	bf00      	nop
 8001386:	4824      	ldr	r0, [pc, #144]	; (8001418 <CAN1_Transmit_manual+0xa4>)
 8001388:	f000 fda8 	bl	8001edc <HAL_CAN_GetTxMailboxesFreeLevel>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d0f9      	beq.n	8001386 <CAN1_Transmit_manual+0x12>

	}

	TxHeaderCan1.StdId = ID_CAN;
 8001392:	88fb      	ldrh	r3, [r7, #6]
 8001394:	4a21      	ldr	r2, [pc, #132]	; (800141c <CAN1_Transmit_manual+0xa8>)
 8001396:	6013      	str	r3, [r2, #0]
	TxHeaderCan1.DLC = DLC_CAN;
 8001398:	797b      	ldrb	r3, [r7, #5]
 800139a:	4a20      	ldr	r2, [pc, #128]	; (800141c <CAN1_Transmit_manual+0xa8>)
 800139c:	6113      	str	r3, [r2, #16]
	TxDataCan1[0] = DATA_CAN[0];
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	781a      	ldrb	r2, [r3, #0]
 80013a2:	4b1f      	ldr	r3, [pc, #124]	; (8001420 <CAN1_Transmit_manual+0xac>)
 80013a4:	701a      	strb	r2, [r3, #0]
	TxDataCan1[1] = DATA_CAN[1];
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	785a      	ldrb	r2, [r3, #1]
 80013aa:	4b1d      	ldr	r3, [pc, #116]	; (8001420 <CAN1_Transmit_manual+0xac>)
 80013ac:	705a      	strb	r2, [r3, #1]
	TxDataCan1[2] = DATA_CAN[2];
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	789a      	ldrb	r2, [r3, #2]
 80013b2:	4b1b      	ldr	r3, [pc, #108]	; (8001420 <CAN1_Transmit_manual+0xac>)
 80013b4:	709a      	strb	r2, [r3, #2]
	TxDataCan1[3] = DATA_CAN[3];
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	78da      	ldrb	r2, [r3, #3]
 80013ba:	4b19      	ldr	r3, [pc, #100]	; (8001420 <CAN1_Transmit_manual+0xac>)
 80013bc:	70da      	strb	r2, [r3, #3]
	TxDataCan1[4] = DATA_CAN[4];
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	791a      	ldrb	r2, [r3, #4]
 80013c2:	4b17      	ldr	r3, [pc, #92]	; (8001420 <CAN1_Transmit_manual+0xac>)
 80013c4:	711a      	strb	r2, [r3, #4]
	TxDataCan1[5] = DATA_CAN[5];
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	795a      	ldrb	r2, [r3, #5]
 80013ca:	4b15      	ldr	r3, [pc, #84]	; (8001420 <CAN1_Transmit_manual+0xac>)
 80013cc:	715a      	strb	r2, [r3, #5]
	TxDataCan1[6] = DATA_CAN[6];
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	799a      	ldrb	r2, [r3, #6]
 80013d2:	4b13      	ldr	r3, [pc, #76]	; (8001420 <CAN1_Transmit_manual+0xac>)
 80013d4:	719a      	strb	r2, [r3, #6]
	TxDataCan1[7] = DATA_CAN[7];
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	79da      	ldrb	r2, [r3, #7]
 80013da:	4b11      	ldr	r3, [pc, #68]	; (8001420 <CAN1_Transmit_manual+0xac>)
 80013dc:	71da      	strb	r2, [r3, #7]
	if (HAL_CAN_AddTxMessage(&hcan1, &TxHeaderCan1, TxDataCan1, &TxMailboxCan1)
 80013de:	4b11      	ldr	r3, [pc, #68]	; (8001424 <CAN1_Transmit_manual+0xb0>)
 80013e0:	4a0f      	ldr	r2, [pc, #60]	; (8001420 <CAN1_Transmit_manual+0xac>)
 80013e2:	490e      	ldr	r1, [pc, #56]	; (800141c <CAN1_Transmit_manual+0xa8>)
 80013e4:	480c      	ldr	r0, [pc, #48]	; (8001418 <CAN1_Transmit_manual+0xa4>)
 80013e6:	f000 fc9f 	bl	8001d28 <HAL_CAN_AddTxMessage>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d005      	beq.n	80013fc <CAN1_Transmit_manual+0x88>
			!= HAL_OK) {
		Error_Handler();
 80013f0:	f000 f832 	bl	8001458 <Error_Handler>
	}

	//wait while message will sent
	while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailboxCan1)) {
 80013f4:	e002      	b.n	80013fc <CAN1_Transmit_manual+0x88>
		printf("pending can1");
 80013f6:	480c      	ldr	r0, [pc, #48]	; (8001428 <CAN1_Transmit_manual+0xb4>)
 80013f8:	f005 f8d0 	bl	800659c <iprintf>
	while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailboxCan1)) {
 80013fc:	4b09      	ldr	r3, [pc, #36]	; (8001424 <CAN1_Transmit_manual+0xb0>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4619      	mov	r1, r3
 8001402:	4805      	ldr	r0, [pc, #20]	; (8001418 <CAN1_Transmit_manual+0xa4>)
 8001404:	f000 fd9e 	bl	8001f44 <HAL_CAN_IsTxMessagePending>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1f3      	bne.n	80013f6 <CAN1_Transmit_manual+0x82>
	}
}
 800140e:	bf00      	nop
 8001410:	bf00      	nop
 8001412:	3708      	adds	r7, #8
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	200000e0 	.word	0x200000e0
 800141c:	200001dc 	.word	0x200001dc
 8001420:	20000238 	.word	0x20000238
 8001424:	200001b8 	.word	0x200001b8
 8001428:	08007474 	.word	0x08007474

0800142c <HAL_CAN_ErrorCallback>:
	TxDataCan1[7] = 0x00;

	CAN1_Transmit_manual(0x685, 8, TxDataCan1);
}

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
	uint32_t er = HAL_CAN_GetError(hcan);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4618      	mov	r0, r3
 8001438:	f001 f8ee 	bl	8002618 <HAL_CAN_GetError>
 800143c:	60f8      	str	r0, [r7, #12]
	printf("error");
 800143e:	4805      	ldr	r0, [pc, #20]	; (8001454 <HAL_CAN_ErrorCallback+0x28>)
 8001440:	f005 f8ac 	bl	800659c <iprintf>

	HAL_CAN_ResetError(&hcan);
 8001444:	1d3b      	adds	r3, r7, #4
 8001446:	4618      	mov	r0, r3
 8001448:	f001 f8f1 	bl	800262e <HAL_CAN_ResetError>
}
 800144c:	bf00      	nop
 800144e:	3710      	adds	r7, #16
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	08007484 	.word	0x08007484

08001458 <Error_Handler>:

void Error_Handler(void) {
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800145c:	b672      	cpsid	i
}
 800145e:	bf00      	nop
	__disable_irq();

	while (1) {
 8001460:	e7fe      	b.n	8001460 <Error_Handler+0x8>

08001462 <MPU6050_Init>:

Kalman_t KalmanX = { .Q_angle = 0.001f, .Q_bias = 0.003f, .R_measure = 0.03f };

Kalman_t KalmanY = { .Q_angle = 0.001f, .Q_bias = 0.003f, .R_measure = 0.03f, };

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 8001462:	b580      	push	{r7, lr}
 8001464:	b088      	sub	sp, #32
 8001466:	af04      	add	r7, sp, #16
 8001468:	6078      	str	r0, [r7, #4]
	uint8_t check;
	uint8_t Data;

	// check device ID WHO_AM_I

	HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1,
 800146a:	2364      	movs	r3, #100	; 0x64
 800146c:	9302      	str	r3, [sp, #8]
 800146e:	2301      	movs	r3, #1
 8001470:	9301      	str	r3, [sp, #4]
 8001472:	f107 030f 	add.w	r3, r7, #15
 8001476:	9300      	str	r3, [sp, #0]
 8001478:	2301      	movs	r3, #1
 800147a:	2275      	movs	r2, #117	; 0x75
 800147c:	21d0      	movs	r1, #208	; 0xd0
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f002 f8cc 	bl	800361c <HAL_I2C_Mem_Read>
			i2c_timeout);

	if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8001484:	7bfb      	ldrb	r3, [r7, #15]
 8001486:	2b68      	cmp	r3, #104	; 0x68
 8001488:	d13d      	bne.n	8001506 <MPU6050_Init+0xa4>
			{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0;
 800148a:	2300      	movs	r3, #0
 800148c:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1,
 800148e:	2364      	movs	r3, #100	; 0x64
 8001490:	9302      	str	r3, [sp, #8]
 8001492:	2301      	movs	r3, #1
 8001494:	9301      	str	r3, [sp, #4]
 8001496:	f107 030e 	add.w	r3, r7, #14
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	2301      	movs	r3, #1
 800149e:	226b      	movs	r2, #107	; 0x6b
 80014a0:	21d0      	movs	r1, #208	; 0xd0
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f001 ffc0 	bl	8003428 <HAL_I2C_Mem_Write>
				i2c_timeout);

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 80014a8:	2307      	movs	r3, #7
 80014aa:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1,
 80014ac:	2364      	movs	r3, #100	; 0x64
 80014ae:	9302      	str	r3, [sp, #8]
 80014b0:	2301      	movs	r3, #1
 80014b2:	9301      	str	r3, [sp, #4]
 80014b4:	f107 030e 	add.w	r3, r7, #14
 80014b8:	9300      	str	r3, [sp, #0]
 80014ba:	2301      	movs	r3, #1
 80014bc:	2219      	movs	r2, #25
 80014be:	21d0      	movs	r1, #208	; 0xd0
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f001 ffb1 	bl	8003428 <HAL_I2C_Mem_Write>
				i2c_timeout);

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
		Data = 0x00;
 80014c6:	2300      	movs	r3, #0
 80014c8:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1,
 80014ca:	2364      	movs	r3, #100	; 0x64
 80014cc:	9302      	str	r3, [sp, #8]
 80014ce:	2301      	movs	r3, #1
 80014d0:	9301      	str	r3, [sp, #4]
 80014d2:	f107 030e 	add.w	r3, r7, #14
 80014d6:	9300      	str	r3, [sp, #0]
 80014d8:	2301      	movs	r3, #1
 80014da:	221c      	movs	r2, #28
 80014dc:	21d0      	movs	r1, #208	; 0xd0
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f001 ffa2 	bl	8003428 <HAL_I2C_Mem_Write>
				i2c_timeout);

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
		Data = 0x00;
 80014e4:	2300      	movs	r3, #0
 80014e6:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1,
 80014e8:	2364      	movs	r3, #100	; 0x64
 80014ea:	9302      	str	r3, [sp, #8]
 80014ec:	2301      	movs	r3, #1
 80014ee:	9301      	str	r3, [sp, #4]
 80014f0:	f107 030e 	add.w	r3, r7, #14
 80014f4:	9300      	str	r3, [sp, #0]
 80014f6:	2301      	movs	r3, #1
 80014f8:	221b      	movs	r2, #27
 80014fa:	21d0      	movs	r1, #208	; 0xd0
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	f001 ff93 	bl	8003428 <HAL_I2C_Mem_Write>
				i2c_timeout);
		return 0;
 8001502:	2300      	movs	r3, #0
 8001504:	e000      	b.n	8001508 <MPU6050_Init+0xa6>
	}
	return 1;
 8001506:	2301      	movs	r3, #1
}
 8001508:	4618      	mov	r0, r3
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001510:	b480      	push	{r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001516:	4b15      	ldr	r3, [pc, #84]	; (800156c <HAL_MspInit+0x5c>)
 8001518:	699b      	ldr	r3, [r3, #24]
 800151a:	4a14      	ldr	r2, [pc, #80]	; (800156c <HAL_MspInit+0x5c>)
 800151c:	f043 0301 	orr.w	r3, r3, #1
 8001520:	6193      	str	r3, [r2, #24]
 8001522:	4b12      	ldr	r3, [pc, #72]	; (800156c <HAL_MspInit+0x5c>)
 8001524:	699b      	ldr	r3, [r3, #24]
 8001526:	f003 0301 	and.w	r3, r3, #1
 800152a:	60bb      	str	r3, [r7, #8]
 800152c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800152e:	4b0f      	ldr	r3, [pc, #60]	; (800156c <HAL_MspInit+0x5c>)
 8001530:	69db      	ldr	r3, [r3, #28]
 8001532:	4a0e      	ldr	r2, [pc, #56]	; (800156c <HAL_MspInit+0x5c>)
 8001534:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001538:	61d3      	str	r3, [r2, #28]
 800153a:	4b0c      	ldr	r3, [pc, #48]	; (800156c <HAL_MspInit+0x5c>)
 800153c:	69db      	ldr	r3, [r3, #28]
 800153e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001542:	607b      	str	r3, [r7, #4]
 8001544:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001546:	4b0a      	ldr	r3, [pc, #40]	; (8001570 <HAL_MspInit+0x60>)
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001552:	60fb      	str	r3, [r7, #12]
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	4a04      	ldr	r2, [pc, #16]	; (8001570 <HAL_MspInit+0x60>)
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001562:	bf00      	nop
 8001564:	3714      	adds	r7, #20
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr
 800156c:	40021000 	.word	0x40021000
 8001570:	40010000 	.word	0x40010000

08001574 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001578:	e7fe      	b.n	8001578 <NMI_Handler+0x4>

0800157a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800157a:	b480      	push	{r7}
 800157c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800157e:	e7fe      	b.n	800157e <HardFault_Handler+0x4>

08001580 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001584:	e7fe      	b.n	8001584 <MemManage_Handler+0x4>

08001586 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001586:	b480      	push	{r7}
 8001588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800158a:	e7fe      	b.n	800158a <BusFault_Handler+0x4>

0800158c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001590:	e7fe      	b.n	8001590 <UsageFault_Handler+0x4>

08001592 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001592:	b480      	push	{r7}
 8001594:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001596:	bf00      	nop
 8001598:	46bd      	mov	sp, r7
 800159a:	bc80      	pop	{r7}
 800159c:	4770      	bx	lr

0800159e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800159e:	b480      	push	{r7}
 80015a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015a2:	bf00      	nop
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bc80      	pop	{r7}
 80015a8:	4770      	bx	lr

080015aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015aa:	b480      	push	{r7}
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bc80      	pop	{r7}
 80015b4:	4770      	bx	lr

080015b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015ba:	f000 f979 	bl	80018b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80015c8:	4802      	ldr	r0, [pc, #8]	; (80015d4 <CAN1_TX_IRQHandler+0x10>)
 80015ca:	f000 fe14 	bl	80021f6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	200000e0 	.word	0x200000e0

080015d8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80015dc:	4802      	ldr	r0, [pc, #8]	; (80015e8 <CAN1_RX0_IRQHandler+0x10>)
 80015de:	f000 fe0a 	bl	80021f6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	200000e0 	.word	0x200000e0

080015ec <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80015f0:	4802      	ldr	r0, [pc, #8]	; (80015fc <CAN1_RX1_IRQHandler+0x10>)
 80015f2:	f000 fe00 	bl	80021f6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	200000e0 	.word	0x200000e0

08001600 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001604:	4802      	ldr	r0, [pc, #8]	; (8001610 <CAN1_SCE_IRQHandler+0x10>)
 8001606:	f000 fdf6 	bl	80021f6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800160a:	bf00      	nop
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	200000e0 	.word	0x200000e0

08001614 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001618:	4802      	ldr	r0, [pc, #8]	; (8001624 <I2C1_EV_IRQHandler+0x10>)
 800161a:	f002 fa67 	bl	8003aec <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800161e:	bf00      	nop
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	20000108 	.word	0x20000108

08001628 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800162c:	4802      	ldr	r0, [pc, #8]	; (8001638 <I2C1_ER_IRQHandler+0x10>)
 800162e:	f002 fbce 	bl	8003dce <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001632:	bf00      	nop
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	20000108 	.word	0x20000108

0800163c <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupt.
  */
void CAN2_TX_IRQHandler(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001640:	4802      	ldr	r0, [pc, #8]	; (800164c <CAN2_TX_IRQHandler+0x10>)
 8001642:	f000 fdd8 	bl	80021f6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	200000b8 	.word	0x200000b8

08001650 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupt.
  */
void CAN2_RX0_IRQHandler(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001654:	4802      	ldr	r0, [pc, #8]	; (8001660 <CAN2_RX0_IRQHandler+0x10>)
 8001656:	f000 fdce 	bl	80021f6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	200000b8 	.word	0x200000b8

08001664 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001668:	4802      	ldr	r0, [pc, #8]	; (8001674 <CAN2_RX1_IRQHandler+0x10>)
 800166a:	f000 fdc4 	bl	80021f6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	200000b8 	.word	0x200000b8

08001678 <CAN2_SCE_IRQHandler>:

/**
  * @brief This function handles CAN2 SCE interrupt.
  */
void CAN2_SCE_IRQHandler(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_SCE_IRQn 0 */

  /* USER CODE END CAN2_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 800167c:	4802      	ldr	r0, [pc, #8]	; (8001688 <CAN2_SCE_IRQHandler+0x10>)
 800167e:	f000 fdba 	bl	80021f6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_SCE_IRQn 1 */

  /* USER CODE END CAN2_SCE_IRQn 1 */
}
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	200000b8 	.word	0x200000b8

0800168c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001698:	2300      	movs	r3, #0
 800169a:	617b      	str	r3, [r7, #20]
 800169c:	e00a      	b.n	80016b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800169e:	f3af 8000 	nop.w
 80016a2:	4601      	mov	r1, r0
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	1c5a      	adds	r2, r3, #1
 80016a8:	60ba      	str	r2, [r7, #8]
 80016aa:	b2ca      	uxtb	r2, r1
 80016ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	3301      	adds	r3, #1
 80016b2:	617b      	str	r3, [r7, #20]
 80016b4:	697a      	ldr	r2, [r7, #20]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	dbf0      	blt.n	800169e <_read+0x12>
	}

return len;
 80016bc:	687b      	ldr	r3, [r7, #4]
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3718      	adds	r7, #24
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b086      	sub	sp, #24
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	60f8      	str	r0, [r7, #12]
 80016ce:	60b9      	str	r1, [r7, #8]
 80016d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016d2:	2300      	movs	r3, #0
 80016d4:	617b      	str	r3, [r7, #20]
 80016d6:	e009      	b.n	80016ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	1c5a      	adds	r2, r3, #1
 80016dc:	60ba      	str	r2, [r7, #8]
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	3301      	adds	r3, #1
 80016ea:	617b      	str	r3, [r7, #20]
 80016ec:	697a      	ldr	r2, [r7, #20]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	dbf1      	blt.n	80016d8 <_write+0x12>
	}
	return len;
 80016f4:	687b      	ldr	r3, [r7, #4]
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3718      	adds	r7, #24
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <_close>:

int _close(int file)
{
 80016fe:	b480      	push	{r7}
 8001700:	b083      	sub	sp, #12
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
	return -1;
 8001706:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800170a:	4618      	mov	r0, r3
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr

08001714 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001724:	605a      	str	r2, [r3, #4]
	return 0;
 8001726:	2300      	movs	r3, #0
}
 8001728:	4618      	mov	r0, r3
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	bc80      	pop	{r7}
 8001730:	4770      	bx	lr

08001732 <_isatty>:

int _isatty(int file)
{
 8001732:	b480      	push	{r7}
 8001734:	b083      	sub	sp, #12
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
	return 1;
 800173a:	2301      	movs	r3, #1
}
 800173c:	4618      	mov	r0, r3
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	bc80      	pop	{r7}
 8001744:	4770      	bx	lr

08001746 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001746:	b480      	push	{r7}
 8001748:	b085      	sub	sp, #20
 800174a:	af00      	add	r7, sp, #0
 800174c:	60f8      	str	r0, [r7, #12]
 800174e:	60b9      	str	r1, [r7, #8]
 8001750:	607a      	str	r2, [r7, #4]
	return 0;
 8001752:	2300      	movs	r3, #0
}
 8001754:	4618      	mov	r0, r3
 8001756:	3714      	adds	r7, #20
 8001758:	46bd      	mov	sp, r7
 800175a:	bc80      	pop	{r7}
 800175c:	4770      	bx	lr
	...

08001760 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001768:	4a14      	ldr	r2, [pc, #80]	; (80017bc <_sbrk+0x5c>)
 800176a:	4b15      	ldr	r3, [pc, #84]	; (80017c0 <_sbrk+0x60>)
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001774:	4b13      	ldr	r3, [pc, #76]	; (80017c4 <_sbrk+0x64>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d102      	bne.n	8001782 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800177c:	4b11      	ldr	r3, [pc, #68]	; (80017c4 <_sbrk+0x64>)
 800177e:	4a12      	ldr	r2, [pc, #72]	; (80017c8 <_sbrk+0x68>)
 8001780:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001782:	4b10      	ldr	r3, [pc, #64]	; (80017c4 <_sbrk+0x64>)
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4413      	add	r3, r2
 800178a:	693a      	ldr	r2, [r7, #16]
 800178c:	429a      	cmp	r2, r3
 800178e:	d207      	bcs.n	80017a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001790:	f004 fed2 	bl	8006538 <__errno>
 8001794:	4603      	mov	r3, r0
 8001796:	220c      	movs	r2, #12
 8001798:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800179a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800179e:	e009      	b.n	80017b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017a0:	4b08      	ldr	r3, [pc, #32]	; (80017c4 <_sbrk+0x64>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017a6:	4b07      	ldr	r3, [pc, #28]	; (80017c4 <_sbrk+0x64>)
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4413      	add	r3, r2
 80017ae:	4a05      	ldr	r2, [pc, #20]	; (80017c4 <_sbrk+0x64>)
 80017b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017b2:	68fb      	ldr	r3, [r7, #12]
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3718      	adds	r7, #24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	20010000 	.word	0x20010000
 80017c0:	00000400 	.word	0x00000400
 80017c4:	200000ac 	.word	0x200000ac
 80017c8:	20000280 	.word	0x20000280

080017cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017d0:	bf00      	nop
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bc80      	pop	{r7}
 80017d6:	4770      	bx	lr

080017d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017d8:	480c      	ldr	r0, [pc, #48]	; (800180c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017da:	490d      	ldr	r1, [pc, #52]	; (8001810 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017dc:	4a0d      	ldr	r2, [pc, #52]	; (8001814 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017e0:	e002      	b.n	80017e8 <LoopCopyDataInit>

080017e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017e6:	3304      	adds	r3, #4

080017e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017ec:	d3f9      	bcc.n	80017e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ee:	4a0a      	ldr	r2, [pc, #40]	; (8001818 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017f0:	4c0a      	ldr	r4, [pc, #40]	; (800181c <LoopFillZerobss+0x22>)
  movs r3, #0
 80017f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017f4:	e001      	b.n	80017fa <LoopFillZerobss>

080017f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017f8:	3204      	adds	r2, #4

080017fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017fc:	d3fb      	bcc.n	80017f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017fe:	f7ff ffe5 	bl	80017cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001802:	f004 fe9f 	bl	8006544 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001806:	f7ff fcdd 	bl	80011c4 <main>
  bx lr
 800180a:	4770      	bx	lr
  ldr r0, =_sdata
 800180c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001810:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001814:	0800756c 	.word	0x0800756c
  ldr r2, =_sbss
 8001818:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800181c:	20000280 	.word	0x20000280

08001820 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001820:	e7fe      	b.n	8001820 <ADC1_2_IRQHandler>
	...

08001824 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001828:	4b08      	ldr	r3, [pc, #32]	; (800184c <HAL_Init+0x28>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a07      	ldr	r2, [pc, #28]	; (800184c <HAL_Init+0x28>)
 800182e:	f043 0310 	orr.w	r3, r3, #16
 8001832:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001834:	2003      	movs	r0, #3
 8001836:	f000 ffe9 	bl	800280c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800183a:	200f      	movs	r0, #15
 800183c:	f000 f808 	bl	8001850 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001840:	f7ff fe66 	bl	8001510 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001844:	2300      	movs	r3, #0
}
 8001846:	4618      	mov	r0, r3
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40022000 	.word	0x40022000

08001850 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001858:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <HAL_InitTick+0x54>)
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	4b12      	ldr	r3, [pc, #72]	; (80018a8 <HAL_InitTick+0x58>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	4619      	mov	r1, r3
 8001862:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001866:	fbb3 f3f1 	udiv	r3, r3, r1
 800186a:	fbb2 f3f3 	udiv	r3, r2, r3
 800186e:	4618      	mov	r0, r3
 8001870:	f001 f801 	bl	8002876 <HAL_SYSTICK_Config>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e00e      	b.n	800189c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2b0f      	cmp	r3, #15
 8001882:	d80a      	bhi.n	800189a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001884:	2200      	movs	r2, #0
 8001886:	6879      	ldr	r1, [r7, #4]
 8001888:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800188c:	f000 ffc9 	bl	8002822 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001890:	4a06      	ldr	r2, [pc, #24]	; (80018ac <HAL_InitTick+0x5c>)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001896:	2300      	movs	r3, #0
 8001898:	e000      	b.n	800189c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
}
 800189c:	4618      	mov	r0, r3
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20000000 	.word	0x20000000
 80018a8:	20000008 	.word	0x20000008
 80018ac:	20000004 	.word	0x20000004

080018b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018b4:	4b05      	ldr	r3, [pc, #20]	; (80018cc <HAL_IncTick+0x1c>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	461a      	mov	r2, r3
 80018ba:	4b05      	ldr	r3, [pc, #20]	; (80018d0 <HAL_IncTick+0x20>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4413      	add	r3, r2
 80018c0:	4a03      	ldr	r2, [pc, #12]	; (80018d0 <HAL_IncTick+0x20>)
 80018c2:	6013      	str	r3, [r2, #0]
}
 80018c4:	bf00      	nop
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bc80      	pop	{r7}
 80018ca:	4770      	bx	lr
 80018cc:	20000008 	.word	0x20000008
 80018d0:	20000248 	.word	0x20000248

080018d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  return uwTick;
 80018d8:	4b02      	ldr	r3, [pc, #8]	; (80018e4 <HAL_GetTick+0x10>)
 80018da:	681b      	ldr	r3, [r3, #0]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr
 80018e4:	20000248 	.word	0x20000248

080018e8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d101      	bne.n	80018fa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e0ed      	b.n	8001ad6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001900:	b2db      	uxtb	r3, r3
 8001902:	2b00      	cmp	r3, #0
 8001904:	d102      	bne.n	800190c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f7fe feba 	bl	8000680 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f042 0201 	orr.w	r2, r2, #1
 800191a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800191c:	f7ff ffda 	bl	80018d4 <HAL_GetTick>
 8001920:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001922:	e012      	b.n	800194a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001924:	f7ff ffd6 	bl	80018d4 <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	2b0a      	cmp	r3, #10
 8001930:	d90b      	bls.n	800194a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001936:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2205      	movs	r2, #5
 8001942:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e0c5      	b.n	8001ad6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f003 0301 	and.w	r3, r3, #1
 8001954:	2b00      	cmp	r3, #0
 8001956:	d0e5      	beq.n	8001924 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f022 0202 	bic.w	r2, r2, #2
 8001966:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001968:	f7ff ffb4 	bl	80018d4 <HAL_GetTick>
 800196c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800196e:	e012      	b.n	8001996 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001970:	f7ff ffb0 	bl	80018d4 <HAL_GetTick>
 8001974:	4602      	mov	r2, r0
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	2b0a      	cmp	r3, #10
 800197c:	d90b      	bls.n	8001996 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001982:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2205      	movs	r2, #5
 800198e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	e09f      	b.n	8001ad6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d1e5      	bne.n	8001970 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	7e1b      	ldrb	r3, [r3, #24]
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d108      	bne.n	80019be <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	e007      	b.n	80019ce <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019cc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	7e5b      	ldrb	r3, [r3, #25]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d108      	bne.n	80019e8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019e4:	601a      	str	r2, [r3, #0]
 80019e6:	e007      	b.n	80019f8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80019f6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	7e9b      	ldrb	r3, [r3, #26]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d108      	bne.n	8001a12 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f042 0220 	orr.w	r2, r2, #32
 8001a0e:	601a      	str	r2, [r3, #0]
 8001a10:	e007      	b.n	8001a22 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f022 0220 	bic.w	r2, r2, #32
 8001a20:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	7edb      	ldrb	r3, [r3, #27]
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d108      	bne.n	8001a3c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f022 0210 	bic.w	r2, r2, #16
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	e007      	b.n	8001a4c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f042 0210 	orr.w	r2, r2, #16
 8001a4a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	7f1b      	ldrb	r3, [r3, #28]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d108      	bne.n	8001a66 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f042 0208 	orr.w	r2, r2, #8
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	e007      	b.n	8001a76 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f022 0208 	bic.w	r2, r2, #8
 8001a74:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	7f5b      	ldrb	r3, [r3, #29]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d108      	bne.n	8001a90 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f042 0204 	orr.w	r2, r2, #4
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	e007      	b.n	8001aa0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f022 0204 	bic.w	r2, r2, #4
 8001a9e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	689a      	ldr	r2, [r3, #8]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	431a      	orrs	r2, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	691b      	ldr	r3, [r3, #16]
 8001aae:	431a      	orrs	r2, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	695b      	ldr	r3, [r3, #20]
 8001ab4:	ea42 0103 	orr.w	r1, r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	1e5a      	subs	r2, r3, #1
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	430a      	orrs	r2, r1
 8001ac4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2201      	movs	r2, #1
 8001ad0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001ad4:	2300      	movs	r3, #0
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3710      	adds	r7, #16
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
	...

08001ae0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b087      	sub	sp, #28
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001af6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001af8:	7cfb      	ldrb	r3, [r7, #19]
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d003      	beq.n	8001b06 <HAL_CAN_ConfigFilter+0x26>
 8001afe:	7cfb      	ldrb	r3, [r7, #19]
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	f040 80be 	bne.w	8001c82 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001b06:	4b65      	ldr	r3, [pc, #404]	; (8001c9c <HAL_CAN_ConfigFilter+0x1bc>)
 8001b08:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001b10:	f043 0201 	orr.w	r2, r3, #1
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001b20:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b34:	021b      	lsls	r3, r3, #8
 8001b36:	431a      	orrs	r2, r3
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	f003 031f 	and.w	r3, r3, #31
 8001b46:	2201      	movs	r2, #1
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	43db      	mvns	r3, r3
 8001b58:	401a      	ands	r2, r3
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	69db      	ldr	r3, [r3, #28]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d123      	bne.n	8001bb0 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	43db      	mvns	r3, r3
 8001b72:	401a      	ands	r2, r3
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	68db      	ldr	r3, [r3, #12]
 8001b7e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001b86:	683a      	ldr	r2, [r7, #0]
 8001b88:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001b8a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	3248      	adds	r2, #72	; 0x48
 8001b90:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ba4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ba6:	6979      	ldr	r1, [r7, #20]
 8001ba8:	3348      	adds	r3, #72	; 0x48
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	440b      	add	r3, r1
 8001bae:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	69db      	ldr	r3, [r3, #28]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d122      	bne.n	8001bfe <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	431a      	orrs	r2, r3
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001bd4:	683a      	ldr	r2, [r7, #0]
 8001bd6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001bd8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	3248      	adds	r2, #72	; 0x48
 8001bde:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001bf2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001bf4:	6979      	ldr	r1, [r7, #20]
 8001bf6:	3348      	adds	r3, #72	; 0x48
 8001bf8:	00db      	lsls	r3, r3, #3
 8001bfa:	440b      	add	r3, r1
 8001bfc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	699b      	ldr	r3, [r3, #24]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d109      	bne.n	8001c1a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	43db      	mvns	r3, r3
 8001c10:	401a      	ands	r2, r3
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001c18:	e007      	b.n	8001c2a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	431a      	orrs	r2, r3
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	691b      	ldr	r3, [r3, #16]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d109      	bne.n	8001c46 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	401a      	ands	r2, r3
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001c44:	e007      	b.n	8001c56 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	431a      	orrs	r2, r3
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	6a1b      	ldr	r3, [r3, #32]
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d107      	bne.n	8001c6e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	431a      	orrs	r2, r3
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001c74:	f023 0201 	bic.w	r2, r3, #1
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	e006      	b.n	8001c90 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c86:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
  }
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	371c      	adds	r7, #28
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bc80      	pop	{r7}
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	40006400 	.word	0x40006400

08001ca0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d12e      	bne.n	8001d12 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2202      	movs	r2, #2
 8001cb8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f022 0201 	bic.w	r2, r2, #1
 8001cca:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001ccc:	f7ff fe02 	bl	80018d4 <HAL_GetTick>
 8001cd0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001cd2:	e012      	b.n	8001cfa <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001cd4:	f7ff fdfe 	bl	80018d4 <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b0a      	cmp	r3, #10
 8001ce0:	d90b      	bls.n	8001cfa <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2205      	movs	r2, #5
 8001cf2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e012      	b.n	8001d20 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f003 0301 	and.w	r3, r3, #1
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d1e5      	bne.n	8001cd4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	e006      	b.n	8001d20 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d16:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
  }
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3710      	adds	r7, #16
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b089      	sub	sp, #36	; 0x24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	60f8      	str	r0, [r7, #12]
 8001d30:	60b9      	str	r1, [r7, #8]
 8001d32:	607a      	str	r2, [r7, #4]
 8001d34:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d3c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001d46:	7ffb      	ldrb	r3, [r7, #31]
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d003      	beq.n	8001d54 <HAL_CAN_AddTxMessage+0x2c>
 8001d4c:	7ffb      	ldrb	r3, [r7, #31]
 8001d4e:	2b02      	cmp	r3, #2
 8001d50:	f040 80b8 	bne.w	8001ec4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d10a      	bne.n	8001d74 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d105      	bne.n	8001d74 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	f000 80a0 	beq.w	8001eb4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	0e1b      	lsrs	r3, r3, #24
 8001d78:	f003 0303 	and.w	r3, r3, #3
 8001d7c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d907      	bls.n	8001d94 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d88:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e09e      	b.n	8001ed2 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001d94:	2201      	movs	r2, #1
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	409a      	lsls	r2, r3
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d10d      	bne.n	8001dc2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001db0:	68f9      	ldr	r1, [r7, #12]
 8001db2:	6809      	ldr	r1, [r1, #0]
 8001db4:	431a      	orrs	r2, r3
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	3318      	adds	r3, #24
 8001dba:	011b      	lsls	r3, r3, #4
 8001dbc:	440b      	add	r3, r1
 8001dbe:	601a      	str	r2, [r3, #0]
 8001dc0:	e00f      	b.n	8001de2 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001dcc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001dd2:	68f9      	ldr	r1, [r7, #12]
 8001dd4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001dd6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	3318      	adds	r3, #24
 8001ddc:	011b      	lsls	r3, r3, #4
 8001dde:	440b      	add	r3, r1
 8001de0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	6819      	ldr	r1, [r3, #0]
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	691a      	ldr	r2, [r3, #16]
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	3318      	adds	r3, #24
 8001dee:	011b      	lsls	r3, r3, #4
 8001df0:	440b      	add	r3, r1
 8001df2:	3304      	adds	r3, #4
 8001df4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	7d1b      	ldrb	r3, [r3, #20]
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d111      	bne.n	8001e22 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	3318      	adds	r3, #24
 8001e06:	011b      	lsls	r3, r3, #4
 8001e08:	4413      	add	r3, r2
 8001e0a:	3304      	adds	r3, #4
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	6811      	ldr	r1, [r2, #0]
 8001e12:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	3318      	adds	r3, #24
 8001e1a:	011b      	lsls	r3, r3, #4
 8001e1c:	440b      	add	r3, r1
 8001e1e:	3304      	adds	r3, #4
 8001e20:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	3307      	adds	r3, #7
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	061a      	lsls	r2, r3, #24
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	3306      	adds	r3, #6
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	041b      	lsls	r3, r3, #16
 8001e32:	431a      	orrs	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3305      	adds	r3, #5
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	021b      	lsls	r3, r3, #8
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	3204      	adds	r2, #4
 8001e42:	7812      	ldrb	r2, [r2, #0]
 8001e44:	4610      	mov	r0, r2
 8001e46:	68fa      	ldr	r2, [r7, #12]
 8001e48:	6811      	ldr	r1, [r2, #0]
 8001e4a:	ea43 0200 	orr.w	r2, r3, r0
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	011b      	lsls	r3, r3, #4
 8001e52:	440b      	add	r3, r1
 8001e54:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001e58:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	3303      	adds	r3, #3
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	061a      	lsls	r2, r3, #24
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	3302      	adds	r3, #2
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	041b      	lsls	r3, r3, #16
 8001e6a:	431a      	orrs	r2, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	3301      	adds	r3, #1
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	021b      	lsls	r3, r3, #8
 8001e74:	4313      	orrs	r3, r2
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	7812      	ldrb	r2, [r2, #0]
 8001e7a:	4610      	mov	r0, r2
 8001e7c:	68fa      	ldr	r2, [r7, #12]
 8001e7e:	6811      	ldr	r1, [r2, #0]
 8001e80:	ea43 0200 	orr.w	r2, r3, r0
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	011b      	lsls	r3, r3, #4
 8001e88:	440b      	add	r3, r1
 8001e8a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001e8e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	3318      	adds	r3, #24
 8001e98:	011b      	lsls	r3, r3, #4
 8001e9a:	4413      	add	r3, r2
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	68fa      	ldr	r2, [r7, #12]
 8001ea0:	6811      	ldr	r1, [r2, #0]
 8001ea2:	f043 0201 	orr.w	r2, r3, #1
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	3318      	adds	r3, #24
 8001eaa:	011b      	lsls	r3, r3, #4
 8001eac:	440b      	add	r3, r1
 8001eae:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	e00e      	b.n	8001ed2 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e006      	b.n	8001ed2 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
  }
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3724      	adds	r7, #36	; 0x24
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bc80      	pop	{r7}
 8001eda:	4770      	bx	lr

08001edc <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b085      	sub	sp, #20
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001eee:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8001ef0:	7afb      	ldrb	r3, [r7, #11]
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d002      	beq.n	8001efc <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8001ef6:	7afb      	ldrb	r3, [r7, #11]
 8001ef8:	2b02      	cmp	r3, #2
 8001efa:	d11d      	bne.n	8001f38 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d002      	beq.n	8001f10 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d002      	beq.n	8001f24 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	3301      	adds	r3, #1
 8001f22:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d002      	beq.n	8001f38 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	3301      	adds	r3, #1
 8001f36:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8001f38:	68fb      	ldr	r3, [r7, #12]
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3714      	adds	r7, #20
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bc80      	pop	{r7}
 8001f42:	4770      	bx	lr

08001f44 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f58:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8001f5a:	7afb      	ldrb	r3, [r7, #11]
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d002      	beq.n	8001f66 <HAL_CAN_IsTxMessagePending+0x22>
 8001f60:	7afb      	ldrb	r3, [r7, #11]
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d10b      	bne.n	8001f7e <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	689a      	ldr	r2, [r3, #8]
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	069b      	lsls	r3, r3, #26
 8001f70:	401a      	ands	r2, r3
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	069b      	lsls	r3, r3, #26
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d001      	beq.n	8001f7e <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3714      	adds	r7, #20
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bc80      	pop	{r7}
 8001f88:	4770      	bx	lr

08001f8a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	b087      	sub	sp, #28
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	60f8      	str	r0, [r7, #12]
 8001f92:	60b9      	str	r1, [r7, #8]
 8001f94:	607a      	str	r2, [r7, #4]
 8001f96:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f9e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001fa0:	7dfb      	ldrb	r3, [r7, #23]
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d003      	beq.n	8001fae <HAL_CAN_GetRxMessage+0x24>
 8001fa6:	7dfb      	ldrb	r3, [r7, #23]
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	f040 80f3 	bne.w	8002194 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d10e      	bne.n	8001fd2 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	f003 0303 	and.w	r3, r3, #3
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d116      	bne.n	8001ff0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e0e7      	b.n	80021a2 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	691b      	ldr	r3, [r3, #16]
 8001fd8:	f003 0303 	and.w	r3, r3, #3
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d107      	bne.n	8001ff0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e0d8      	b.n	80021a2 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	331b      	adds	r3, #27
 8001ff8:	011b      	lsls	r3, r3, #4
 8001ffa:	4413      	add	r3, r2
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 0204 	and.w	r2, r3, #4
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d10c      	bne.n	8002028 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	331b      	adds	r3, #27
 8002016:	011b      	lsls	r3, r3, #4
 8002018:	4413      	add	r3, r2
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	0d5b      	lsrs	r3, r3, #21
 800201e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	e00b      	b.n	8002040 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	331b      	adds	r3, #27
 8002030:	011b      	lsls	r3, r3, #4
 8002032:	4413      	add	r3, r2
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	08db      	lsrs	r3, r3, #3
 8002038:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	331b      	adds	r3, #27
 8002048:	011b      	lsls	r3, r3, #4
 800204a:	4413      	add	r3, r2
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0202 	and.w	r2, r3, #2
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	331b      	adds	r3, #27
 800205e:	011b      	lsls	r3, r3, #4
 8002060:	4413      	add	r3, r2
 8002062:	3304      	adds	r3, #4
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 020f 	and.w	r2, r3, #15
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	331b      	adds	r3, #27
 8002076:	011b      	lsls	r3, r3, #4
 8002078:	4413      	add	r3, r2
 800207a:	3304      	adds	r3, #4
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	0a1b      	lsrs	r3, r3, #8
 8002080:	b2da      	uxtb	r2, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	331b      	adds	r3, #27
 800208e:	011b      	lsls	r3, r3, #4
 8002090:	4413      	add	r3, r2
 8002092:	3304      	adds	r3, #4
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	0c1b      	lsrs	r3, r3, #16
 8002098:	b29a      	uxth	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	011b      	lsls	r3, r3, #4
 80020a6:	4413      	add	r3, r2
 80020a8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	b2da      	uxtb	r2, r3
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	011b      	lsls	r3, r3, #4
 80020bc:	4413      	add	r3, r2
 80020be:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	0a1a      	lsrs	r2, r3, #8
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	3301      	adds	r3, #1
 80020ca:	b2d2      	uxtb	r2, r2
 80020cc:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	011b      	lsls	r3, r3, #4
 80020d6:	4413      	add	r3, r2
 80020d8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	0c1a      	lsrs	r2, r3, #16
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	3302      	adds	r3, #2
 80020e4:	b2d2      	uxtb	r2, r2
 80020e6:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	011b      	lsls	r3, r3, #4
 80020f0:	4413      	add	r3, r2
 80020f2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	0e1a      	lsrs	r2, r3, #24
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	3303      	adds	r3, #3
 80020fe:	b2d2      	uxtb	r2, r2
 8002100:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	011b      	lsls	r3, r3, #4
 800210a:	4413      	add	r3, r2
 800210c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	3304      	adds	r3, #4
 8002116:	b2d2      	uxtb	r2, r2
 8002118:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	011b      	lsls	r3, r3, #4
 8002122:	4413      	add	r3, r2
 8002124:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	0a1a      	lsrs	r2, r3, #8
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	3305      	adds	r3, #5
 8002130:	b2d2      	uxtb	r2, r2
 8002132:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	011b      	lsls	r3, r3, #4
 800213c:	4413      	add	r3, r2
 800213e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	0c1a      	lsrs	r2, r3, #16
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	3306      	adds	r3, #6
 800214a:	b2d2      	uxtb	r2, r2
 800214c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	011b      	lsls	r3, r3, #4
 8002156:	4413      	add	r3, r2
 8002158:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	0e1a      	lsrs	r2, r3, #24
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	3307      	adds	r3, #7
 8002164:	b2d2      	uxtb	r2, r2
 8002166:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d108      	bne.n	8002180 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	68da      	ldr	r2, [r3, #12]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f042 0220 	orr.w	r2, r2, #32
 800217c:	60da      	str	r2, [r3, #12]
 800217e:	e007      	b.n	8002190 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	691a      	ldr	r2, [r3, #16]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f042 0220 	orr.w	r2, r2, #32
 800218e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002190:	2300      	movs	r3, #0
 8002192:	e006      	b.n	80021a2 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002198:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
  }
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	371c      	adds	r7, #28
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bc80      	pop	{r7}
 80021aa:	4770      	bx	lr

080021ac <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021bc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80021be:	7bfb      	ldrb	r3, [r7, #15]
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d002      	beq.n	80021ca <HAL_CAN_ActivateNotification+0x1e>
 80021c4:	7bfb      	ldrb	r3, [r7, #15]
 80021c6:	2b02      	cmp	r3, #2
 80021c8:	d109      	bne.n	80021de <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	6959      	ldr	r1, [r3, #20]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	683a      	ldr	r2, [r7, #0]
 80021d6:	430a      	orrs	r2, r1
 80021d8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80021da:	2300      	movs	r3, #0
 80021dc:	e006      	b.n	80021ec <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
  }
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3714      	adds	r7, #20
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bc80      	pop	{r7}
 80021f4:	4770      	bx	lr

080021f6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80021f6:	b580      	push	{r7, lr}
 80021f8:	b08a      	sub	sp, #40	; 0x28
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80021fe:	2300      	movs	r3, #0
 8002200:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	695b      	ldr	r3, [r3, #20]
 8002208:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002232:	6a3b      	ldr	r3, [r7, #32]
 8002234:	f003 0301 	and.w	r3, r3, #1
 8002238:	2b00      	cmp	r3, #0
 800223a:	d07c      	beq.n	8002336 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	f003 0301 	and.w	r3, r3, #1
 8002242:	2b00      	cmp	r3, #0
 8002244:	d023      	beq.n	800228e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2201      	movs	r2, #1
 800224c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800224e:	69bb      	ldr	r3, [r7, #24]
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d003      	beq.n	8002260 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f000 f983 	bl	8002564 <HAL_CAN_TxMailbox0CompleteCallback>
 800225e:	e016      	b.n	800228e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002260:	69bb      	ldr	r3, [r7, #24]
 8002262:	f003 0304 	and.w	r3, r3, #4
 8002266:	2b00      	cmp	r3, #0
 8002268:	d004      	beq.n	8002274 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800226a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800226c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002270:	627b      	str	r3, [r7, #36]	; 0x24
 8002272:	e00c      	b.n	800228e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002274:	69bb      	ldr	r3, [r7, #24]
 8002276:	f003 0308 	and.w	r3, r3, #8
 800227a:	2b00      	cmp	r3, #0
 800227c:	d004      	beq.n	8002288 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800227e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002280:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002284:	627b      	str	r3, [r7, #36]	; 0x24
 8002286:	e002      	b.n	800228e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f000 f986 	bl	800259a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002294:	2b00      	cmp	r3, #0
 8002296:	d024      	beq.n	80022e2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022a0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80022a2:	69bb      	ldr	r3, [r7, #24]
 80022a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f000 f962 	bl	8002576 <HAL_CAN_TxMailbox1CompleteCallback>
 80022b2:	e016      	b.n	80022e2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d004      	beq.n	80022c8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80022be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80022c4:	627b      	str	r3, [r7, #36]	; 0x24
 80022c6:	e00c      	b.n	80022e2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80022c8:	69bb      	ldr	r3, [r7, #24]
 80022ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d004      	beq.n	80022dc <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80022d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022d8:	627b      	str	r3, [r7, #36]	; 0x24
 80022da:	e002      	b.n	80022e2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f000 f965 	bl	80025ac <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d024      	beq.n	8002336 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80022f4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80022f6:	69bb      	ldr	r3, [r7, #24]
 80022f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d003      	beq.n	8002308 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f000 f941 	bl	8002588 <HAL_CAN_TxMailbox2CompleteCallback>
 8002306:	e016      	b.n	8002336 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d004      	beq.n	800231c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002314:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002318:	627b      	str	r3, [r7, #36]	; 0x24
 800231a:	e00c      	b.n	8002336 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800231c:	69bb      	ldr	r3, [r7, #24]
 800231e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d004      	beq.n	8002330 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002328:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800232c:	627b      	str	r3, [r7, #36]	; 0x24
 800232e:	e002      	b.n	8002336 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f000 f944 	bl	80025be <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002336:	6a3b      	ldr	r3, [r7, #32]
 8002338:	f003 0308 	and.w	r3, r3, #8
 800233c:	2b00      	cmp	r3, #0
 800233e:	d00c      	beq.n	800235a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	f003 0310 	and.w	r3, r3, #16
 8002346:	2b00      	cmp	r3, #0
 8002348:	d007      	beq.n	800235a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800234a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800234c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002350:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	2210      	movs	r2, #16
 8002358:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800235a:	6a3b      	ldr	r3, [r7, #32]
 800235c:	f003 0304 	and.w	r3, r3, #4
 8002360:	2b00      	cmp	r3, #0
 8002362:	d00b      	beq.n	800237c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	f003 0308 	and.w	r3, r3, #8
 800236a:	2b00      	cmp	r3, #0
 800236c:	d006      	beq.n	800237c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2208      	movs	r2, #8
 8002374:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f000 f92a 	bl	80025d0 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800237c:	6a3b      	ldr	r3, [r7, #32]
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	2b00      	cmp	r3, #0
 8002384:	d009      	beq.n	800239a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	f003 0303 	and.w	r3, r3, #3
 8002390:	2b00      	cmp	r3, #0
 8002392:	d002      	beq.n	800239a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f7fe ffab 	bl	80012f0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800239a:	6a3b      	ldr	r3, [r7, #32]
 800239c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d00c      	beq.n	80023be <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	f003 0310 	and.w	r3, r3, #16
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d007      	beq.n	80023be <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80023ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023b4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	2210      	movs	r2, #16
 80023bc:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80023be:	6a3b      	ldr	r3, [r7, #32]
 80023c0:	f003 0320 	and.w	r3, r3, #32
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d00b      	beq.n	80023e0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	f003 0308 	and.w	r3, r3, #8
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d006      	beq.n	80023e0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	2208      	movs	r2, #8
 80023d8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f000 f901 	bl	80025e2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80023e0:	6a3b      	ldr	r3, [r7, #32]
 80023e2:	f003 0310 	and.w	r3, r3, #16
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d009      	beq.n	80023fe <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	691b      	ldr	r3, [r3, #16]
 80023f0:	f003 0303 	and.w	r3, r3, #3
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d002      	beq.n	80023fe <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f7fe ff9b 	bl	8001334 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80023fe:	6a3b      	ldr	r3, [r7, #32]
 8002400:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d00b      	beq.n	8002420 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	f003 0310 	and.w	r3, r3, #16
 800240e:	2b00      	cmp	r3, #0
 8002410:	d006      	beq.n	8002420 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2210      	movs	r2, #16
 8002418:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f000 f8ea 	bl	80025f4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002420:	6a3b      	ldr	r3, [r7, #32]
 8002422:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d00b      	beq.n	8002442 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	f003 0308 	and.w	r3, r3, #8
 8002430:	2b00      	cmp	r3, #0
 8002432:	d006      	beq.n	8002442 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2208      	movs	r2, #8
 800243a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f000 f8e2 	bl	8002606 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002442:	6a3b      	ldr	r3, [r7, #32]
 8002444:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d07b      	beq.n	8002544 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	f003 0304 	and.w	r3, r3, #4
 8002452:	2b00      	cmp	r3, #0
 8002454:	d072      	beq.n	800253c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002456:	6a3b      	ldr	r3, [r7, #32]
 8002458:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800245c:	2b00      	cmp	r3, #0
 800245e:	d008      	beq.n	8002472 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002466:	2b00      	cmp	r3, #0
 8002468:	d003      	beq.n	8002472 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800246a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246c:	f043 0301 	orr.w	r3, r3, #1
 8002470:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002472:	6a3b      	ldr	r3, [r7, #32]
 8002474:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002478:	2b00      	cmp	r3, #0
 800247a:	d008      	beq.n	800248e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002482:	2b00      	cmp	r3, #0
 8002484:	d003      	beq.n	800248e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002488:	f043 0302 	orr.w	r3, r3, #2
 800248c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800248e:	6a3b      	ldr	r3, [r7, #32]
 8002490:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002494:	2b00      	cmp	r3, #0
 8002496:	d008      	beq.n	80024aa <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d003      	beq.n	80024aa <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80024a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a4:	f043 0304 	orr.w	r3, r3, #4
 80024a8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80024aa:	6a3b      	ldr	r3, [r7, #32]
 80024ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d043      	beq.n	800253c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d03e      	beq.n	800253c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80024c4:	2b60      	cmp	r3, #96	; 0x60
 80024c6:	d02b      	beq.n	8002520 <HAL_CAN_IRQHandler+0x32a>
 80024c8:	2b60      	cmp	r3, #96	; 0x60
 80024ca:	d82e      	bhi.n	800252a <HAL_CAN_IRQHandler+0x334>
 80024cc:	2b50      	cmp	r3, #80	; 0x50
 80024ce:	d022      	beq.n	8002516 <HAL_CAN_IRQHandler+0x320>
 80024d0:	2b50      	cmp	r3, #80	; 0x50
 80024d2:	d82a      	bhi.n	800252a <HAL_CAN_IRQHandler+0x334>
 80024d4:	2b40      	cmp	r3, #64	; 0x40
 80024d6:	d019      	beq.n	800250c <HAL_CAN_IRQHandler+0x316>
 80024d8:	2b40      	cmp	r3, #64	; 0x40
 80024da:	d826      	bhi.n	800252a <HAL_CAN_IRQHandler+0x334>
 80024dc:	2b30      	cmp	r3, #48	; 0x30
 80024de:	d010      	beq.n	8002502 <HAL_CAN_IRQHandler+0x30c>
 80024e0:	2b30      	cmp	r3, #48	; 0x30
 80024e2:	d822      	bhi.n	800252a <HAL_CAN_IRQHandler+0x334>
 80024e4:	2b10      	cmp	r3, #16
 80024e6:	d002      	beq.n	80024ee <HAL_CAN_IRQHandler+0x2f8>
 80024e8:	2b20      	cmp	r3, #32
 80024ea:	d005      	beq.n	80024f8 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80024ec:	e01d      	b.n	800252a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80024ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f0:	f043 0308 	orr.w	r3, r3, #8
 80024f4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80024f6:	e019      	b.n	800252c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80024f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fa:	f043 0310 	orr.w	r3, r3, #16
 80024fe:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002500:	e014      	b.n	800252c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002504:	f043 0320 	orr.w	r3, r3, #32
 8002508:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800250a:	e00f      	b.n	800252c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800250c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800250e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002512:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002514:	e00a      	b.n	800252c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002518:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800251c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800251e:	e005      	b.n	800252c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002522:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002526:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002528:	e000      	b.n	800252c <HAL_CAN_IRQHandler+0x336>
            break;
 800252a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	699a      	ldr	r2, [r3, #24]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800253a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2204      	movs	r2, #4
 8002542:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002546:	2b00      	cmp	r3, #0
 8002548:	d008      	beq.n	800255c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800254e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002550:	431a      	orrs	r2, r3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f7fe ff68 	bl	800142c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800255c:	bf00      	nop
 800255e:	3728      	adds	r7, #40	; 0x28
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	bc80      	pop	{r7}
 8002574:	4770      	bx	lr

08002576 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002576:	b480      	push	{r7}
 8002578:	b083      	sub	sp, #12
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr

08002588 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002590:	bf00      	nop
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	bc80      	pop	{r7}
 8002598:	4770      	bx	lr

0800259a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80025a2:	bf00      	nop
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr

080025ac <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bc80      	pop	{r7}
 80025bc:	4770      	bx	lr

080025be <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80025be:	b480      	push	{r7}
 80025c0:	b083      	sub	sp, #12
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80025c6:	bf00      	nop
 80025c8:	370c      	adds	r7, #12
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bc80      	pop	{r7}
 80025ce:	4770      	bx	lr

080025d0 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80025d8:	bf00      	nop
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	bc80      	pop	{r7}
 80025e0:	4770      	bx	lr

080025e2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80025e2:	b480      	push	{r7}
 80025e4:	b083      	sub	sp, #12
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80025ea:	bf00      	nop
 80025ec:	370c      	adds	r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bc80      	pop	{r7}
 80025f2:	4770      	bx	lr

080025f4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80025fc:	bf00      	nop
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	bc80      	pop	{r7}
 8002604:	4770      	bx	lr

08002606 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002606:	b480      	push	{r7}
 8002608:	b083      	sub	sp, #12
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800260e:	bf00      	nop
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	bc80      	pop	{r7}
 8002616:	4770      	bx	lr

08002618 <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8002624:	4618      	mov	r0, r3
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	bc80      	pop	{r7}
 800262c:	4770      	bx	lr

0800262e <HAL_CAN_ResetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ResetError(CAN_HandleTypeDef *hcan)
{
 800262e:	b480      	push	{r7}
 8002630:	b085      	sub	sp, #20
 8002632:	af00      	add	r7, sp, #0
 8002634:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002636:	2300      	movs	r3, #0
 8002638:	73fb      	strb	r3, [r7, #15]
  HAL_CAN_StateTypeDef state = hcan->State;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002640:	73bb      	strb	r3, [r7, #14]

  if ((state == HAL_CAN_STATE_READY) ||
 8002642:	7bbb      	ldrb	r3, [r7, #14]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d002      	beq.n	800264e <HAL_CAN_ResetError+0x20>
 8002648:	7bbb      	ldrb	r3, [r7, #14]
 800264a:	2b02      	cmp	r3, #2
 800264c:	d103      	bne.n	8002656 <HAL_CAN_ResetError+0x28>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Reset CAN error code */
    hcan->ErrorCode = 0U;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	625a      	str	r2, [r3, #36]	; 0x24
 8002654:	e007      	b.n	8002666 <HAL_CAN_ResetError+0x38>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800265a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	625a      	str	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the status */
  return status;
 8002666:	7bfb      	ldrb	r3, [r7, #15]
}
 8002668:	4618      	mov	r0, r3
 800266a:	3714      	adds	r7, #20
 800266c:	46bd      	mov	sp, r7
 800266e:	bc80      	pop	{r7}
 8002670:	4770      	bx	lr
	...

08002674 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f003 0307 	and.w	r3, r3, #7
 8002682:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002684:	4b0c      	ldr	r3, [pc, #48]	; (80026b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800268a:	68ba      	ldr	r2, [r7, #8]
 800268c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002690:	4013      	ands	r3, r2
 8002692:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800269c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026a6:	4a04      	ldr	r2, [pc, #16]	; (80026b8 <__NVIC_SetPriorityGrouping+0x44>)
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	60d3      	str	r3, [r2, #12]
}
 80026ac:	bf00      	nop
 80026ae:	3714      	adds	r7, #20
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc80      	pop	{r7}
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	e000ed00 	.word	0xe000ed00

080026bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026c0:	4b04      	ldr	r3, [pc, #16]	; (80026d4 <__NVIC_GetPriorityGrouping+0x18>)
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	0a1b      	lsrs	r3, r3, #8
 80026c6:	f003 0307 	and.w	r3, r3, #7
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bc80      	pop	{r7}
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop
 80026d4:	e000ed00 	.word	0xe000ed00

080026d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	4603      	mov	r3, r0
 80026e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	db0b      	blt.n	8002702 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ea:	79fb      	ldrb	r3, [r7, #7]
 80026ec:	f003 021f 	and.w	r2, r3, #31
 80026f0:	4906      	ldr	r1, [pc, #24]	; (800270c <__NVIC_EnableIRQ+0x34>)
 80026f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f6:	095b      	lsrs	r3, r3, #5
 80026f8:	2001      	movs	r0, #1
 80026fa:	fa00 f202 	lsl.w	r2, r0, r2
 80026fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002702:	bf00      	nop
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	bc80      	pop	{r7}
 800270a:	4770      	bx	lr
 800270c:	e000e100 	.word	0xe000e100

08002710 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	4603      	mov	r3, r0
 8002718:	6039      	str	r1, [r7, #0]
 800271a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800271c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002720:	2b00      	cmp	r3, #0
 8002722:	db0a      	blt.n	800273a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	b2da      	uxtb	r2, r3
 8002728:	490c      	ldr	r1, [pc, #48]	; (800275c <__NVIC_SetPriority+0x4c>)
 800272a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272e:	0112      	lsls	r2, r2, #4
 8002730:	b2d2      	uxtb	r2, r2
 8002732:	440b      	add	r3, r1
 8002734:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002738:	e00a      	b.n	8002750 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	b2da      	uxtb	r2, r3
 800273e:	4908      	ldr	r1, [pc, #32]	; (8002760 <__NVIC_SetPriority+0x50>)
 8002740:	79fb      	ldrb	r3, [r7, #7]
 8002742:	f003 030f 	and.w	r3, r3, #15
 8002746:	3b04      	subs	r3, #4
 8002748:	0112      	lsls	r2, r2, #4
 800274a:	b2d2      	uxtb	r2, r2
 800274c:	440b      	add	r3, r1
 800274e:	761a      	strb	r2, [r3, #24]
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	e000e100 	.word	0xe000e100
 8002760:	e000ed00 	.word	0xe000ed00

08002764 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002764:	b480      	push	{r7}
 8002766:	b089      	sub	sp, #36	; 0x24
 8002768:	af00      	add	r7, sp, #0
 800276a:	60f8      	str	r0, [r7, #12]
 800276c:	60b9      	str	r1, [r7, #8]
 800276e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f003 0307 	and.w	r3, r3, #7
 8002776:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	f1c3 0307 	rsb	r3, r3, #7
 800277e:	2b04      	cmp	r3, #4
 8002780:	bf28      	it	cs
 8002782:	2304      	movcs	r3, #4
 8002784:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	3304      	adds	r3, #4
 800278a:	2b06      	cmp	r3, #6
 800278c:	d902      	bls.n	8002794 <NVIC_EncodePriority+0x30>
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	3b03      	subs	r3, #3
 8002792:	e000      	b.n	8002796 <NVIC_EncodePriority+0x32>
 8002794:	2300      	movs	r3, #0
 8002796:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002798:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800279c:	69bb      	ldr	r3, [r7, #24]
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	43da      	mvns	r2, r3
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	401a      	ands	r2, r3
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027ac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	fa01 f303 	lsl.w	r3, r1, r3
 80027b6:	43d9      	mvns	r1, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027bc:	4313      	orrs	r3, r2
         );
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3724      	adds	r7, #36	; 0x24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bc80      	pop	{r7}
 80027c6:	4770      	bx	lr

080027c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	3b01      	subs	r3, #1
 80027d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027d8:	d301      	bcc.n	80027de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027da:	2301      	movs	r3, #1
 80027dc:	e00f      	b.n	80027fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027de:	4a0a      	ldr	r2, [pc, #40]	; (8002808 <SysTick_Config+0x40>)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	3b01      	subs	r3, #1
 80027e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027e6:	210f      	movs	r1, #15
 80027e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80027ec:	f7ff ff90 	bl	8002710 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027f0:	4b05      	ldr	r3, [pc, #20]	; (8002808 <SysTick_Config+0x40>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027f6:	4b04      	ldr	r3, [pc, #16]	; (8002808 <SysTick_Config+0x40>)
 80027f8:	2207      	movs	r2, #7
 80027fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3708      	adds	r7, #8
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	e000e010 	.word	0xe000e010

0800280c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f7ff ff2d 	bl	8002674 <__NVIC_SetPriorityGrouping>
}
 800281a:	bf00      	nop
 800281c:	3708      	adds	r7, #8
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002822:	b580      	push	{r7, lr}
 8002824:	b086      	sub	sp, #24
 8002826:	af00      	add	r7, sp, #0
 8002828:	4603      	mov	r3, r0
 800282a:	60b9      	str	r1, [r7, #8]
 800282c:	607a      	str	r2, [r7, #4]
 800282e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002830:	2300      	movs	r3, #0
 8002832:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002834:	f7ff ff42 	bl	80026bc <__NVIC_GetPriorityGrouping>
 8002838:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	68b9      	ldr	r1, [r7, #8]
 800283e:	6978      	ldr	r0, [r7, #20]
 8002840:	f7ff ff90 	bl	8002764 <NVIC_EncodePriority>
 8002844:	4602      	mov	r2, r0
 8002846:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800284a:	4611      	mov	r1, r2
 800284c:	4618      	mov	r0, r3
 800284e:	f7ff ff5f 	bl	8002710 <__NVIC_SetPriority>
}
 8002852:	bf00      	nop
 8002854:	3718      	adds	r7, #24
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}

0800285a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800285a:	b580      	push	{r7, lr}
 800285c:	b082      	sub	sp, #8
 800285e:	af00      	add	r7, sp, #0
 8002860:	4603      	mov	r3, r0
 8002862:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002864:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002868:	4618      	mov	r0, r3
 800286a:	f7ff ff35 	bl	80026d8 <__NVIC_EnableIRQ>
}
 800286e:	bf00      	nop
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}

08002876 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	b082      	sub	sp, #8
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f7ff ffa2 	bl	80027c8 <SysTick_Config>
 8002884:	4603      	mov	r3, r0
}
 8002886:	4618      	mov	r0, r3
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
	...

08002890 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002898:	2300      	movs	r3, #0
 800289a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d005      	beq.n	80028b2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2204      	movs	r2, #4
 80028aa:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	73fb      	strb	r3, [r7, #15]
 80028b0:	e0d6      	b.n	8002a60 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f022 020e 	bic.w	r2, r2, #14
 80028c0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f022 0201 	bic.w	r2, r2, #1
 80028d0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	461a      	mov	r2, r3
 80028d8:	4b64      	ldr	r3, [pc, #400]	; (8002a6c <HAL_DMA_Abort_IT+0x1dc>)
 80028da:	429a      	cmp	r2, r3
 80028dc:	d958      	bls.n	8002990 <HAL_DMA_Abort_IT+0x100>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a63      	ldr	r2, [pc, #396]	; (8002a70 <HAL_DMA_Abort_IT+0x1e0>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d04f      	beq.n	8002988 <HAL_DMA_Abort_IT+0xf8>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a61      	ldr	r2, [pc, #388]	; (8002a74 <HAL_DMA_Abort_IT+0x1e4>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d048      	beq.n	8002984 <HAL_DMA_Abort_IT+0xf4>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a60      	ldr	r2, [pc, #384]	; (8002a78 <HAL_DMA_Abort_IT+0x1e8>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d040      	beq.n	800297e <HAL_DMA_Abort_IT+0xee>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a5e      	ldr	r2, [pc, #376]	; (8002a7c <HAL_DMA_Abort_IT+0x1ec>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d038      	beq.n	8002978 <HAL_DMA_Abort_IT+0xe8>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a5d      	ldr	r2, [pc, #372]	; (8002a80 <HAL_DMA_Abort_IT+0x1f0>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d030      	beq.n	8002972 <HAL_DMA_Abort_IT+0xe2>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a5b      	ldr	r2, [pc, #364]	; (8002a84 <HAL_DMA_Abort_IT+0x1f4>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d028      	beq.n	800296c <HAL_DMA_Abort_IT+0xdc>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a53      	ldr	r2, [pc, #332]	; (8002a6c <HAL_DMA_Abort_IT+0x1dc>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d020      	beq.n	8002966 <HAL_DMA_Abort_IT+0xd6>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a57      	ldr	r2, [pc, #348]	; (8002a88 <HAL_DMA_Abort_IT+0x1f8>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d019      	beq.n	8002962 <HAL_DMA_Abort_IT+0xd2>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a56      	ldr	r2, [pc, #344]	; (8002a8c <HAL_DMA_Abort_IT+0x1fc>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d012      	beq.n	800295e <HAL_DMA_Abort_IT+0xce>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a54      	ldr	r2, [pc, #336]	; (8002a90 <HAL_DMA_Abort_IT+0x200>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d00a      	beq.n	8002958 <HAL_DMA_Abort_IT+0xc8>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a53      	ldr	r2, [pc, #332]	; (8002a94 <HAL_DMA_Abort_IT+0x204>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d102      	bne.n	8002952 <HAL_DMA_Abort_IT+0xc2>
 800294c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002950:	e01b      	b.n	800298a <HAL_DMA_Abort_IT+0xfa>
 8002952:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002956:	e018      	b.n	800298a <HAL_DMA_Abort_IT+0xfa>
 8002958:	f44f 7380 	mov.w	r3, #256	; 0x100
 800295c:	e015      	b.n	800298a <HAL_DMA_Abort_IT+0xfa>
 800295e:	2310      	movs	r3, #16
 8002960:	e013      	b.n	800298a <HAL_DMA_Abort_IT+0xfa>
 8002962:	2301      	movs	r3, #1
 8002964:	e011      	b.n	800298a <HAL_DMA_Abort_IT+0xfa>
 8002966:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800296a:	e00e      	b.n	800298a <HAL_DMA_Abort_IT+0xfa>
 800296c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002970:	e00b      	b.n	800298a <HAL_DMA_Abort_IT+0xfa>
 8002972:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002976:	e008      	b.n	800298a <HAL_DMA_Abort_IT+0xfa>
 8002978:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800297c:	e005      	b.n	800298a <HAL_DMA_Abort_IT+0xfa>
 800297e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002982:	e002      	b.n	800298a <HAL_DMA_Abort_IT+0xfa>
 8002984:	2310      	movs	r3, #16
 8002986:	e000      	b.n	800298a <HAL_DMA_Abort_IT+0xfa>
 8002988:	2301      	movs	r3, #1
 800298a:	4a43      	ldr	r2, [pc, #268]	; (8002a98 <HAL_DMA_Abort_IT+0x208>)
 800298c:	6053      	str	r3, [r2, #4]
 800298e:	e057      	b.n	8002a40 <HAL_DMA_Abort_IT+0x1b0>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a36      	ldr	r2, [pc, #216]	; (8002a70 <HAL_DMA_Abort_IT+0x1e0>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d04f      	beq.n	8002a3a <HAL_DMA_Abort_IT+0x1aa>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a35      	ldr	r2, [pc, #212]	; (8002a74 <HAL_DMA_Abort_IT+0x1e4>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d048      	beq.n	8002a36 <HAL_DMA_Abort_IT+0x1a6>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a33      	ldr	r2, [pc, #204]	; (8002a78 <HAL_DMA_Abort_IT+0x1e8>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d040      	beq.n	8002a30 <HAL_DMA_Abort_IT+0x1a0>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a32      	ldr	r2, [pc, #200]	; (8002a7c <HAL_DMA_Abort_IT+0x1ec>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d038      	beq.n	8002a2a <HAL_DMA_Abort_IT+0x19a>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a30      	ldr	r2, [pc, #192]	; (8002a80 <HAL_DMA_Abort_IT+0x1f0>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d030      	beq.n	8002a24 <HAL_DMA_Abort_IT+0x194>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a2f      	ldr	r2, [pc, #188]	; (8002a84 <HAL_DMA_Abort_IT+0x1f4>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d028      	beq.n	8002a1e <HAL_DMA_Abort_IT+0x18e>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a26      	ldr	r2, [pc, #152]	; (8002a6c <HAL_DMA_Abort_IT+0x1dc>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d020      	beq.n	8002a18 <HAL_DMA_Abort_IT+0x188>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a2b      	ldr	r2, [pc, #172]	; (8002a88 <HAL_DMA_Abort_IT+0x1f8>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d019      	beq.n	8002a14 <HAL_DMA_Abort_IT+0x184>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a29      	ldr	r2, [pc, #164]	; (8002a8c <HAL_DMA_Abort_IT+0x1fc>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d012      	beq.n	8002a10 <HAL_DMA_Abort_IT+0x180>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a28      	ldr	r2, [pc, #160]	; (8002a90 <HAL_DMA_Abort_IT+0x200>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d00a      	beq.n	8002a0a <HAL_DMA_Abort_IT+0x17a>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a26      	ldr	r2, [pc, #152]	; (8002a94 <HAL_DMA_Abort_IT+0x204>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d102      	bne.n	8002a04 <HAL_DMA_Abort_IT+0x174>
 80029fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a02:	e01b      	b.n	8002a3c <HAL_DMA_Abort_IT+0x1ac>
 8002a04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a08:	e018      	b.n	8002a3c <HAL_DMA_Abort_IT+0x1ac>
 8002a0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a0e:	e015      	b.n	8002a3c <HAL_DMA_Abort_IT+0x1ac>
 8002a10:	2310      	movs	r3, #16
 8002a12:	e013      	b.n	8002a3c <HAL_DMA_Abort_IT+0x1ac>
 8002a14:	2301      	movs	r3, #1
 8002a16:	e011      	b.n	8002a3c <HAL_DMA_Abort_IT+0x1ac>
 8002a18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a1c:	e00e      	b.n	8002a3c <HAL_DMA_Abort_IT+0x1ac>
 8002a1e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002a22:	e00b      	b.n	8002a3c <HAL_DMA_Abort_IT+0x1ac>
 8002a24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a28:	e008      	b.n	8002a3c <HAL_DMA_Abort_IT+0x1ac>
 8002a2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a2e:	e005      	b.n	8002a3c <HAL_DMA_Abort_IT+0x1ac>
 8002a30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a34:	e002      	b.n	8002a3c <HAL_DMA_Abort_IT+0x1ac>
 8002a36:	2310      	movs	r3, #16
 8002a38:	e000      	b.n	8002a3c <HAL_DMA_Abort_IT+0x1ac>
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	4a17      	ldr	r2, [pc, #92]	; (8002a9c <HAL_DMA_Abort_IT+0x20c>)
 8002a3e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2201      	movs	r2, #1
 8002a44:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d003      	beq.n	8002a60 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	4798      	blx	r3
    } 
  }
  return status;
 8002a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3710      	adds	r7, #16
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	40020080 	.word	0x40020080
 8002a70:	40020008 	.word	0x40020008
 8002a74:	4002001c 	.word	0x4002001c
 8002a78:	40020030 	.word	0x40020030
 8002a7c:	40020044 	.word	0x40020044
 8002a80:	40020058 	.word	0x40020058
 8002a84:	4002006c 	.word	0x4002006c
 8002a88:	40020408 	.word	0x40020408
 8002a8c:	4002041c 	.word	0x4002041c
 8002a90:	40020430 	.word	0x40020430
 8002a94:	40020444 	.word	0x40020444
 8002a98:	40020400 	.word	0x40020400
 8002a9c:	40020000 	.word	0x40020000

08002aa0 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bc80      	pop	{r7}
 8002ab6:	4770      	bx	lr

08002ab8 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002aba:	b087      	sub	sp, #28
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002aca:	2300      	movs	r3, #0
 8002acc:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002ad2:	4b2f      	ldr	r3, [pc, #188]	; (8002b90 <HAL_FLASH_Program+0xd8>)
 8002ad4:	7e1b      	ldrb	r3, [r3, #24]
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d101      	bne.n	8002ade <HAL_FLASH_Program+0x26>
 8002ada:	2302      	movs	r3, #2
 8002adc:	e054      	b.n	8002b88 <HAL_FLASH_Program+0xd0>
 8002ade:	4b2c      	ldr	r3, [pc, #176]	; (8002b90 <HAL_FLASH_Program+0xd8>)
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002ae4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002ae8:	f000 f898 	bl	8002c1c <FLASH_WaitForLastOperation>
 8002aec:	4603      	mov	r3, r0
 8002aee:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002af0:	7dfb      	ldrb	r3, [r7, #23]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d144      	bne.n	8002b80 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d102      	bne.n	8002b02 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002afc:	2301      	movs	r3, #1
 8002afe:	757b      	strb	r3, [r7, #21]
 8002b00:	e007      	b.n	8002b12 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d102      	bne.n	8002b0e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002b08:	2302      	movs	r3, #2
 8002b0a:	757b      	strb	r3, [r7, #21]
 8002b0c:	e001      	b.n	8002b12 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002b0e:	2304      	movs	r3, #4
 8002b10:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002b12:	2300      	movs	r3, #0
 8002b14:	75bb      	strb	r3, [r7, #22]
 8002b16:	e02d      	b.n	8002b74 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002b18:	7dbb      	ldrb	r3, [r7, #22]
 8002b1a:	005a      	lsls	r2, r3, #1
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	eb02 0c03 	add.w	ip, r2, r3
 8002b22:	7dbb      	ldrb	r3, [r7, #22]
 8002b24:	0119      	lsls	r1, r3, #4
 8002b26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b2a:	f1c1 0620 	rsb	r6, r1, #32
 8002b2e:	f1a1 0020 	sub.w	r0, r1, #32
 8002b32:	fa22 f401 	lsr.w	r4, r2, r1
 8002b36:	fa03 f606 	lsl.w	r6, r3, r6
 8002b3a:	4334      	orrs	r4, r6
 8002b3c:	fa23 f000 	lsr.w	r0, r3, r0
 8002b40:	4304      	orrs	r4, r0
 8002b42:	fa23 f501 	lsr.w	r5, r3, r1
 8002b46:	b2a3      	uxth	r3, r4
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4660      	mov	r0, ip
 8002b4c:	f000 f84a 	bl	8002be4 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002b50:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002b54:	f000 f862 	bl	8002c1c <FLASH_WaitForLastOperation>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002b5c:	4b0d      	ldr	r3, [pc, #52]	; (8002b94 <HAL_FLASH_Program+0xdc>)
 8002b5e:	691b      	ldr	r3, [r3, #16]
 8002b60:	4a0c      	ldr	r2, [pc, #48]	; (8002b94 <HAL_FLASH_Program+0xdc>)
 8002b62:	f023 0301 	bic.w	r3, r3, #1
 8002b66:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002b68:	7dfb      	ldrb	r3, [r7, #23]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d107      	bne.n	8002b7e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002b6e:	7dbb      	ldrb	r3, [r7, #22]
 8002b70:	3301      	adds	r3, #1
 8002b72:	75bb      	strb	r3, [r7, #22]
 8002b74:	7dba      	ldrb	r2, [r7, #22]
 8002b76:	7d7b      	ldrb	r3, [r7, #21]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d3cd      	bcc.n	8002b18 <HAL_FLASH_Program+0x60>
 8002b7c:	e000      	b.n	8002b80 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002b7e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002b80:	4b03      	ldr	r3, [pc, #12]	; (8002b90 <HAL_FLASH_Program+0xd8>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	761a      	strb	r2, [r3, #24]

  return status;
 8002b86:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	371c      	adds	r7, #28
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b90:	20000250 	.word	0x20000250
 8002b94:	40022000 	.word	0x40022000

08002b98 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002ba2:	4b0d      	ldr	r3, [pc, #52]	; (8002bd8 <HAL_FLASH_Unlock+0x40>)
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00d      	beq.n	8002bca <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002bae:	4b0a      	ldr	r3, [pc, #40]	; (8002bd8 <HAL_FLASH_Unlock+0x40>)
 8002bb0:	4a0a      	ldr	r2, [pc, #40]	; (8002bdc <HAL_FLASH_Unlock+0x44>)
 8002bb2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002bb4:	4b08      	ldr	r3, [pc, #32]	; (8002bd8 <HAL_FLASH_Unlock+0x40>)
 8002bb6:	4a0a      	ldr	r2, [pc, #40]	; (8002be0 <HAL_FLASH_Unlock+0x48>)
 8002bb8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002bba:	4b07      	ldr	r3, [pc, #28]	; (8002bd8 <HAL_FLASH_Unlock+0x40>)
 8002bbc:	691b      	ldr	r3, [r3, #16]
 8002bbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d001      	beq.n	8002bca <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002bca:	79fb      	ldrb	r3, [r7, #7]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bc80      	pop	{r7}
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	40022000 	.word	0x40022000
 8002bdc:	45670123 	.word	0x45670123
 8002be0:	cdef89ab 	.word	0xcdef89ab

08002be4 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	460b      	mov	r3, r1
 8002bee:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002bf0:	4b08      	ldr	r3, [pc, #32]	; (8002c14 <FLASH_Program_HalfWord+0x30>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002bf6:	4b08      	ldr	r3, [pc, #32]	; (8002c18 <FLASH_Program_HalfWord+0x34>)
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	4a07      	ldr	r2, [pc, #28]	; (8002c18 <FLASH_Program_HalfWord+0x34>)
 8002bfc:	f043 0301 	orr.w	r3, r3, #1
 8002c00:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	887a      	ldrh	r2, [r7, #2]
 8002c06:	801a      	strh	r2, [r3, #0]
}
 8002c08:	bf00      	nop
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bc80      	pop	{r7}
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	20000250 	.word	0x20000250
 8002c18:	40022000 	.word	0x40022000

08002c1c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002c24:	f7fe fe56 	bl	80018d4 <HAL_GetTick>
 8002c28:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002c2a:	e010      	b.n	8002c4e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c32:	d00c      	beq.n	8002c4e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d007      	beq.n	8002c4a <FLASH_WaitForLastOperation+0x2e>
 8002c3a:	f7fe fe4b 	bl	80018d4 <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d201      	bcs.n	8002c4e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e025      	b.n	8002c9a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002c4e:	4b15      	ldr	r3, [pc, #84]	; (8002ca4 <FLASH_WaitForLastOperation+0x88>)
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	f003 0301 	and.w	r3, r3, #1
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d1e8      	bne.n	8002c2c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002c5a:	4b12      	ldr	r3, [pc, #72]	; (8002ca4 <FLASH_WaitForLastOperation+0x88>)
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	f003 0320 	and.w	r3, r3, #32
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d002      	beq.n	8002c6c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002c66:	4b0f      	ldr	r3, [pc, #60]	; (8002ca4 <FLASH_WaitForLastOperation+0x88>)
 8002c68:	2220      	movs	r2, #32
 8002c6a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002c6c:	4b0d      	ldr	r3, [pc, #52]	; (8002ca4 <FLASH_WaitForLastOperation+0x88>)
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	f003 0310 	and.w	r3, r3, #16
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d10b      	bne.n	8002c90 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002c78:	4b0a      	ldr	r3, [pc, #40]	; (8002ca4 <FLASH_WaitForLastOperation+0x88>)
 8002c7a:	69db      	ldr	r3, [r3, #28]
 8002c7c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d105      	bne.n	8002c90 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002c84:	4b07      	ldr	r3, [pc, #28]	; (8002ca4 <FLASH_WaitForLastOperation+0x88>)
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d003      	beq.n	8002c98 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002c90:	f000 f80a 	bl	8002ca8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	e000      	b.n	8002c9a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	40022000 	.word	0x40022000

08002ca8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002cb2:	4b23      	ldr	r3, [pc, #140]	; (8002d40 <FLASH_SetErrorCode+0x98>)
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	f003 0310 	and.w	r3, r3, #16
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d009      	beq.n	8002cd2 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002cbe:	4b21      	ldr	r3, [pc, #132]	; (8002d44 <FLASH_SetErrorCode+0x9c>)
 8002cc0:	69db      	ldr	r3, [r3, #28]
 8002cc2:	f043 0302 	orr.w	r3, r3, #2
 8002cc6:	4a1f      	ldr	r2, [pc, #124]	; (8002d44 <FLASH_SetErrorCode+0x9c>)
 8002cc8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f043 0310 	orr.w	r3, r3, #16
 8002cd0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002cd2:	4b1b      	ldr	r3, [pc, #108]	; (8002d40 <FLASH_SetErrorCode+0x98>)
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	f003 0304 	and.w	r3, r3, #4
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d009      	beq.n	8002cf2 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002cde:	4b19      	ldr	r3, [pc, #100]	; (8002d44 <FLASH_SetErrorCode+0x9c>)
 8002ce0:	69db      	ldr	r3, [r3, #28]
 8002ce2:	f043 0301 	orr.w	r3, r3, #1
 8002ce6:	4a17      	ldr	r2, [pc, #92]	; (8002d44 <FLASH_SetErrorCode+0x9c>)
 8002ce8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f043 0304 	orr.w	r3, r3, #4
 8002cf0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002cf2:	4b13      	ldr	r3, [pc, #76]	; (8002d40 <FLASH_SetErrorCode+0x98>)
 8002cf4:	69db      	ldr	r3, [r3, #28]
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d00b      	beq.n	8002d16 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002cfe:	4b11      	ldr	r3, [pc, #68]	; (8002d44 <FLASH_SetErrorCode+0x9c>)
 8002d00:	69db      	ldr	r3, [r3, #28]
 8002d02:	f043 0304 	orr.w	r3, r3, #4
 8002d06:	4a0f      	ldr	r2, [pc, #60]	; (8002d44 <FLASH_SetErrorCode+0x9c>)
 8002d08:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002d0a:	4b0d      	ldr	r3, [pc, #52]	; (8002d40 <FLASH_SetErrorCode+0x98>)
 8002d0c:	69db      	ldr	r3, [r3, #28]
 8002d0e:	4a0c      	ldr	r2, [pc, #48]	; (8002d40 <FLASH_SetErrorCode+0x98>)
 8002d10:	f023 0301 	bic.w	r3, r3, #1
 8002d14:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	f240 1201 	movw	r2, #257	; 0x101
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d106      	bne.n	8002d2e <FLASH_SetErrorCode+0x86>
 8002d20:	4b07      	ldr	r3, [pc, #28]	; (8002d40 <FLASH_SetErrorCode+0x98>)
 8002d22:	69db      	ldr	r3, [r3, #28]
 8002d24:	4a06      	ldr	r2, [pc, #24]	; (8002d40 <FLASH_SetErrorCode+0x98>)
 8002d26:	f023 0301 	bic.w	r3, r3, #1
 8002d2a:	61d3      	str	r3, [r2, #28]
}  
 8002d2c:	e002      	b.n	8002d34 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002d2e:	4a04      	ldr	r2, [pc, #16]	; (8002d40 <FLASH_SetErrorCode+0x98>)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	60d3      	str	r3, [r2, #12]
}  
 8002d34:	bf00      	nop
 8002d36:	370c      	adds	r7, #12
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bc80      	pop	{r7}
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	40022000 	.word	0x40022000
 8002d44:	20000250 	.word	0x20000250

08002d48 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002d56:	2300      	movs	r3, #0
 8002d58:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002d5a:	4b2f      	ldr	r3, [pc, #188]	; (8002e18 <HAL_FLASHEx_Erase+0xd0>)
 8002d5c:	7e1b      	ldrb	r3, [r3, #24]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d101      	bne.n	8002d66 <HAL_FLASHEx_Erase+0x1e>
 8002d62:	2302      	movs	r3, #2
 8002d64:	e053      	b.n	8002e0e <HAL_FLASHEx_Erase+0xc6>
 8002d66:	4b2c      	ldr	r3, [pc, #176]	; (8002e18 <HAL_FLASHEx_Erase+0xd0>)
 8002d68:	2201      	movs	r2, #1
 8002d6a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d116      	bne.n	8002da2 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002d74:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002d78:	f7ff ff50 	bl	8002c1c <FLASH_WaitForLastOperation>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d141      	bne.n	8002e06 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8002d82:	2001      	movs	r0, #1
 8002d84:	f000 f84c 	bl	8002e20 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002d88:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002d8c:	f7ff ff46 	bl	8002c1c <FLASH_WaitForLastOperation>
 8002d90:	4603      	mov	r3, r0
 8002d92:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002d94:	4b21      	ldr	r3, [pc, #132]	; (8002e1c <HAL_FLASHEx_Erase+0xd4>)
 8002d96:	691b      	ldr	r3, [r3, #16]
 8002d98:	4a20      	ldr	r2, [pc, #128]	; (8002e1c <HAL_FLASHEx_Erase+0xd4>)
 8002d9a:	f023 0304 	bic.w	r3, r3, #4
 8002d9e:	6113      	str	r3, [r2, #16]
 8002da0:	e031      	b.n	8002e06 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002da2:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002da6:	f7ff ff39 	bl	8002c1c <FLASH_WaitForLastOperation>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d12a      	bne.n	8002e06 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002db6:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	60bb      	str	r3, [r7, #8]
 8002dbe:	e019      	b.n	8002df4 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002dc0:	68b8      	ldr	r0, [r7, #8]
 8002dc2:	f000 f849 	bl	8002e58 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002dc6:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002dca:	f7ff ff27 	bl	8002c1c <FLASH_WaitForLastOperation>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002dd2:	4b12      	ldr	r3, [pc, #72]	; (8002e1c <HAL_FLASHEx_Erase+0xd4>)
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	4a11      	ldr	r2, [pc, #68]	; (8002e1c <HAL_FLASHEx_Erase+0xd4>)
 8002dd8:	f023 0302 	bic.w	r3, r3, #2
 8002ddc:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8002dde:	7bfb      	ldrb	r3, [r7, #15]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d003      	beq.n	8002dec <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	68ba      	ldr	r2, [r7, #8]
 8002de8:	601a      	str	r2, [r3, #0]
            break;
 8002dea:	e00c      	b.n	8002e06 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002df2:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	02da      	lsls	r2, r3, #11
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8002e00:	68ba      	ldr	r2, [r7, #8]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d3dc      	bcc.n	8002dc0 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002e06:	4b04      	ldr	r3, [pc, #16]	; (8002e18 <HAL_FLASHEx_Erase+0xd0>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	761a      	strb	r2, [r3, #24]

  return status;
 8002e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	20000250 	.word	0x20000250
 8002e1c:	40022000 	.word	0x40022000

08002e20 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002e28:	4b09      	ldr	r3, [pc, #36]	; (8002e50 <FLASH_MassErase+0x30>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8002e2e:	4b09      	ldr	r3, [pc, #36]	; (8002e54 <FLASH_MassErase+0x34>)
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	4a08      	ldr	r2, [pc, #32]	; (8002e54 <FLASH_MassErase+0x34>)
 8002e34:	f043 0304 	orr.w	r3, r3, #4
 8002e38:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002e3a:	4b06      	ldr	r3, [pc, #24]	; (8002e54 <FLASH_MassErase+0x34>)
 8002e3c:	691b      	ldr	r3, [r3, #16]
 8002e3e:	4a05      	ldr	r2, [pc, #20]	; (8002e54 <FLASH_MassErase+0x34>)
 8002e40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e44:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bc80      	pop	{r7}
 8002e4e:	4770      	bx	lr
 8002e50:	20000250 	.word	0x20000250
 8002e54:	40022000 	.word	0x40022000

08002e58 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002e60:	4b0b      	ldr	r3, [pc, #44]	; (8002e90 <FLASH_PageErase+0x38>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002e66:	4b0b      	ldr	r3, [pc, #44]	; (8002e94 <FLASH_PageErase+0x3c>)
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	4a0a      	ldr	r2, [pc, #40]	; (8002e94 <FLASH_PageErase+0x3c>)
 8002e6c:	f043 0302 	orr.w	r3, r3, #2
 8002e70:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002e72:	4a08      	ldr	r2, [pc, #32]	; (8002e94 <FLASH_PageErase+0x3c>)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002e78:	4b06      	ldr	r3, [pc, #24]	; (8002e94 <FLASH_PageErase+0x3c>)
 8002e7a:	691b      	ldr	r3, [r3, #16]
 8002e7c:	4a05      	ldr	r2, [pc, #20]	; (8002e94 <FLASH_PageErase+0x3c>)
 8002e7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e82:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002e84:	bf00      	nop
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bc80      	pop	{r7}
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	20000250 	.word	0x20000250
 8002e94:	40022000 	.word	0x40022000

08002e98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b08b      	sub	sp, #44	; 0x2c
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002eaa:	e169      	b.n	8003180 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002eac:	2201      	movs	r2, #1
 8002eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	69fa      	ldr	r2, [r7, #28]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	f040 8158 	bne.w	800317a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	4a9a      	ldr	r2, [pc, #616]	; (8003138 <HAL_GPIO_Init+0x2a0>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d05e      	beq.n	8002f92 <HAL_GPIO_Init+0xfa>
 8002ed4:	4a98      	ldr	r2, [pc, #608]	; (8003138 <HAL_GPIO_Init+0x2a0>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d875      	bhi.n	8002fc6 <HAL_GPIO_Init+0x12e>
 8002eda:	4a98      	ldr	r2, [pc, #608]	; (800313c <HAL_GPIO_Init+0x2a4>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d058      	beq.n	8002f92 <HAL_GPIO_Init+0xfa>
 8002ee0:	4a96      	ldr	r2, [pc, #600]	; (800313c <HAL_GPIO_Init+0x2a4>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d86f      	bhi.n	8002fc6 <HAL_GPIO_Init+0x12e>
 8002ee6:	4a96      	ldr	r2, [pc, #600]	; (8003140 <HAL_GPIO_Init+0x2a8>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d052      	beq.n	8002f92 <HAL_GPIO_Init+0xfa>
 8002eec:	4a94      	ldr	r2, [pc, #592]	; (8003140 <HAL_GPIO_Init+0x2a8>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d869      	bhi.n	8002fc6 <HAL_GPIO_Init+0x12e>
 8002ef2:	4a94      	ldr	r2, [pc, #592]	; (8003144 <HAL_GPIO_Init+0x2ac>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d04c      	beq.n	8002f92 <HAL_GPIO_Init+0xfa>
 8002ef8:	4a92      	ldr	r2, [pc, #584]	; (8003144 <HAL_GPIO_Init+0x2ac>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d863      	bhi.n	8002fc6 <HAL_GPIO_Init+0x12e>
 8002efe:	4a92      	ldr	r2, [pc, #584]	; (8003148 <HAL_GPIO_Init+0x2b0>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d046      	beq.n	8002f92 <HAL_GPIO_Init+0xfa>
 8002f04:	4a90      	ldr	r2, [pc, #576]	; (8003148 <HAL_GPIO_Init+0x2b0>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d85d      	bhi.n	8002fc6 <HAL_GPIO_Init+0x12e>
 8002f0a:	2b12      	cmp	r3, #18
 8002f0c:	d82a      	bhi.n	8002f64 <HAL_GPIO_Init+0xcc>
 8002f0e:	2b12      	cmp	r3, #18
 8002f10:	d859      	bhi.n	8002fc6 <HAL_GPIO_Init+0x12e>
 8002f12:	a201      	add	r2, pc, #4	; (adr r2, 8002f18 <HAL_GPIO_Init+0x80>)
 8002f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f18:	08002f93 	.word	0x08002f93
 8002f1c:	08002f6d 	.word	0x08002f6d
 8002f20:	08002f7f 	.word	0x08002f7f
 8002f24:	08002fc1 	.word	0x08002fc1
 8002f28:	08002fc7 	.word	0x08002fc7
 8002f2c:	08002fc7 	.word	0x08002fc7
 8002f30:	08002fc7 	.word	0x08002fc7
 8002f34:	08002fc7 	.word	0x08002fc7
 8002f38:	08002fc7 	.word	0x08002fc7
 8002f3c:	08002fc7 	.word	0x08002fc7
 8002f40:	08002fc7 	.word	0x08002fc7
 8002f44:	08002fc7 	.word	0x08002fc7
 8002f48:	08002fc7 	.word	0x08002fc7
 8002f4c:	08002fc7 	.word	0x08002fc7
 8002f50:	08002fc7 	.word	0x08002fc7
 8002f54:	08002fc7 	.word	0x08002fc7
 8002f58:	08002fc7 	.word	0x08002fc7
 8002f5c:	08002f75 	.word	0x08002f75
 8002f60:	08002f89 	.word	0x08002f89
 8002f64:	4a79      	ldr	r2, [pc, #484]	; (800314c <HAL_GPIO_Init+0x2b4>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d013      	beq.n	8002f92 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f6a:	e02c      	b.n	8002fc6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	623b      	str	r3, [r7, #32]
          break;
 8002f72:	e029      	b.n	8002fc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	3304      	adds	r3, #4
 8002f7a:	623b      	str	r3, [r7, #32]
          break;
 8002f7c:	e024      	b.n	8002fc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	3308      	adds	r3, #8
 8002f84:	623b      	str	r3, [r7, #32]
          break;
 8002f86:	e01f      	b.n	8002fc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	330c      	adds	r3, #12
 8002f8e:	623b      	str	r3, [r7, #32]
          break;
 8002f90:	e01a      	b.n	8002fc8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d102      	bne.n	8002fa0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f9a:	2304      	movs	r3, #4
 8002f9c:	623b      	str	r3, [r7, #32]
          break;
 8002f9e:	e013      	b.n	8002fc8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d105      	bne.n	8002fb4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fa8:	2308      	movs	r3, #8
 8002faa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	69fa      	ldr	r2, [r7, #28]
 8002fb0:	611a      	str	r2, [r3, #16]
          break;
 8002fb2:	e009      	b.n	8002fc8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fb4:	2308      	movs	r3, #8
 8002fb6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	69fa      	ldr	r2, [r7, #28]
 8002fbc:	615a      	str	r2, [r3, #20]
          break;
 8002fbe:	e003      	b.n	8002fc8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	623b      	str	r3, [r7, #32]
          break;
 8002fc4:	e000      	b.n	8002fc8 <HAL_GPIO_Init+0x130>
          break;
 8002fc6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002fc8:	69bb      	ldr	r3, [r7, #24]
 8002fca:	2bff      	cmp	r3, #255	; 0xff
 8002fcc:	d801      	bhi.n	8002fd2 <HAL_GPIO_Init+0x13a>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	e001      	b.n	8002fd6 <HAL_GPIO_Init+0x13e>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	3304      	adds	r3, #4
 8002fd6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	2bff      	cmp	r3, #255	; 0xff
 8002fdc:	d802      	bhi.n	8002fe4 <HAL_GPIO_Init+0x14c>
 8002fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	e002      	b.n	8002fea <HAL_GPIO_Init+0x152>
 8002fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe6:	3b08      	subs	r3, #8
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	210f      	movs	r1, #15
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ff8:	43db      	mvns	r3, r3
 8002ffa:	401a      	ands	r2, r3
 8002ffc:	6a39      	ldr	r1, [r7, #32]
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	fa01 f303 	lsl.w	r3, r1, r3
 8003004:	431a      	orrs	r2, r3
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003012:	2b00      	cmp	r3, #0
 8003014:	f000 80b1 	beq.w	800317a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003018:	4b4d      	ldr	r3, [pc, #308]	; (8003150 <HAL_GPIO_Init+0x2b8>)
 800301a:	699b      	ldr	r3, [r3, #24]
 800301c:	4a4c      	ldr	r2, [pc, #304]	; (8003150 <HAL_GPIO_Init+0x2b8>)
 800301e:	f043 0301 	orr.w	r3, r3, #1
 8003022:	6193      	str	r3, [r2, #24]
 8003024:	4b4a      	ldr	r3, [pc, #296]	; (8003150 <HAL_GPIO_Init+0x2b8>)
 8003026:	699b      	ldr	r3, [r3, #24]
 8003028:	f003 0301 	and.w	r3, r3, #1
 800302c:	60bb      	str	r3, [r7, #8]
 800302e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003030:	4a48      	ldr	r2, [pc, #288]	; (8003154 <HAL_GPIO_Init+0x2bc>)
 8003032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003034:	089b      	lsrs	r3, r3, #2
 8003036:	3302      	adds	r3, #2
 8003038:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800303c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800303e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003040:	f003 0303 	and.w	r3, r3, #3
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	220f      	movs	r2, #15
 8003048:	fa02 f303 	lsl.w	r3, r2, r3
 800304c:	43db      	mvns	r3, r3
 800304e:	68fa      	ldr	r2, [r7, #12]
 8003050:	4013      	ands	r3, r2
 8003052:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a40      	ldr	r2, [pc, #256]	; (8003158 <HAL_GPIO_Init+0x2c0>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d013      	beq.n	8003084 <HAL_GPIO_Init+0x1ec>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4a3f      	ldr	r2, [pc, #252]	; (800315c <HAL_GPIO_Init+0x2c4>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d00d      	beq.n	8003080 <HAL_GPIO_Init+0x1e8>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a3e      	ldr	r2, [pc, #248]	; (8003160 <HAL_GPIO_Init+0x2c8>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d007      	beq.n	800307c <HAL_GPIO_Init+0x1e4>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4a3d      	ldr	r2, [pc, #244]	; (8003164 <HAL_GPIO_Init+0x2cc>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d101      	bne.n	8003078 <HAL_GPIO_Init+0x1e0>
 8003074:	2303      	movs	r3, #3
 8003076:	e006      	b.n	8003086 <HAL_GPIO_Init+0x1ee>
 8003078:	2304      	movs	r3, #4
 800307a:	e004      	b.n	8003086 <HAL_GPIO_Init+0x1ee>
 800307c:	2302      	movs	r3, #2
 800307e:	e002      	b.n	8003086 <HAL_GPIO_Init+0x1ee>
 8003080:	2301      	movs	r3, #1
 8003082:	e000      	b.n	8003086 <HAL_GPIO_Init+0x1ee>
 8003084:	2300      	movs	r3, #0
 8003086:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003088:	f002 0203 	and.w	r2, r2, #3
 800308c:	0092      	lsls	r2, r2, #2
 800308e:	4093      	lsls	r3, r2
 8003090:	68fa      	ldr	r2, [r7, #12]
 8003092:	4313      	orrs	r3, r2
 8003094:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003096:	492f      	ldr	r1, [pc, #188]	; (8003154 <HAL_GPIO_Init+0x2bc>)
 8003098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309a:	089b      	lsrs	r3, r3, #2
 800309c:	3302      	adds	r3, #2
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d006      	beq.n	80030be <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80030b0:	4b2d      	ldr	r3, [pc, #180]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	492c      	ldr	r1, [pc, #176]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	600b      	str	r3, [r1, #0]
 80030bc:	e006      	b.n	80030cc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80030be:	4b2a      	ldr	r3, [pc, #168]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	69bb      	ldr	r3, [r7, #24]
 80030c4:	43db      	mvns	r3, r3
 80030c6:	4928      	ldr	r1, [pc, #160]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 80030c8:	4013      	ands	r3, r2
 80030ca:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d006      	beq.n	80030e6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80030d8:	4b23      	ldr	r3, [pc, #140]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 80030da:	685a      	ldr	r2, [r3, #4]
 80030dc:	4922      	ldr	r1, [pc, #136]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	604b      	str	r3, [r1, #4]
 80030e4:	e006      	b.n	80030f4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80030e6:	4b20      	ldr	r3, [pc, #128]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 80030e8:	685a      	ldr	r2, [r3, #4]
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	43db      	mvns	r3, r3
 80030ee:	491e      	ldr	r1, [pc, #120]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 80030f0:	4013      	ands	r3, r2
 80030f2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d006      	beq.n	800310e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003100:	4b19      	ldr	r3, [pc, #100]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 8003102:	689a      	ldr	r2, [r3, #8]
 8003104:	4918      	ldr	r1, [pc, #96]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 8003106:	69bb      	ldr	r3, [r7, #24]
 8003108:	4313      	orrs	r3, r2
 800310a:	608b      	str	r3, [r1, #8]
 800310c:	e006      	b.n	800311c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800310e:	4b16      	ldr	r3, [pc, #88]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 8003110:	689a      	ldr	r2, [r3, #8]
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	43db      	mvns	r3, r3
 8003116:	4914      	ldr	r1, [pc, #80]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 8003118:	4013      	ands	r3, r2
 800311a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d021      	beq.n	800316c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003128:	4b0f      	ldr	r3, [pc, #60]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 800312a:	68da      	ldr	r2, [r3, #12]
 800312c:	490e      	ldr	r1, [pc, #56]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	4313      	orrs	r3, r2
 8003132:	60cb      	str	r3, [r1, #12]
 8003134:	e021      	b.n	800317a <HAL_GPIO_Init+0x2e2>
 8003136:	bf00      	nop
 8003138:	10320000 	.word	0x10320000
 800313c:	10310000 	.word	0x10310000
 8003140:	10220000 	.word	0x10220000
 8003144:	10210000 	.word	0x10210000
 8003148:	10120000 	.word	0x10120000
 800314c:	10110000 	.word	0x10110000
 8003150:	40021000 	.word	0x40021000
 8003154:	40010000 	.word	0x40010000
 8003158:	40010800 	.word	0x40010800
 800315c:	40010c00 	.word	0x40010c00
 8003160:	40011000 	.word	0x40011000
 8003164:	40011400 	.word	0x40011400
 8003168:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800316c:	4b0b      	ldr	r3, [pc, #44]	; (800319c <HAL_GPIO_Init+0x304>)
 800316e:	68da      	ldr	r2, [r3, #12]
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	43db      	mvns	r3, r3
 8003174:	4909      	ldr	r1, [pc, #36]	; (800319c <HAL_GPIO_Init+0x304>)
 8003176:	4013      	ands	r3, r2
 8003178:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800317a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317c:	3301      	adds	r3, #1
 800317e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003186:	fa22 f303 	lsr.w	r3, r2, r3
 800318a:	2b00      	cmp	r3, #0
 800318c:	f47f ae8e 	bne.w	8002eac <HAL_GPIO_Init+0x14>
  }
}
 8003190:	bf00      	nop
 8003192:	bf00      	nop
 8003194:	372c      	adds	r7, #44	; 0x2c
 8003196:	46bd      	mov	sp, r7
 8003198:	bc80      	pop	{r7}
 800319a:	4770      	bx	lr
 800319c:	40010400 	.word	0x40010400

080031a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b084      	sub	sp, #16
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d101      	bne.n	80031b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e12b      	b.n	800340a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d106      	bne.n	80031cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f7fd ff6a 	bl	80010a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2224      	movs	r2, #36	; 0x24
 80031d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 0201 	bic.w	r2, r2, #1
 80031e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003202:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003204:	f003 f966 	bl	80064d4 <HAL_RCC_GetPCLK1Freq>
 8003208:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	4a81      	ldr	r2, [pc, #516]	; (8003414 <HAL_I2C_Init+0x274>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d807      	bhi.n	8003224 <HAL_I2C_Init+0x84>
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	4a80      	ldr	r2, [pc, #512]	; (8003418 <HAL_I2C_Init+0x278>)
 8003218:	4293      	cmp	r3, r2
 800321a:	bf94      	ite	ls
 800321c:	2301      	movls	r3, #1
 800321e:	2300      	movhi	r3, #0
 8003220:	b2db      	uxtb	r3, r3
 8003222:	e006      	b.n	8003232 <HAL_I2C_Init+0x92>
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	4a7d      	ldr	r2, [pc, #500]	; (800341c <HAL_I2C_Init+0x27c>)
 8003228:	4293      	cmp	r3, r2
 800322a:	bf94      	ite	ls
 800322c:	2301      	movls	r3, #1
 800322e:	2300      	movhi	r3, #0
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e0e7      	b.n	800340a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	4a78      	ldr	r2, [pc, #480]	; (8003420 <HAL_I2C_Init+0x280>)
 800323e:	fba2 2303 	umull	r2, r3, r2, r3
 8003242:	0c9b      	lsrs	r3, r3, #18
 8003244:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	68ba      	ldr	r2, [r7, #8]
 8003256:	430a      	orrs	r2, r1
 8003258:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	6a1b      	ldr	r3, [r3, #32]
 8003260:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	4a6a      	ldr	r2, [pc, #424]	; (8003414 <HAL_I2C_Init+0x274>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d802      	bhi.n	8003274 <HAL_I2C_Init+0xd4>
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	3301      	adds	r3, #1
 8003272:	e009      	b.n	8003288 <HAL_I2C_Init+0xe8>
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800327a:	fb02 f303 	mul.w	r3, r2, r3
 800327e:	4a69      	ldr	r2, [pc, #420]	; (8003424 <HAL_I2C_Init+0x284>)
 8003280:	fba2 2303 	umull	r2, r3, r2, r3
 8003284:	099b      	lsrs	r3, r3, #6
 8003286:	3301      	adds	r3, #1
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	6812      	ldr	r2, [r2, #0]
 800328c:	430b      	orrs	r3, r1
 800328e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800329a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	495c      	ldr	r1, [pc, #368]	; (8003414 <HAL_I2C_Init+0x274>)
 80032a4:	428b      	cmp	r3, r1
 80032a6:	d819      	bhi.n	80032dc <HAL_I2C_Init+0x13c>
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	1e59      	subs	r1, r3, #1
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80032b6:	1c59      	adds	r1, r3, #1
 80032b8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80032bc:	400b      	ands	r3, r1
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00a      	beq.n	80032d8 <HAL_I2C_Init+0x138>
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	1e59      	subs	r1, r3, #1
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80032d0:	3301      	adds	r3, #1
 80032d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032d6:	e051      	b.n	800337c <HAL_I2C_Init+0x1dc>
 80032d8:	2304      	movs	r3, #4
 80032da:	e04f      	b.n	800337c <HAL_I2C_Init+0x1dc>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d111      	bne.n	8003308 <HAL_I2C_Init+0x168>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	1e58      	subs	r0, r3, #1
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6859      	ldr	r1, [r3, #4]
 80032ec:	460b      	mov	r3, r1
 80032ee:	005b      	lsls	r3, r3, #1
 80032f0:	440b      	add	r3, r1
 80032f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80032f6:	3301      	adds	r3, #1
 80032f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	bf0c      	ite	eq
 8003300:	2301      	moveq	r3, #1
 8003302:	2300      	movne	r3, #0
 8003304:	b2db      	uxtb	r3, r3
 8003306:	e012      	b.n	800332e <HAL_I2C_Init+0x18e>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	1e58      	subs	r0, r3, #1
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6859      	ldr	r1, [r3, #4]
 8003310:	460b      	mov	r3, r1
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	440b      	add	r3, r1
 8003316:	0099      	lsls	r1, r3, #2
 8003318:	440b      	add	r3, r1
 800331a:	fbb0 f3f3 	udiv	r3, r0, r3
 800331e:	3301      	adds	r3, #1
 8003320:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003324:	2b00      	cmp	r3, #0
 8003326:	bf0c      	ite	eq
 8003328:	2301      	moveq	r3, #1
 800332a:	2300      	movne	r3, #0
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b00      	cmp	r3, #0
 8003330:	d001      	beq.n	8003336 <HAL_I2C_Init+0x196>
 8003332:	2301      	movs	r3, #1
 8003334:	e022      	b.n	800337c <HAL_I2C_Init+0x1dc>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d10e      	bne.n	800335c <HAL_I2C_Init+0x1bc>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	1e58      	subs	r0, r3, #1
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6859      	ldr	r1, [r3, #4]
 8003346:	460b      	mov	r3, r1
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	440b      	add	r3, r1
 800334c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003350:	3301      	adds	r3, #1
 8003352:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003356:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800335a:	e00f      	b.n	800337c <HAL_I2C_Init+0x1dc>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	1e58      	subs	r0, r3, #1
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6859      	ldr	r1, [r3, #4]
 8003364:	460b      	mov	r3, r1
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	440b      	add	r3, r1
 800336a:	0099      	lsls	r1, r3, #2
 800336c:	440b      	add	r3, r1
 800336e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003372:	3301      	adds	r3, #1
 8003374:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003378:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	6809      	ldr	r1, [r1, #0]
 8003380:	4313      	orrs	r3, r2
 8003382:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	69da      	ldr	r2, [r3, #28]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a1b      	ldr	r3, [r3, #32]
 8003396:	431a      	orrs	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80033aa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	6911      	ldr	r1, [r2, #16]
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	68d2      	ldr	r2, [r2, #12]
 80033b6:	4311      	orrs	r1, r2
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	6812      	ldr	r2, [r2, #0]
 80033bc:	430b      	orrs	r3, r1
 80033be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	695a      	ldr	r2, [r3, #20]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	699b      	ldr	r3, [r3, #24]
 80033d2:	431a      	orrs	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f042 0201 	orr.w	r2, r2, #1
 80033ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2220      	movs	r2, #32
 80033f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	3710      	adds	r7, #16
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	000186a0 	.word	0x000186a0
 8003418:	001e847f 	.word	0x001e847f
 800341c:	003d08ff 	.word	0x003d08ff
 8003420:	431bde83 	.word	0x431bde83
 8003424:	10624dd3 	.word	0x10624dd3

08003428 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b088      	sub	sp, #32
 800342c:	af02      	add	r7, sp, #8
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	4608      	mov	r0, r1
 8003432:	4611      	mov	r1, r2
 8003434:	461a      	mov	r2, r3
 8003436:	4603      	mov	r3, r0
 8003438:	817b      	strh	r3, [r7, #10]
 800343a:	460b      	mov	r3, r1
 800343c:	813b      	strh	r3, [r7, #8]
 800343e:	4613      	mov	r3, r2
 8003440:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003442:	f7fe fa47 	bl	80018d4 <HAL_GetTick>
 8003446:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800344e:	b2db      	uxtb	r3, r3
 8003450:	2b20      	cmp	r3, #32
 8003452:	f040 80d9 	bne.w	8003608 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	9300      	str	r3, [sp, #0]
 800345a:	2319      	movs	r3, #25
 800345c:	2201      	movs	r2, #1
 800345e:	496d      	ldr	r1, [pc, #436]	; (8003614 <HAL_I2C_Mem_Write+0x1ec>)
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f002 f949 	bl	80056f8 <I2C_WaitOnFlagUntilTimeout>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d001      	beq.n	8003470 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800346c:	2302      	movs	r3, #2
 800346e:	e0cc      	b.n	800360a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003476:	2b01      	cmp	r3, #1
 8003478:	d101      	bne.n	800347e <HAL_I2C_Mem_Write+0x56>
 800347a:	2302      	movs	r3, #2
 800347c:	e0c5      	b.n	800360a <HAL_I2C_Mem_Write+0x1e2>
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2201      	movs	r2, #1
 8003482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 0301 	and.w	r3, r3, #1
 8003490:	2b01      	cmp	r3, #1
 8003492:	d007      	beq.n	80034a4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f042 0201 	orr.w	r2, r2, #1
 80034a2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034b2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2221      	movs	r2, #33	; 0x21
 80034b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2240      	movs	r2, #64	; 0x40
 80034c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2200      	movs	r2, #0
 80034c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6a3a      	ldr	r2, [r7, #32]
 80034ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80034d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034da:	b29a      	uxth	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	4a4d      	ldr	r2, [pc, #308]	; (8003618 <HAL_I2C_Mem_Write+0x1f0>)
 80034e4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034e6:	88f8      	ldrh	r0, [r7, #6]
 80034e8:	893a      	ldrh	r2, [r7, #8]
 80034ea:	8979      	ldrh	r1, [r7, #10]
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	9301      	str	r3, [sp, #4]
 80034f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034f2:	9300      	str	r3, [sp, #0]
 80034f4:	4603      	mov	r3, r0
 80034f6:	68f8      	ldr	r0, [r7, #12]
 80034f8:	f001 fed8 	bl	80052ac <I2C_RequestMemoryWrite>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d052      	beq.n	80035a8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e081      	b.n	800360a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003506:	697a      	ldr	r2, [r7, #20]
 8003508:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800350a:	68f8      	ldr	r0, [r7, #12]
 800350c:	f002 f9ca 	bl	80058a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d00d      	beq.n	8003532 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351a:	2b04      	cmp	r3, #4
 800351c:	d107      	bne.n	800352e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800352c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e06b      	b.n	800360a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003536:	781a      	ldrb	r2, [r3, #0]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003542:	1c5a      	adds	r2, r3, #1
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800354c:	3b01      	subs	r3, #1
 800354e:	b29a      	uxth	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003558:	b29b      	uxth	r3, r3
 800355a:	3b01      	subs	r3, #1
 800355c:	b29a      	uxth	r2, r3
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	695b      	ldr	r3, [r3, #20]
 8003568:	f003 0304 	and.w	r3, r3, #4
 800356c:	2b04      	cmp	r3, #4
 800356e:	d11b      	bne.n	80035a8 <HAL_I2C_Mem_Write+0x180>
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003574:	2b00      	cmp	r3, #0
 8003576:	d017      	beq.n	80035a8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357c:	781a      	ldrb	r2, [r3, #0]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003588:	1c5a      	adds	r2, r3, #1
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003592:	3b01      	subs	r3, #1
 8003594:	b29a      	uxth	r2, r3
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800359e:	b29b      	uxth	r3, r3
 80035a0:	3b01      	subs	r3, #1
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d1aa      	bne.n	8003506 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035b0:	697a      	ldr	r2, [r7, #20]
 80035b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f002 f9b6 	bl	8005926 <I2C_WaitOnBTFFlagUntilTimeout>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00d      	beq.n	80035dc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c4:	2b04      	cmp	r3, #4
 80035c6:	d107      	bne.n	80035d8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035d6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e016      	b.n	800360a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2220      	movs	r2, #32
 80035f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2200      	movs	r2, #0
 80035f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2200      	movs	r2, #0
 8003600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003604:	2300      	movs	r3, #0
 8003606:	e000      	b.n	800360a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003608:	2302      	movs	r3, #2
  }
}
 800360a:	4618      	mov	r0, r3
 800360c:	3718      	adds	r7, #24
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	00100002 	.word	0x00100002
 8003618:	ffff0000 	.word	0xffff0000

0800361c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b08c      	sub	sp, #48	; 0x30
 8003620:	af02      	add	r7, sp, #8
 8003622:	60f8      	str	r0, [r7, #12]
 8003624:	4608      	mov	r0, r1
 8003626:	4611      	mov	r1, r2
 8003628:	461a      	mov	r2, r3
 800362a:	4603      	mov	r3, r0
 800362c:	817b      	strh	r3, [r7, #10]
 800362e:	460b      	mov	r3, r1
 8003630:	813b      	strh	r3, [r7, #8]
 8003632:	4613      	mov	r3, r2
 8003634:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003636:	2300      	movs	r3, #0
 8003638:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800363a:	f7fe f94b 	bl	80018d4 <HAL_GetTick>
 800363e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b20      	cmp	r3, #32
 800364a:	f040 8244 	bne.w	8003ad6 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800364e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003650:	9300      	str	r3, [sp, #0]
 8003652:	2319      	movs	r3, #25
 8003654:	2201      	movs	r2, #1
 8003656:	4982      	ldr	r1, [pc, #520]	; (8003860 <HAL_I2C_Mem_Read+0x244>)
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f002 f84d 	bl	80056f8 <I2C_WaitOnFlagUntilTimeout>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d001      	beq.n	8003668 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003664:	2302      	movs	r3, #2
 8003666:	e237      	b.n	8003ad8 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800366e:	2b01      	cmp	r3, #1
 8003670:	d101      	bne.n	8003676 <HAL_I2C_Mem_Read+0x5a>
 8003672:	2302      	movs	r3, #2
 8003674:	e230      	b.n	8003ad8 <HAL_I2C_Mem_Read+0x4bc>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2201      	movs	r2, #1
 800367a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	2b01      	cmp	r3, #1
 800368a:	d007      	beq.n	800369c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f042 0201 	orr.w	r2, r2, #1
 800369a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2222      	movs	r2, #34	; 0x22
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2240      	movs	r2, #64	; 0x40
 80036b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2200      	movs	r2, #0
 80036c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036c6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80036cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036d2:	b29a      	uxth	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	4a62      	ldr	r2, [pc, #392]	; (8003864 <HAL_I2C_Mem_Read+0x248>)
 80036dc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036de:	88f8      	ldrh	r0, [r7, #6]
 80036e0:	893a      	ldrh	r2, [r7, #8]
 80036e2:	8979      	ldrh	r1, [r7, #10]
 80036e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e6:	9301      	str	r3, [sp, #4]
 80036e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	4603      	mov	r3, r0
 80036ee:	68f8      	ldr	r0, [r7, #12]
 80036f0:	f001 fe72 	bl	80053d8 <I2C_RequestMemoryRead>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e1ec      	b.n	8003ad8 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003702:	2b00      	cmp	r3, #0
 8003704:	d113      	bne.n	800372e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003706:	2300      	movs	r3, #0
 8003708:	61fb      	str	r3, [r7, #28]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	695b      	ldr	r3, [r3, #20]
 8003710:	61fb      	str	r3, [r7, #28]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	699b      	ldr	r3, [r3, #24]
 8003718:	61fb      	str	r3, [r7, #28]
 800371a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800372a:	601a      	str	r2, [r3, #0]
 800372c:	e1c0      	b.n	8003ab0 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003732:	2b01      	cmp	r3, #1
 8003734:	d11e      	bne.n	8003774 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003744:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003746:	b672      	cpsid	i
}
 8003748:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800374a:	2300      	movs	r3, #0
 800374c:	61bb      	str	r3, [r7, #24]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	695b      	ldr	r3, [r3, #20]
 8003754:	61bb      	str	r3, [r7, #24]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	699b      	ldr	r3, [r3, #24]
 800375c:	61bb      	str	r3, [r7, #24]
 800375e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800376e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003770:	b662      	cpsie	i
}
 8003772:	e035      	b.n	80037e0 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003778:	2b02      	cmp	r3, #2
 800377a:	d11e      	bne.n	80037ba <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800378a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800378c:	b672      	cpsid	i
}
 800378e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003790:	2300      	movs	r3, #0
 8003792:	617b      	str	r3, [r7, #20]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	617b      	str	r3, [r7, #20]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	699b      	ldr	r3, [r3, #24]
 80037a2:	617b      	str	r3, [r7, #20]
 80037a4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037b4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80037b6:	b662      	cpsie	i
}
 80037b8:	e012      	b.n	80037e0 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80037c8:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037ca:	2300      	movs	r3, #0
 80037cc:	613b      	str	r3, [r7, #16]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	695b      	ldr	r3, [r3, #20]
 80037d4:	613b      	str	r3, [r7, #16]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	699b      	ldr	r3, [r3, #24]
 80037dc:	613b      	str	r3, [r7, #16]
 80037de:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80037e0:	e166      	b.n	8003ab0 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037e6:	2b03      	cmp	r3, #3
 80037e8:	f200 811f 	bhi.w	8003a2a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d123      	bne.n	800383c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037f6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80037f8:	68f8      	ldr	r0, [r7, #12]
 80037fa:	f002 f907 	bl	8005a0c <I2C_WaitOnRXNEFlagUntilTimeout>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d001      	beq.n	8003808 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e167      	b.n	8003ad8 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	691a      	ldr	r2, [r3, #16]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003812:	b2d2      	uxtb	r2, r2
 8003814:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381a:	1c5a      	adds	r2, r3, #1
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003824:	3b01      	subs	r3, #1
 8003826:	b29a      	uxth	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003830:	b29b      	uxth	r3, r3
 8003832:	3b01      	subs	r3, #1
 8003834:	b29a      	uxth	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	855a      	strh	r2, [r3, #42]	; 0x2a
 800383a:	e139      	b.n	8003ab0 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003840:	2b02      	cmp	r3, #2
 8003842:	d152      	bne.n	80038ea <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003846:	9300      	str	r3, [sp, #0]
 8003848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800384a:	2200      	movs	r2, #0
 800384c:	4906      	ldr	r1, [pc, #24]	; (8003868 <HAL_I2C_Mem_Read+0x24c>)
 800384e:	68f8      	ldr	r0, [r7, #12]
 8003850:	f001 ff52 	bl	80056f8 <I2C_WaitOnFlagUntilTimeout>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d008      	beq.n	800386c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e13c      	b.n	8003ad8 <HAL_I2C_Mem_Read+0x4bc>
 800385e:	bf00      	nop
 8003860:	00100002 	.word	0x00100002
 8003864:	ffff0000 	.word	0xffff0000
 8003868:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800386c:	b672      	cpsid	i
}
 800386e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800387e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	691a      	ldr	r2, [r3, #16]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388a:	b2d2      	uxtb	r2, r2
 800388c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003892:	1c5a      	adds	r2, r3, #1
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800389c:	3b01      	subs	r3, #1
 800389e:	b29a      	uxth	r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	3b01      	subs	r3, #1
 80038ac:	b29a      	uxth	r2, r3
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80038b2:	b662      	cpsie	i
}
 80038b4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	691a      	ldr	r2, [r3, #16]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c0:	b2d2      	uxtb	r2, r2
 80038c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c8:	1c5a      	adds	r2, r3, #1
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038d2:	3b01      	subs	r3, #1
 80038d4:	b29a      	uxth	r2, r3
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038de:	b29b      	uxth	r3, r3
 80038e0:	3b01      	subs	r3, #1
 80038e2:	b29a      	uxth	r2, r3
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80038e8:	e0e2      	b.n	8003ab0 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ec:	9300      	str	r3, [sp, #0]
 80038ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038f0:	2200      	movs	r2, #0
 80038f2:	497b      	ldr	r1, [pc, #492]	; (8003ae0 <HAL_I2C_Mem_Read+0x4c4>)
 80038f4:	68f8      	ldr	r0, [r7, #12]
 80038f6:	f001 feff 	bl	80056f8 <I2C_WaitOnFlagUntilTimeout>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d001      	beq.n	8003904 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e0e9      	b.n	8003ad8 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003912:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003914:	b672      	cpsid	i
}
 8003916:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	691a      	ldr	r2, [r3, #16]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003922:	b2d2      	uxtb	r2, r2
 8003924:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392a:	1c5a      	adds	r2, r3, #1
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003934:	3b01      	subs	r3, #1
 8003936:	b29a      	uxth	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003940:	b29b      	uxth	r3, r3
 8003942:	3b01      	subs	r3, #1
 8003944:	b29a      	uxth	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800394a:	4b66      	ldr	r3, [pc, #408]	; (8003ae4 <HAL_I2C_Mem_Read+0x4c8>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	08db      	lsrs	r3, r3, #3
 8003950:	4a65      	ldr	r2, [pc, #404]	; (8003ae8 <HAL_I2C_Mem_Read+0x4cc>)
 8003952:	fba2 2303 	umull	r2, r3, r2, r3
 8003956:	0a1a      	lsrs	r2, r3, #8
 8003958:	4613      	mov	r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	4413      	add	r3, r2
 800395e:	00da      	lsls	r2, r3, #3
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003964:	6a3b      	ldr	r3, [r7, #32]
 8003966:	3b01      	subs	r3, #1
 8003968:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800396a:	6a3b      	ldr	r3, [r7, #32]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d118      	bne.n	80039a2 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2200      	movs	r2, #0
 8003974:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2220      	movs	r2, #32
 800397a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398a:	f043 0220 	orr.w	r2, r3, #32
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003992:	b662      	cpsie	i
}
 8003994:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e09a      	b.n	8003ad8 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	695b      	ldr	r3, [r3, #20]
 80039a8:	f003 0304 	and.w	r3, r3, #4
 80039ac:	2b04      	cmp	r3, #4
 80039ae:	d1d9      	bne.n	8003964 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	691a      	ldr	r2, [r3, #16]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ca:	b2d2      	uxtb	r2, r2
 80039cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d2:	1c5a      	adds	r2, r3, #1
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039dc:	3b01      	subs	r3, #1
 80039de:	b29a      	uxth	r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	3b01      	subs	r3, #1
 80039ec:	b29a      	uxth	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80039f2:	b662      	cpsie	i
}
 80039f4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	691a      	ldr	r2, [r3, #16]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a00:	b2d2      	uxtb	r2, r2
 8003a02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a08:	1c5a      	adds	r2, r3, #1
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a12:	3b01      	subs	r3, #1
 8003a14:	b29a      	uxth	r2, r3
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	3b01      	subs	r3, #1
 8003a22:	b29a      	uxth	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003a28:	e042      	b.n	8003ab0 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a2c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003a2e:	68f8      	ldr	r0, [r7, #12]
 8003a30:	f001 ffec 	bl	8005a0c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e04c      	b.n	8003ad8 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	691a      	ldr	r2, [r3, #16]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a48:	b2d2      	uxtb	r2, r2
 8003a4a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a50:	1c5a      	adds	r2, r3, #1
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	b29a      	uxth	r2, r3
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	b29a      	uxth	r2, r3
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	695b      	ldr	r3, [r3, #20]
 8003a76:	f003 0304 	and.w	r3, r3, #4
 8003a7a:	2b04      	cmp	r3, #4
 8003a7c:	d118      	bne.n	8003ab0 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	691a      	ldr	r2, [r3, #16]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a88:	b2d2      	uxtb	r2, r2
 8003a8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a90:	1c5a      	adds	r2, r3, #1
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	b29a      	uxth	r2, r3
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	b29a      	uxth	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f47f ae94 	bne.w	80037e2 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2220      	movs	r2, #32
 8003abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	e000      	b.n	8003ad8 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8003ad6:	2302      	movs	r3, #2
  }
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3728      	adds	r7, #40	; 0x28
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	00010004 	.word	0x00010004
 8003ae4:	20000000 	.word	0x20000000
 8003ae8:	14f8b589 	.word	0x14f8b589

08003aec <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b088      	sub	sp, #32
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003af4:	2300      	movs	r3, #0
 8003af6:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b04:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b0c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b14:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003b16:	7bfb      	ldrb	r3, [r7, #15]
 8003b18:	2b10      	cmp	r3, #16
 8003b1a:	d003      	beq.n	8003b24 <HAL_I2C_EV_IRQHandler+0x38>
 8003b1c:	7bfb      	ldrb	r3, [r7, #15]
 8003b1e:	2b40      	cmp	r3, #64	; 0x40
 8003b20:	f040 80c1 	bne.w	8003ca6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	699b      	ldr	r3, [r3, #24]
 8003b2a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d10d      	bne.n	8003b5a <HAL_I2C_EV_IRQHandler+0x6e>
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003b44:	d003      	beq.n	8003b4e <HAL_I2C_EV_IRQHandler+0x62>
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003b4c:	d101      	bne.n	8003b52 <HAL_I2C_EV_IRQHandler+0x66>
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e000      	b.n	8003b54 <HAL_I2C_EV_IRQHandler+0x68>
 8003b52:	2300      	movs	r3, #0
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	f000 8132 	beq.w	8003dbe <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	f003 0301 	and.w	r3, r3, #1
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d00c      	beq.n	8003b7e <HAL_I2C_EV_IRQHandler+0x92>
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	0a5b      	lsrs	r3, r3, #9
 8003b68:	f003 0301 	and.w	r3, r3, #1
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d006      	beq.n	8003b7e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	f001 ffcf 	bl	8005b14 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 fd77 	bl	800466a <I2C_Master_SB>
 8003b7c:	e092      	b.n	8003ca4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	08db      	lsrs	r3, r3, #3
 8003b82:	f003 0301 	and.w	r3, r3, #1
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d009      	beq.n	8003b9e <HAL_I2C_EV_IRQHandler+0xb2>
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	0a5b      	lsrs	r3, r3, #9
 8003b8e:	f003 0301 	and.w	r3, r3, #1
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d003      	beq.n	8003b9e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 fdec 	bl	8004774 <I2C_Master_ADD10>
 8003b9c:	e082      	b.n	8003ca4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	085b      	lsrs	r3, r3, #1
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d009      	beq.n	8003bbe <HAL_I2C_EV_IRQHandler+0xd2>
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	0a5b      	lsrs	r3, r3, #9
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d003      	beq.n	8003bbe <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f000 fe05 	bl	80047c6 <I2C_Master_ADDR>
 8003bbc:	e072      	b.n	8003ca4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	089b      	lsrs	r3, r3, #2
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d03b      	beq.n	8003c42 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bd4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bd8:	f000 80f3 	beq.w	8003dc2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	09db      	lsrs	r3, r3, #7
 8003be0:	f003 0301 	and.w	r3, r3, #1
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d00f      	beq.n	8003c08 <HAL_I2C_EV_IRQHandler+0x11c>
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	0a9b      	lsrs	r3, r3, #10
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d009      	beq.n	8003c08 <HAL_I2C_EV_IRQHandler+0x11c>
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	089b      	lsrs	r3, r3, #2
 8003bf8:	f003 0301 	and.w	r3, r3, #1
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d103      	bne.n	8003c08 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f000 f9f1 	bl	8003fe8 <I2C_MasterTransmit_TXE>
 8003c06:	e04d      	b.n	8003ca4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	089b      	lsrs	r3, r3, #2
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f000 80d6 	beq.w	8003dc2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	0a5b      	lsrs	r3, r3, #9
 8003c1a:	f003 0301 	and.w	r3, r3, #1
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	f000 80cf 	beq.w	8003dc2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003c24:	7bbb      	ldrb	r3, [r7, #14]
 8003c26:	2b21      	cmp	r3, #33	; 0x21
 8003c28:	d103      	bne.n	8003c32 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 fa78 	bl	8004120 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c30:	e0c7      	b.n	8003dc2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003c32:	7bfb      	ldrb	r3, [r7, #15]
 8003c34:	2b40      	cmp	r3, #64	; 0x40
 8003c36:	f040 80c4 	bne.w	8003dc2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f000 fae6 	bl	800420c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c40:	e0bf      	b.n	8003dc2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c50:	f000 80b7 	beq.w	8003dc2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	099b      	lsrs	r3, r3, #6
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d00f      	beq.n	8003c80 <HAL_I2C_EV_IRQHandler+0x194>
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	0a9b      	lsrs	r3, r3, #10
 8003c64:	f003 0301 	and.w	r3, r3, #1
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d009      	beq.n	8003c80 <HAL_I2C_EV_IRQHandler+0x194>
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	089b      	lsrs	r3, r3, #2
 8003c70:	f003 0301 	and.w	r3, r3, #1
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d103      	bne.n	8003c80 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f000 fb5b 	bl	8004334 <I2C_MasterReceive_RXNE>
 8003c7e:	e011      	b.n	8003ca4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	089b      	lsrs	r3, r3, #2
 8003c84:	f003 0301 	and.w	r3, r3, #1
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	f000 809a 	beq.w	8003dc2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	0a5b      	lsrs	r3, r3, #9
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	f000 8093 	beq.w	8003dc2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f000 fbfa 	bl	8004496 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ca2:	e08e      	b.n	8003dc2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003ca4:	e08d      	b.n	8003dc2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d004      	beq.n	8003cb8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	695b      	ldr	r3, [r3, #20]
 8003cb4:	61fb      	str	r3, [r7, #28]
 8003cb6:	e007      	b.n	8003cc8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	699b      	ldr	r3, [r3, #24]
 8003cbe:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	085b      	lsrs	r3, r3, #1
 8003ccc:	f003 0301 	and.w	r3, r3, #1
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d012      	beq.n	8003cfa <HAL_I2C_EV_IRQHandler+0x20e>
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	0a5b      	lsrs	r3, r3, #9
 8003cd8:	f003 0301 	and.w	r3, r3, #1
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d00c      	beq.n	8003cfa <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d003      	beq.n	8003cf0 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003cf0:	69b9      	ldr	r1, [r7, #24]
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f000 ffbe 	bl	8004c74 <I2C_Slave_ADDR>
 8003cf8:	e066      	b.n	8003dc8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	091b      	lsrs	r3, r3, #4
 8003cfe:	f003 0301 	and.w	r3, r3, #1
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d009      	beq.n	8003d1a <HAL_I2C_EV_IRQHandler+0x22e>
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	0a5b      	lsrs	r3, r3, #9
 8003d0a:	f003 0301 	and.w	r3, r3, #1
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d003      	beq.n	8003d1a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 fff8 	bl	8004d08 <I2C_Slave_STOPF>
 8003d18:	e056      	b.n	8003dc8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003d1a:	7bbb      	ldrb	r3, [r7, #14]
 8003d1c:	2b21      	cmp	r3, #33	; 0x21
 8003d1e:	d002      	beq.n	8003d26 <HAL_I2C_EV_IRQHandler+0x23a>
 8003d20:	7bbb      	ldrb	r3, [r7, #14]
 8003d22:	2b29      	cmp	r3, #41	; 0x29
 8003d24:	d125      	bne.n	8003d72 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	09db      	lsrs	r3, r3, #7
 8003d2a:	f003 0301 	and.w	r3, r3, #1
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00f      	beq.n	8003d52 <HAL_I2C_EV_IRQHandler+0x266>
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	0a9b      	lsrs	r3, r3, #10
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d009      	beq.n	8003d52 <HAL_I2C_EV_IRQHandler+0x266>
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	089b      	lsrs	r3, r3, #2
 8003d42:	f003 0301 	and.w	r3, r3, #1
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d103      	bne.n	8003d52 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f000 fed6 	bl	8004afc <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d50:	e039      	b.n	8003dc6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	089b      	lsrs	r3, r3, #2
 8003d56:	f003 0301 	and.w	r3, r3, #1
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d033      	beq.n	8003dc6 <HAL_I2C_EV_IRQHandler+0x2da>
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	0a5b      	lsrs	r3, r3, #9
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d02d      	beq.n	8003dc6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f000 ff03 	bl	8004b76 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d70:	e029      	b.n	8003dc6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	099b      	lsrs	r3, r3, #6
 8003d76:	f003 0301 	and.w	r3, r3, #1
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d00f      	beq.n	8003d9e <HAL_I2C_EV_IRQHandler+0x2b2>
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	0a9b      	lsrs	r3, r3, #10
 8003d82:	f003 0301 	and.w	r3, r3, #1
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d009      	beq.n	8003d9e <HAL_I2C_EV_IRQHandler+0x2b2>
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	089b      	lsrs	r3, r3, #2
 8003d8e:	f003 0301 	and.w	r3, r3, #1
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d103      	bne.n	8003d9e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f000 ff0d 	bl	8004bb6 <I2C_SlaveReceive_RXNE>
 8003d9c:	e014      	b.n	8003dc8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d9e:	69fb      	ldr	r3, [r7, #28]
 8003da0:	089b      	lsrs	r3, r3, #2
 8003da2:	f003 0301 	and.w	r3, r3, #1
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d00e      	beq.n	8003dc8 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	0a5b      	lsrs	r3, r3, #9
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d008      	beq.n	8003dc8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f000 ff3b 	bl	8004c32 <I2C_SlaveReceive_BTF>
 8003dbc:	e004      	b.n	8003dc8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003dbe:	bf00      	nop
 8003dc0:	e002      	b.n	8003dc8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dc2:	bf00      	nop
 8003dc4:	e000      	b.n	8003dc8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003dc6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003dc8:	3720      	adds	r7, #32
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}

08003dce <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003dce:	b580      	push	{r7, lr}
 8003dd0:	b08a      	sub	sp, #40	; 0x28
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	695b      	ldr	r3, [r3, #20]
 8003ddc:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003de6:	2300      	movs	r3, #0
 8003de8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003df0:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003df2:	6a3b      	ldr	r3, [r7, #32]
 8003df4:	0a1b      	lsrs	r3, r3, #8
 8003df6:	f003 0301 	and.w	r3, r3, #1
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d016      	beq.n	8003e2c <HAL_I2C_ER_IRQHandler+0x5e>
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	0a1b      	lsrs	r3, r3, #8
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d010      	beq.n	8003e2c <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0c:	f043 0301 	orr.w	r3, r3, #1
 8003e10:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003e1a:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e2a:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003e2c:	6a3b      	ldr	r3, [r7, #32]
 8003e2e:	0a5b      	lsrs	r3, r3, #9
 8003e30:	f003 0301 	and.w	r3, r3, #1
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00e      	beq.n	8003e56 <HAL_I2C_ER_IRQHandler+0x88>
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	0a1b      	lsrs	r3, r3, #8
 8003e3c:	f003 0301 	and.w	r3, r3, #1
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d008      	beq.n	8003e56 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e46:	f043 0302 	orr.w	r3, r3, #2
 8003e4a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003e54:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003e56:	6a3b      	ldr	r3, [r7, #32]
 8003e58:	0a9b      	lsrs	r3, r3, #10
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d03f      	beq.n	8003ee2 <HAL_I2C_ER_IRQHandler+0x114>
 8003e62:	69fb      	ldr	r3, [r7, #28]
 8003e64:	0a1b      	lsrs	r3, r3, #8
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d039      	beq.n	8003ee2 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8003e6e:	7efb      	ldrb	r3, [r7, #27]
 8003e70:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e80:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e86:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003e88:	7ebb      	ldrb	r3, [r7, #26]
 8003e8a:	2b20      	cmp	r3, #32
 8003e8c:	d112      	bne.n	8003eb4 <HAL_I2C_ER_IRQHandler+0xe6>
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d10f      	bne.n	8003eb4 <HAL_I2C_ER_IRQHandler+0xe6>
 8003e94:	7cfb      	ldrb	r3, [r7, #19]
 8003e96:	2b21      	cmp	r3, #33	; 0x21
 8003e98:	d008      	beq.n	8003eac <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003e9a:	7cfb      	ldrb	r3, [r7, #19]
 8003e9c:	2b29      	cmp	r3, #41	; 0x29
 8003e9e:	d005      	beq.n	8003eac <HAL_I2C_ER_IRQHandler+0xde>
 8003ea0:	7cfb      	ldrb	r3, [r7, #19]
 8003ea2:	2b28      	cmp	r3, #40	; 0x28
 8003ea4:	d106      	bne.n	8003eb4 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2b21      	cmp	r3, #33	; 0x21
 8003eaa:	d103      	bne.n	8003eb4 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f001 f85b 	bl	8004f68 <I2C_Slave_AF>
 8003eb2:	e016      	b.n	8003ee2 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ebc:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec0:	f043 0304 	orr.w	r3, r3, #4
 8003ec4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003ec6:	7efb      	ldrb	r3, [r7, #27]
 8003ec8:	2b10      	cmp	r3, #16
 8003eca:	d002      	beq.n	8003ed2 <HAL_I2C_ER_IRQHandler+0x104>
 8003ecc:	7efb      	ldrb	r3, [r7, #27]
 8003ece:	2b40      	cmp	r3, #64	; 0x40
 8003ed0:	d107      	bne.n	8003ee2 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ee0:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003ee2:	6a3b      	ldr	r3, [r7, #32]
 8003ee4:	0adb      	lsrs	r3, r3, #11
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d00e      	beq.n	8003f0c <HAL_I2C_ER_IRQHandler+0x13e>
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	0a1b      	lsrs	r3, r3, #8
 8003ef2:	f003 0301 	and.w	r3, r3, #1
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d008      	beq.n	8003f0c <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003efc:	f043 0308 	orr.w	r3, r3, #8
 8003f00:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003f0a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d008      	beq.n	8003f24 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f18:	431a      	orrs	r2, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f001 f892 	bl	8005048 <I2C_ITError>
  }
}
 8003f24:	bf00      	nop
 8003f26:	3728      	adds	r7, #40	; 0x28
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bc80      	pop	{r7}
 8003f3c:	4770      	bx	lr

08003f3e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f3e:	b480      	push	{r7}
 8003f40:	b083      	sub	sp, #12
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003f46:	bf00      	nop
 8003f48:	370c      	adds	r7, #12
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bc80      	pop	{r7}
 8003f4e:	4770      	bx	lr

08003f50 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003f58:	bf00      	nop
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bc80      	pop	{r7}
 8003f60:	4770      	bx	lr

08003f62 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f62:	b480      	push	{r7}
 8003f64:	b083      	sub	sp, #12
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003f6a:	bf00      	nop
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bc80      	pop	{r7}
 8003f72:	4770      	bx	lr

08003f74 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b083      	sub	sp, #12
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	70fb      	strb	r3, [r7, #3]
 8003f80:	4613      	mov	r3, r2
 8003f82:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bc80      	pop	{r7}
 8003f8c:	4770      	bx	lr

08003f8e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f8e:	b480      	push	{r7}
 8003f90:	b083      	sub	sp, #12
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003f96:	bf00      	nop
 8003f98:	370c      	adds	r7, #12
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bc80      	pop	{r7}
 8003f9e:	4770      	bx	lr

08003fa0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003fa8:	bf00      	nop
 8003faa:	370c      	adds	r7, #12
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bc80      	pop	{r7}
 8003fb0:	4770      	bx	lr

08003fb2 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fb2:	b480      	push	{r7}
 8003fb4:	b083      	sub	sp, #12
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003fba:	bf00      	nop
 8003fbc:	370c      	adds	r7, #12
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bc80      	pop	{r7}
 8003fc2:	4770      	bx	lr

08003fc4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003fcc:	bf00      	nop
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bc80      	pop	{r7}
 8003fd4:	4770      	bx	lr

08003fd6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fd6:	b480      	push	{r7}
 8003fd8:	b083      	sub	sp, #12
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003fde:	bf00      	nop
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bc80      	pop	{r7}
 8003fe6:	4770      	bx	lr

08003fe8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ff6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ffe:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004004:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800400a:	2b00      	cmp	r3, #0
 800400c:	d150      	bne.n	80040b0 <I2C_MasterTransmit_TXE+0xc8>
 800400e:	7bfb      	ldrb	r3, [r7, #15]
 8004010:	2b21      	cmp	r3, #33	; 0x21
 8004012:	d14d      	bne.n	80040b0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	2b08      	cmp	r3, #8
 8004018:	d01d      	beq.n	8004056 <I2C_MasterTransmit_TXE+0x6e>
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	2b20      	cmp	r3, #32
 800401e:	d01a      	beq.n	8004056 <I2C_MasterTransmit_TXE+0x6e>
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004026:	d016      	beq.n	8004056 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	685a      	ldr	r2, [r3, #4]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004036:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2211      	movs	r2, #17
 800403c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2220      	movs	r2, #32
 800404a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f7ff ff6c 	bl	8003f2c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004054:	e060      	b.n	8004118 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	685a      	ldr	r2, [r3, #4]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004064:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004074:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2220      	movs	r2, #32
 8004080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800408a:	b2db      	uxtb	r3, r3
 800408c:	2b40      	cmp	r3, #64	; 0x40
 800408e:	d107      	bne.n	80040a0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f7ff ff81 	bl	8003fa0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800409e:	e03b      	b.n	8004118 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f7ff ff3f 	bl	8003f2c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80040ae:	e033      	b.n	8004118 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80040b0:	7bfb      	ldrb	r3, [r7, #15]
 80040b2:	2b21      	cmp	r3, #33	; 0x21
 80040b4:	d005      	beq.n	80040c2 <I2C_MasterTransmit_TXE+0xda>
 80040b6:	7bbb      	ldrb	r3, [r7, #14]
 80040b8:	2b40      	cmp	r3, #64	; 0x40
 80040ba:	d12d      	bne.n	8004118 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80040bc:	7bfb      	ldrb	r3, [r7, #15]
 80040be:	2b22      	cmp	r3, #34	; 0x22
 80040c0:	d12a      	bne.n	8004118 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d108      	bne.n	80040de <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	685a      	ldr	r2, [r3, #4]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040da:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80040dc:	e01c      	b.n	8004118 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	2b40      	cmp	r3, #64	; 0x40
 80040e8:	d103      	bne.n	80040f2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 f88e 	bl	800420c <I2C_MemoryTransmit_TXE_BTF>
}
 80040f0:	e012      	b.n	8004118 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f6:	781a      	ldrb	r2, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004102:	1c5a      	adds	r2, r3, #1
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800410c:	b29b      	uxth	r3, r3
 800410e:	3b01      	subs	r3, #1
 8004110:	b29a      	uxth	r2, r3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004116:	e7ff      	b.n	8004118 <I2C_MasterTransmit_TXE+0x130>
 8004118:	bf00      	nop
 800411a:	3710      	adds	r7, #16
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}

08004120 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800412c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b21      	cmp	r3, #33	; 0x21
 8004138:	d164      	bne.n	8004204 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800413e:	b29b      	uxth	r3, r3
 8004140:	2b00      	cmp	r3, #0
 8004142:	d012      	beq.n	800416a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004148:	781a      	ldrb	r2, [r3, #0]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004154:	1c5a      	adds	r2, r3, #1
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800415e:	b29b      	uxth	r3, r3
 8004160:	3b01      	subs	r3, #1
 8004162:	b29a      	uxth	r2, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004168:	e04c      	b.n	8004204 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2b08      	cmp	r3, #8
 800416e:	d01d      	beq.n	80041ac <I2C_MasterTransmit_BTF+0x8c>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2b20      	cmp	r3, #32
 8004174:	d01a      	beq.n	80041ac <I2C_MasterTransmit_BTF+0x8c>
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800417c:	d016      	beq.n	80041ac <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	685a      	ldr	r2, [r3, #4]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800418c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2211      	movs	r2, #17
 8004192:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2220      	movs	r2, #32
 80041a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f7ff fec1 	bl	8003f2c <HAL_I2C_MasterTxCpltCallback>
}
 80041aa:	e02b      	b.n	8004204 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	685a      	ldr	r2, [r3, #4]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80041ba:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041ca:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2220      	movs	r2, #32
 80041d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	2b40      	cmp	r3, #64	; 0x40
 80041e4:	d107      	bne.n	80041f6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f7ff fed6 	bl	8003fa0 <HAL_I2C_MemTxCpltCallback>
}
 80041f4:	e006      	b.n	8004204 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f7ff fe94 	bl	8003f2c <HAL_I2C_MasterTxCpltCallback>
}
 8004204:	bf00      	nop
 8004206:	3710      	adds	r7, #16
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800421a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004220:	2b00      	cmp	r3, #0
 8004222:	d11d      	bne.n	8004260 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004228:	2b01      	cmp	r3, #1
 800422a:	d10b      	bne.n	8004244 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004230:	b2da      	uxtb	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800423c:	1c9a      	adds	r2, r3, #2
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8004242:	e073      	b.n	800432c <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004248:	b29b      	uxth	r3, r3
 800424a:	121b      	asrs	r3, r3, #8
 800424c:	b2da      	uxtb	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004258:	1c5a      	adds	r2, r3, #1
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800425e:	e065      	b.n	800432c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004264:	2b01      	cmp	r3, #1
 8004266:	d10b      	bne.n	8004280 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800426c:	b2da      	uxtb	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004278:	1c5a      	adds	r2, r3, #1
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800427e:	e055      	b.n	800432c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004284:	2b02      	cmp	r3, #2
 8004286:	d151      	bne.n	800432c <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004288:	7bfb      	ldrb	r3, [r7, #15]
 800428a:	2b22      	cmp	r3, #34	; 0x22
 800428c:	d10d      	bne.n	80042aa <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800429c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042a2:	1c5a      	adds	r2, r3, #1
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80042a8:	e040      	b.n	800432c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d015      	beq.n	80042e0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80042b4:	7bfb      	ldrb	r3, [r7, #15]
 80042b6:	2b21      	cmp	r3, #33	; 0x21
 80042b8:	d112      	bne.n	80042e0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042be:	781a      	ldrb	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ca:	1c5a      	adds	r2, r3, #1
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	3b01      	subs	r3, #1
 80042d8:	b29a      	uxth	r2, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80042de:	e025      	b.n	800432c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d120      	bne.n	800432c <I2C_MemoryTransmit_TXE_BTF+0x120>
 80042ea:	7bfb      	ldrb	r3, [r7, #15]
 80042ec:	2b21      	cmp	r3, #33	; 0x21
 80042ee:	d11d      	bne.n	800432c <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	685a      	ldr	r2, [r3, #4]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80042fe:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800430e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2220      	movs	r2, #32
 800431a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f7ff fe3a 	bl	8003fa0 <HAL_I2C_MemTxCpltCallback>
}
 800432c:	bf00      	nop
 800432e:	3710      	adds	r7, #16
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}

08004334 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004342:	b2db      	uxtb	r3, r3
 8004344:	2b22      	cmp	r3, #34	; 0x22
 8004346:	f040 80a2 	bne.w	800448e <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800434e:	b29b      	uxth	r3, r3
 8004350:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2b03      	cmp	r3, #3
 8004356:	d921      	bls.n	800439c <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	691a      	ldr	r2, [r3, #16]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004362:	b2d2      	uxtb	r2, r2
 8004364:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436a:	1c5a      	adds	r2, r3, #1
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004374:	b29b      	uxth	r3, r3
 8004376:	3b01      	subs	r3, #1
 8004378:	b29a      	uxth	r2, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004382:	b29b      	uxth	r3, r3
 8004384:	2b03      	cmp	r3, #3
 8004386:	f040 8082 	bne.w	800448e <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	685a      	ldr	r2, [r3, #4]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004398:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800439a:	e078      	b.n	800448e <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d074      	beq.n	800448e <I2C_MasterReceive_RXNE+0x15a>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d002      	beq.n	80043b0 <I2C_MasterReceive_RXNE+0x7c>
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d16e      	bne.n	800448e <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f001 faf9 	bl	80059a8 <I2C_WaitOnSTOPRequestThroughIT>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d142      	bne.n	8004442 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043ca:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	685a      	ldr	r2, [r3, #4]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80043da:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	691a      	ldr	r2, [r3, #16]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e6:	b2d2      	uxtb	r2, r2
 80043e8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ee:	1c5a      	adds	r2, r3, #1
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	3b01      	subs	r3, #1
 80043fc:	b29a      	uxth	r2, r3
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2220      	movs	r2, #32
 8004406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b40      	cmp	r3, #64	; 0x40
 8004414:	d10a      	bne.n	800442c <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f7ff fdc4 	bl	8003fb2 <HAL_I2C_MemRxCpltCallback>
}
 800442a:	e030      	b.n	800448e <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2212      	movs	r2, #18
 8004438:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f7ff fd7f 	bl	8003f3e <HAL_I2C_MasterRxCpltCallback>
}
 8004440:	e025      	b.n	800448e <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	685a      	ldr	r2, [r3, #4]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004450:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	691a      	ldr	r2, [r3, #16]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445c:	b2d2      	uxtb	r2, r2
 800445e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004464:	1c5a      	adds	r2, r3, #1
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800446e:	b29b      	uxth	r3, r3
 8004470:	3b01      	subs	r3, #1
 8004472:	b29a      	uxth	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2220      	movs	r2, #32
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	f7ff fd9b 	bl	8003fc4 <HAL_I2C_ErrorCallback>
}
 800448e:	bf00      	nop
 8004490:	3710      	adds	r7, #16
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}

08004496 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004496:	b580      	push	{r7, lr}
 8004498:	b084      	sub	sp, #16
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044a2:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	2b04      	cmp	r3, #4
 80044ac:	d11b      	bne.n	80044e6 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	685a      	ldr	r2, [r3, #4]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044bc:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	691a      	ldr	r2, [r3, #16]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c8:	b2d2      	uxtb	r2, r2
 80044ca:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	1c5a      	adds	r2, r3, #1
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044da:	b29b      	uxth	r3, r3
 80044dc:	3b01      	subs	r3, #1
 80044de:	b29a      	uxth	r2, r3
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80044e4:	e0bd      	b.n	8004662 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	2b03      	cmp	r3, #3
 80044ee:	d129      	bne.n	8004544 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	685a      	ldr	r2, [r3, #4]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044fe:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2b04      	cmp	r3, #4
 8004504:	d00a      	beq.n	800451c <I2C_MasterReceive_BTF+0x86>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2b02      	cmp	r3, #2
 800450a:	d007      	beq.n	800451c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800451a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	691a      	ldr	r2, [r3, #16]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004526:	b2d2      	uxtb	r2, r2
 8004528:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452e:	1c5a      	adds	r2, r3, #1
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004538:	b29b      	uxth	r3, r3
 800453a:	3b01      	subs	r3, #1
 800453c:	b29a      	uxth	r2, r3
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004542:	e08e      	b.n	8004662 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004548:	b29b      	uxth	r3, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d176      	bne.n	800463c <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2b01      	cmp	r3, #1
 8004552:	d002      	beq.n	800455a <I2C_MasterReceive_BTF+0xc4>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2b10      	cmp	r3, #16
 8004558:	d108      	bne.n	800456c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004568:	601a      	str	r2, [r3, #0]
 800456a:	e019      	b.n	80045a0 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2b04      	cmp	r3, #4
 8004570:	d002      	beq.n	8004578 <I2C_MasterReceive_BTF+0xe2>
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2b02      	cmp	r3, #2
 8004576:	d108      	bne.n	800458a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004586:	601a      	str	r2, [r3, #0]
 8004588:	e00a      	b.n	80045a0 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2b10      	cmp	r3, #16
 800458e:	d007      	beq.n	80045a0 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800459e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	691a      	ldr	r2, [r3, #16]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045aa:	b2d2      	uxtb	r2, r2
 80045ac:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b2:	1c5a      	adds	r2, r3, #1
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045bc:	b29b      	uxth	r3, r3
 80045be:	3b01      	subs	r3, #1
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	691a      	ldr	r2, [r3, #16]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d0:	b2d2      	uxtb	r2, r2
 80045d2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d8:	1c5a      	adds	r2, r3, #1
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	3b01      	subs	r3, #1
 80045e6:	b29a      	uxth	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	685a      	ldr	r2, [r3, #4]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80045fa:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2220      	movs	r2, #32
 8004600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800460a:	b2db      	uxtb	r3, r3
 800460c:	2b40      	cmp	r3, #64	; 0x40
 800460e:	d10a      	bne.n	8004626 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f7ff fcc7 	bl	8003fb2 <HAL_I2C_MemRxCpltCallback>
}
 8004624:	e01d      	b.n	8004662 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2212      	movs	r2, #18
 8004632:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f7ff fc82 	bl	8003f3e <HAL_I2C_MasterRxCpltCallback>
}
 800463a:	e012      	b.n	8004662 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	691a      	ldr	r2, [r3, #16]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004646:	b2d2      	uxtb	r2, r2
 8004648:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464e:	1c5a      	adds	r2, r3, #1
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004658:	b29b      	uxth	r3, r3
 800465a:	3b01      	subs	r3, #1
 800465c:	b29a      	uxth	r2, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004662:	bf00      	nop
 8004664:	3710      	adds	r7, #16
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}

0800466a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800466a:	b480      	push	{r7}
 800466c:	b083      	sub	sp, #12
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b40      	cmp	r3, #64	; 0x40
 800467c:	d117      	bne.n	80046ae <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004682:	2b00      	cmp	r3, #0
 8004684:	d109      	bne.n	800469a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800468a:	b2db      	uxtb	r3, r3
 800468c:	461a      	mov	r2, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004696:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004698:	e067      	b.n	800476a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	f043 0301 	orr.w	r3, r3, #1
 80046a4:	b2da      	uxtb	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	611a      	str	r2, [r3, #16]
}
 80046ac:	e05d      	b.n	800476a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	691b      	ldr	r3, [r3, #16]
 80046b2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80046b6:	d133      	bne.n	8004720 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	2b21      	cmp	r3, #33	; 0x21
 80046c2:	d109      	bne.n	80046d8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	461a      	mov	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80046d4:	611a      	str	r2, [r3, #16]
 80046d6:	e008      	b.n	80046ea <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	f043 0301 	orr.w	r3, r3, #1
 80046e2:	b2da      	uxtb	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d004      	beq.n	80046fc <I2C_Master_SB+0x92>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d108      	bne.n	800470e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004700:	2b00      	cmp	r3, #0
 8004702:	d032      	beq.n	800476a <I2C_Master_SB+0x100>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800470a:	2b00      	cmp	r3, #0
 800470c:	d02d      	beq.n	800476a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	685a      	ldr	r2, [r3, #4]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800471c:	605a      	str	r2, [r3, #4]
}
 800471e:	e024      	b.n	800476a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004724:	2b00      	cmp	r3, #0
 8004726:	d10e      	bne.n	8004746 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800472c:	b29b      	uxth	r3, r3
 800472e:	11db      	asrs	r3, r3, #7
 8004730:	b2db      	uxtb	r3, r3
 8004732:	f003 0306 	and.w	r3, r3, #6
 8004736:	b2db      	uxtb	r3, r3
 8004738:	f063 030f 	orn	r3, r3, #15
 800473c:	b2da      	uxtb	r2, r3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	611a      	str	r2, [r3, #16]
}
 8004744:	e011      	b.n	800476a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800474a:	2b01      	cmp	r3, #1
 800474c:	d10d      	bne.n	800476a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004752:	b29b      	uxth	r3, r3
 8004754:	11db      	asrs	r3, r3, #7
 8004756:	b2db      	uxtb	r3, r3
 8004758:	f003 0306 	and.w	r3, r3, #6
 800475c:	b2db      	uxtb	r3, r3
 800475e:	f063 030e 	orn	r3, r3, #14
 8004762:	b2da      	uxtb	r2, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	611a      	str	r2, [r3, #16]
}
 800476a:	bf00      	nop
 800476c:	370c      	adds	r7, #12
 800476e:	46bd      	mov	sp, r7
 8004770:	bc80      	pop	{r7}
 8004772:	4770      	bx	lr

08004774 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004780:	b2da      	uxtb	r2, r3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800478c:	2b00      	cmp	r3, #0
 800478e:	d004      	beq.n	800479a <I2C_Master_ADD10+0x26>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004796:	2b00      	cmp	r3, #0
 8004798:	d108      	bne.n	80047ac <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d00c      	beq.n	80047bc <I2C_Master_ADD10+0x48>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d007      	beq.n	80047bc <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	685a      	ldr	r2, [r3, #4]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047ba:	605a      	str	r2, [r3, #4]
  }
}
 80047bc:	bf00      	nop
 80047be:	370c      	adds	r7, #12
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bc80      	pop	{r7}
 80047c4:	4770      	bx	lr

080047c6 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80047c6:	b480      	push	{r7}
 80047c8:	b091      	sub	sp, #68	; 0x44
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047d4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047dc:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e2:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	2b22      	cmp	r3, #34	; 0x22
 80047ee:	f040 8174 	bne.w	8004ada <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d10f      	bne.n	800481a <I2C_Master_ADDR+0x54>
 80047fa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80047fe:	2b40      	cmp	r3, #64	; 0x40
 8004800:	d10b      	bne.n	800481a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004802:	2300      	movs	r3, #0
 8004804:	633b      	str	r3, [r7, #48]	; 0x30
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	695b      	ldr	r3, [r3, #20]
 800480c:	633b      	str	r3, [r7, #48]	; 0x30
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	633b      	str	r3, [r7, #48]	; 0x30
 8004816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004818:	e16b      	b.n	8004af2 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800481e:	2b00      	cmp	r3, #0
 8004820:	d11d      	bne.n	800485e <I2C_Master_ADDR+0x98>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	691b      	ldr	r3, [r3, #16]
 8004826:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800482a:	d118      	bne.n	800485e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800482c:	2300      	movs	r3, #0
 800482e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004840:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004850:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004856:	1c5a      	adds	r2, r3, #1
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	651a      	str	r2, [r3, #80]	; 0x50
 800485c:	e149      	b.n	8004af2 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004862:	b29b      	uxth	r3, r3
 8004864:	2b00      	cmp	r3, #0
 8004866:	d113      	bne.n	8004890 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004868:	2300      	movs	r3, #0
 800486a:	62bb      	str	r3, [r7, #40]	; 0x28
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	62bb      	str	r3, [r7, #40]	; 0x28
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	62bb      	str	r3, [r7, #40]	; 0x28
 800487c:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800488c:	601a      	str	r2, [r3, #0]
 800488e:	e120      	b.n	8004ad2 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004894:	b29b      	uxth	r3, r3
 8004896:	2b01      	cmp	r3, #1
 8004898:	f040 808a 	bne.w	80049b0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800489c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800489e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80048a2:	d137      	bne.n	8004914 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048b2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048c2:	d113      	bne.n	80048ec <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048d2:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048d4:	2300      	movs	r3, #0
 80048d6:	627b      	str	r3, [r7, #36]	; 0x24
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	627b      	str	r3, [r7, #36]	; 0x24
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	699b      	ldr	r3, [r3, #24]
 80048e6:	627b      	str	r3, [r7, #36]	; 0x24
 80048e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ea:	e0f2      	b.n	8004ad2 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048ec:	2300      	movs	r3, #0
 80048ee:	623b      	str	r3, [r7, #32]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	695b      	ldr	r3, [r3, #20]
 80048f6:	623b      	str	r3, [r7, #32]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	699b      	ldr	r3, [r3, #24]
 80048fe:	623b      	str	r3, [r7, #32]
 8004900:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004910:	601a      	str	r2, [r3, #0]
 8004912:	e0de      	b.n	8004ad2 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004916:	2b08      	cmp	r3, #8
 8004918:	d02e      	beq.n	8004978 <I2C_Master_ADDR+0x1b2>
 800491a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800491c:	2b20      	cmp	r3, #32
 800491e:	d02b      	beq.n	8004978 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004920:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004922:	2b12      	cmp	r3, #18
 8004924:	d102      	bne.n	800492c <I2C_Master_ADDR+0x166>
 8004926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004928:	2b01      	cmp	r3, #1
 800492a:	d125      	bne.n	8004978 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800492c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800492e:	2b04      	cmp	r3, #4
 8004930:	d00e      	beq.n	8004950 <I2C_Master_ADDR+0x18a>
 8004932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004934:	2b02      	cmp	r3, #2
 8004936:	d00b      	beq.n	8004950 <I2C_Master_ADDR+0x18a>
 8004938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800493a:	2b10      	cmp	r3, #16
 800493c:	d008      	beq.n	8004950 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800494c:	601a      	str	r2, [r3, #0]
 800494e:	e007      	b.n	8004960 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800495e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004960:	2300      	movs	r3, #0
 8004962:	61fb      	str	r3, [r7, #28]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	61fb      	str	r3, [r7, #28]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	61fb      	str	r3, [r7, #28]
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	e0ac      	b.n	8004ad2 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004986:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004988:	2300      	movs	r3, #0
 800498a:	61bb      	str	r3, [r7, #24]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	695b      	ldr	r3, [r3, #20]
 8004992:	61bb      	str	r3, [r7, #24]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	61bb      	str	r3, [r7, #24]
 800499c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049ac:	601a      	str	r2, [r3, #0]
 80049ae:	e090      	b.n	8004ad2 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d158      	bne.n	8004a6c <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80049ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049bc:	2b04      	cmp	r3, #4
 80049be:	d021      	beq.n	8004a04 <I2C_Master_ADDR+0x23e>
 80049c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d01e      	beq.n	8004a04 <I2C_Master_ADDR+0x23e>
 80049c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049c8:	2b10      	cmp	r3, #16
 80049ca:	d01b      	beq.n	8004a04 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049da:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049dc:	2300      	movs	r3, #0
 80049de:	617b      	str	r3, [r7, #20]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	695b      	ldr	r3, [r3, #20]
 80049e6:	617b      	str	r3, [r7, #20]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	699b      	ldr	r3, [r3, #24]
 80049ee:	617b      	str	r3, [r7, #20]
 80049f0:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a00:	601a      	str	r2, [r3, #0]
 8004a02:	e012      	b.n	8004a2a <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a12:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a14:	2300      	movs	r3, #0
 8004a16:	613b      	str	r3, [r7, #16]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	613b      	str	r3, [r7, #16]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	699b      	ldr	r3, [r3, #24]
 8004a26:	613b      	str	r3, [r7, #16]
 8004a28:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a38:	d14b      	bne.n	8004ad2 <I2C_Master_ADDR+0x30c>
 8004a3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a3c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004a40:	d00b      	beq.n	8004a5a <I2C_Master_ADDR+0x294>
 8004a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d008      	beq.n	8004a5a <I2C_Master_ADDR+0x294>
 8004a48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a4a:	2b08      	cmp	r3, #8
 8004a4c:	d005      	beq.n	8004a5a <I2C_Master_ADDR+0x294>
 8004a4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a50:	2b10      	cmp	r3, #16
 8004a52:	d002      	beq.n	8004a5a <I2C_Master_ADDR+0x294>
 8004a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a56:	2b20      	cmp	r3, #32
 8004a58:	d13b      	bne.n	8004ad2 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	685a      	ldr	r2, [r3, #4]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004a68:	605a      	str	r2, [r3, #4]
 8004a6a:	e032      	b.n	8004ad2 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a7a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a8a:	d117      	bne.n	8004abc <I2C_Master_ADDR+0x2f6>
 8004a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a8e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004a92:	d00b      	beq.n	8004aac <I2C_Master_ADDR+0x2e6>
 8004a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d008      	beq.n	8004aac <I2C_Master_ADDR+0x2e6>
 8004a9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a9c:	2b08      	cmp	r3, #8
 8004a9e:	d005      	beq.n	8004aac <I2C_Master_ADDR+0x2e6>
 8004aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aa2:	2b10      	cmp	r3, #16
 8004aa4:	d002      	beq.n	8004aac <I2C_Master_ADDR+0x2e6>
 8004aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aa8:	2b20      	cmp	r3, #32
 8004aaa:	d107      	bne.n	8004abc <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	685a      	ldr	r2, [r3, #4]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004aba:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004abc:	2300      	movs	r3, #0
 8004abe:	60fb      	str	r3, [r7, #12]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	695b      	ldr	r3, [r3, #20]
 8004ac6:	60fb      	str	r3, [r7, #12]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	699b      	ldr	r3, [r3, #24]
 8004ace:	60fb      	str	r3, [r7, #12]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004ad8:	e00b      	b.n	8004af2 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ada:	2300      	movs	r3, #0
 8004adc:	60bb      	str	r3, [r7, #8]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	695b      	ldr	r3, [r3, #20]
 8004ae4:	60bb      	str	r3, [r7, #8]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	60bb      	str	r3, [r7, #8]
 8004aee:	68bb      	ldr	r3, [r7, #8]
}
 8004af0:	e7ff      	b.n	8004af2 <I2C_Master_ADDR+0x32c>
 8004af2:	bf00      	nop
 8004af4:	3744      	adds	r7, #68	; 0x44
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bc80      	pop	{r7}
 8004afa:	4770      	bx	lr

08004afc <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b0a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d02b      	beq.n	8004b6e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1a:	781a      	ldrb	r2, [r3, #0]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b26:	1c5a      	adds	r2, r3, #1
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	3b01      	subs	r3, #1
 8004b34:	b29a      	uxth	r2, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d114      	bne.n	8004b6e <I2C_SlaveTransmit_TXE+0x72>
 8004b44:	7bfb      	ldrb	r3, [r7, #15]
 8004b46:	2b29      	cmp	r3, #41	; 0x29
 8004b48:	d111      	bne.n	8004b6e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	685a      	ldr	r2, [r3, #4]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b58:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2221      	movs	r2, #33	; 0x21
 8004b5e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2228      	movs	r2, #40	; 0x28
 8004b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f7ff f9f1 	bl	8003f50 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004b6e:	bf00      	nop
 8004b70:	3710      	adds	r7, #16
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}

08004b76 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004b76:	b480      	push	{r7}
 8004b78:	b083      	sub	sp, #12
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d011      	beq.n	8004bac <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8c:	781a      	ldrb	r2, [r3, #0]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b98:	1c5a      	adds	r2, r3, #1
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	3b01      	subs	r3, #1
 8004ba6:	b29a      	uxth	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004bac:	bf00      	nop
 8004bae:	370c      	adds	r7, #12
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bc80      	pop	{r7}
 8004bb4:	4770      	bx	lr

08004bb6 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004bb6:	b580      	push	{r7, lr}
 8004bb8:	b084      	sub	sp, #16
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bc4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d02c      	beq.n	8004c2a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	691a      	ldr	r2, [r3, #16]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bda:	b2d2      	uxtb	r2, r2
 8004bdc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be2:	1c5a      	adds	r2, r3, #1
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	b29a      	uxth	r2, r3
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d114      	bne.n	8004c2a <I2C_SlaveReceive_RXNE+0x74>
 8004c00:	7bfb      	ldrb	r3, [r7, #15]
 8004c02:	2b2a      	cmp	r3, #42	; 0x2a
 8004c04:	d111      	bne.n	8004c2a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685a      	ldr	r2, [r3, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c14:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2222      	movs	r2, #34	; 0x22
 8004c1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2228      	movs	r2, #40	; 0x28
 8004c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f7ff f99c 	bl	8003f62 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004c2a:	bf00      	nop
 8004c2c:	3710      	adds	r7, #16
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}

08004c32 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004c32:	b480      	push	{r7}
 8004c34:	b083      	sub	sp, #12
 8004c36:	af00      	add	r7, sp, #0
 8004c38:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d012      	beq.n	8004c6a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	691a      	ldr	r2, [r3, #16]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4e:	b2d2      	uxtb	r2, r2
 8004c50:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c56:	1c5a      	adds	r2, r3, #1
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	3b01      	subs	r3, #1
 8004c64:	b29a      	uxth	r2, r3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004c6a:	bf00      	nop
 8004c6c:	370c      	adds	r7, #12
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bc80      	pop	{r7}
 8004c72:	4770      	bx	lr

08004c74 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004c8e:	2b28      	cmp	r3, #40	; 0x28
 8004c90:	d127      	bne.n	8004ce2 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	685a      	ldr	r2, [r3, #4]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ca0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	089b      	lsrs	r3, r3, #2
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d101      	bne.n	8004cb2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	09db      	lsrs	r3, r3, #7
 8004cb6:	f003 0301 	and.w	r3, r3, #1
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d103      	bne.n	8004cc6 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	81bb      	strh	r3, [r7, #12]
 8004cc4:	e002      	b.n	8004ccc <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	699b      	ldr	r3, [r3, #24]
 8004cca:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004cd4:	89ba      	ldrh	r2, [r7, #12]
 8004cd6:	7bfb      	ldrb	r3, [r7, #15]
 8004cd8:	4619      	mov	r1, r3
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f7ff f94a 	bl	8003f74 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004ce0:	e00e      	b.n	8004d00 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	60bb      	str	r3, [r7, #8]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	695b      	ldr	r3, [r3, #20]
 8004cec:	60bb      	str	r3, [r7, #8]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	699b      	ldr	r3, [r3, #24]
 8004cf4:	60bb      	str	r3, [r7, #8]
 8004cf6:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004d00:	bf00      	nop
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d16:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	685a      	ldr	r2, [r3, #4]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004d26:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004d28:	2300      	movs	r3, #0
 8004d2a:	60bb      	str	r3, [r7, #8]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	695b      	ldr	r3, [r3, #20]
 8004d32:	60bb      	str	r3, [r7, #8]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f042 0201 	orr.w	r2, r2, #1
 8004d42:	601a      	str	r2, [r3, #0]
 8004d44:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d54:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d64:	d172      	bne.n	8004e4c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004d66:	7bfb      	ldrb	r3, [r7, #15]
 8004d68:	2b22      	cmp	r3, #34	; 0x22
 8004d6a:	d002      	beq.n	8004d72 <I2C_Slave_STOPF+0x6a>
 8004d6c:	7bfb      	ldrb	r3, [r7, #15]
 8004d6e:	2b2a      	cmp	r3, #42	; 0x2a
 8004d70:	d135      	bne.n	8004dde <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	b29a      	uxth	r2, r3
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d005      	beq.n	8004d96 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8e:	f043 0204 	orr.w	r2, r3, #4
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	685a      	ldr	r2, [r3, #4]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004da4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004daa:	4618      	mov	r0, r3
 8004dac:	f7fd fe78 	bl	8002aa0 <HAL_DMA_GetState>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d049      	beq.n	8004e4a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dba:	4a69      	ldr	r2, [pc, #420]	; (8004f60 <I2C_Slave_STOPF+0x258>)
 8004dbc:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f7fd fd64 	bl	8002890 <HAL_DMA_Abort_IT>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d03d      	beq.n	8004e4a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004dd8:	4610      	mov	r0, r2
 8004dda:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ddc:	e035      	b.n	8004e4a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	b29a      	uxth	r2, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d005      	beq.n	8004e02 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfa:	f043 0204 	orr.w	r2, r3, #4
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	685a      	ldr	r2, [r3, #4]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e10:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e16:	4618      	mov	r0, r3
 8004e18:	f7fd fe42 	bl	8002aa0 <HAL_DMA_GetState>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d014      	beq.n	8004e4c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e26:	4a4e      	ldr	r2, [pc, #312]	; (8004f60 <I2C_Slave_STOPF+0x258>)
 8004e28:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f7fd fd2e 	bl	8002890 <HAL_DMA_Abort_IT>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d008      	beq.n	8004e4c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004e44:	4610      	mov	r0, r2
 8004e46:	4798      	blx	r3
 8004e48:	e000      	b.n	8004e4c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004e4a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d03e      	beq.n	8004ed4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	695b      	ldr	r3, [r3, #20]
 8004e5c:	f003 0304 	and.w	r3, r3, #4
 8004e60:	2b04      	cmp	r3, #4
 8004e62:	d112      	bne.n	8004e8a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	691a      	ldr	r2, [r3, #16]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6e:	b2d2      	uxtb	r2, r2
 8004e70:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e76:	1c5a      	adds	r2, r3, #1
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	3b01      	subs	r3, #1
 8004e84:	b29a      	uxth	r2, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	695b      	ldr	r3, [r3, #20]
 8004e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e94:	2b40      	cmp	r3, #64	; 0x40
 8004e96:	d112      	bne.n	8004ebe <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	691a      	ldr	r2, [r3, #16]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea2:	b2d2      	uxtb	r2, r2
 8004ea4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eaa:	1c5a      	adds	r2, r3, #1
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	b29a      	uxth	r2, r3
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d005      	beq.n	8004ed4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ecc:	f043 0204 	orr.w	r2, r3, #4
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d003      	beq.n	8004ee4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f000 f8b3 	bl	8005048 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004ee2:	e039      	b.n	8004f58 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004ee4:	7bfb      	ldrb	r3, [r7, #15]
 8004ee6:	2b2a      	cmp	r3, #42	; 0x2a
 8004ee8:	d109      	bne.n	8004efe <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2228      	movs	r2, #40	; 0x28
 8004ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f7ff f832 	bl	8003f62 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	2b28      	cmp	r3, #40	; 0x28
 8004f08:	d111      	bne.n	8004f2e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	4a15      	ldr	r2, [pc, #84]	; (8004f64 <I2C_Slave_STOPF+0x25c>)
 8004f0e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2220      	movs	r2, #32
 8004f1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f7ff f831 	bl	8003f8e <HAL_I2C_ListenCpltCallback>
}
 8004f2c:	e014      	b.n	8004f58 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f32:	2b22      	cmp	r3, #34	; 0x22
 8004f34:	d002      	beq.n	8004f3c <I2C_Slave_STOPF+0x234>
 8004f36:	7bfb      	ldrb	r3, [r7, #15]
 8004f38:	2b22      	cmp	r3, #34	; 0x22
 8004f3a:	d10d      	bne.n	8004f58 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2220      	movs	r2, #32
 8004f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f7ff f805 	bl	8003f62 <HAL_I2C_SlaveRxCpltCallback>
}
 8004f58:	bf00      	nop
 8004f5a:	3710      	adds	r7, #16
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	080055a9 	.word	0x080055a9
 8004f64:	ffff0000 	.word	0xffff0000

08004f68 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f76:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f7c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	2b08      	cmp	r3, #8
 8004f82:	d002      	beq.n	8004f8a <I2C_Slave_AF+0x22>
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	2b20      	cmp	r3, #32
 8004f88:	d129      	bne.n	8004fde <I2C_Slave_AF+0x76>
 8004f8a:	7bfb      	ldrb	r3, [r7, #15]
 8004f8c:	2b28      	cmp	r3, #40	; 0x28
 8004f8e:	d126      	bne.n	8004fde <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a2c      	ldr	r2, [pc, #176]	; (8005044 <I2C_Slave_AF+0xdc>)
 8004f94:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	685a      	ldr	r2, [r3, #4]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004fa4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004fae:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fbe:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2220      	movs	r2, #32
 8004fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f7fe ffd9 	bl	8003f8e <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004fdc:	e02e      	b.n	800503c <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004fde:	7bfb      	ldrb	r3, [r7, #15]
 8004fe0:	2b21      	cmp	r3, #33	; 0x21
 8004fe2:	d126      	bne.n	8005032 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a17      	ldr	r2, [pc, #92]	; (8005044 <I2C_Slave_AF+0xdc>)
 8004fe8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2221      	movs	r2, #33	; 0x21
 8004fee:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2220      	movs	r2, #32
 8004ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	685a      	ldr	r2, [r3, #4]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800500e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005018:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005028:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f7fe ff90 	bl	8003f50 <HAL_I2C_SlaveTxCpltCallback>
}
 8005030:	e004      	b.n	800503c <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800503a:	615a      	str	r2, [r3, #20]
}
 800503c:	bf00      	nop
 800503e:	3710      	adds	r7, #16
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}
 8005044:	ffff0000 	.word	0xffff0000

08005048 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005056:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800505e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005060:	7bbb      	ldrb	r3, [r7, #14]
 8005062:	2b10      	cmp	r3, #16
 8005064:	d002      	beq.n	800506c <I2C_ITError+0x24>
 8005066:	7bbb      	ldrb	r3, [r7, #14]
 8005068:	2b40      	cmp	r3, #64	; 0x40
 800506a:	d10a      	bne.n	8005082 <I2C_ITError+0x3a>
 800506c:	7bfb      	ldrb	r3, [r7, #15]
 800506e:	2b22      	cmp	r3, #34	; 0x22
 8005070:	d107      	bne.n	8005082 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005080:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005082:	7bfb      	ldrb	r3, [r7, #15]
 8005084:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005088:	2b28      	cmp	r3, #40	; 0x28
 800508a:	d107      	bne.n	800509c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2228      	movs	r2, #40	; 0x28
 8005096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800509a:	e015      	b.n	80050c8 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050aa:	d00a      	beq.n	80050c2 <I2C_ITError+0x7a>
 80050ac:	7bfb      	ldrb	r3, [r7, #15]
 80050ae:	2b60      	cmp	r3, #96	; 0x60
 80050b0:	d007      	beq.n	80050c2 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2220      	movs	r2, #32
 80050b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050d6:	d161      	bne.n	800519c <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	685a      	ldr	r2, [r3, #4]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050e6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050ec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d020      	beq.n	8005136 <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050f8:	4a6a      	ldr	r2, [pc, #424]	; (80052a4 <I2C_ITError+0x25c>)
 80050fa:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005100:	4618      	mov	r0, r3
 8005102:	f7fd fbc5 	bl	8002890 <HAL_DMA_Abort_IT>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	f000 8089 	beq.w	8005220 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f022 0201 	bic.w	r2, r2, #1
 800511c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2220      	movs	r2, #32
 8005122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800512a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005130:	4610      	mov	r0, r2
 8005132:	4798      	blx	r3
 8005134:	e074      	b.n	8005220 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800513a:	4a5a      	ldr	r2, [pc, #360]	; (80052a4 <I2C_ITError+0x25c>)
 800513c:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005142:	4618      	mov	r0, r3
 8005144:	f7fd fba4 	bl	8002890 <HAL_DMA_Abort_IT>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d068      	beq.n	8005220 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	695b      	ldr	r3, [r3, #20]
 8005154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005158:	2b40      	cmp	r3, #64	; 0x40
 800515a:	d10b      	bne.n	8005174 <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	691a      	ldr	r2, [r3, #16]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005166:	b2d2      	uxtb	r2, r2
 8005168:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516e:	1c5a      	adds	r2, r3, #1
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f022 0201 	bic.w	r2, r2, #1
 8005182:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2220      	movs	r2, #32
 8005188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005196:	4610      	mov	r0, r2
 8005198:	4798      	blx	r3
 800519a:	e041      	b.n	8005220 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	2b60      	cmp	r3, #96	; 0x60
 80051a6:	d125      	bne.n	80051f4 <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2220      	movs	r2, #32
 80051ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2200      	movs	r2, #0
 80051b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	695b      	ldr	r3, [r3, #20]
 80051bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051c0:	2b40      	cmp	r3, #64	; 0x40
 80051c2:	d10b      	bne.n	80051dc <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	691a      	ldr	r2, [r3, #16]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ce:	b2d2      	uxtb	r2, r2
 80051d0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d6:	1c5a      	adds	r2, r3, #1
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f022 0201 	bic.w	r2, r2, #1
 80051ea:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f7fe fef2 	bl	8003fd6 <HAL_I2C_AbortCpltCallback>
 80051f2:	e015      	b.n	8005220 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051fe:	2b40      	cmp	r3, #64	; 0x40
 8005200:	d10b      	bne.n	800521a <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	691a      	ldr	r2, [r3, #16]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800520c:	b2d2      	uxtb	r2, r2
 800520e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005214:	1c5a      	adds	r2, r3, #1
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f7fe fed2 	bl	8003fc4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005224:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	f003 0301 	and.w	r3, r3, #1
 800522c:	2b00      	cmp	r3, #0
 800522e:	d10e      	bne.n	800524e <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005236:	2b00      	cmp	r3, #0
 8005238:	d109      	bne.n	800524e <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005240:	2b00      	cmp	r3, #0
 8005242:	d104      	bne.n	800524e <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800524a:	2b00      	cmp	r3, #0
 800524c:	d007      	beq.n	800525e <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	685a      	ldr	r2, [r3, #4]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800525c:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005264:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800526a:	f003 0304 	and.w	r3, r3, #4
 800526e:	2b04      	cmp	r3, #4
 8005270:	d113      	bne.n	800529a <I2C_ITError+0x252>
 8005272:	7bfb      	ldrb	r3, [r7, #15]
 8005274:	2b28      	cmp	r3, #40	; 0x28
 8005276:	d110      	bne.n	800529a <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a0b      	ldr	r2, [pc, #44]	; (80052a8 <I2C_ITError+0x260>)
 800527c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2220      	movs	r2, #32
 8005288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f7fe fe7a 	bl	8003f8e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800529a:	bf00      	nop
 800529c:	3710      	adds	r7, #16
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
 80052a2:	bf00      	nop
 80052a4:	080055a9 	.word	0x080055a9
 80052a8:	ffff0000 	.word	0xffff0000

080052ac <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b088      	sub	sp, #32
 80052b0:	af02      	add	r7, sp, #8
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	4608      	mov	r0, r1
 80052b6:	4611      	mov	r1, r2
 80052b8:	461a      	mov	r2, r3
 80052ba:	4603      	mov	r3, r0
 80052bc:	817b      	strh	r3, [r7, #10]
 80052be:	460b      	mov	r3, r1
 80052c0:	813b      	strh	r3, [r7, #8]
 80052c2:	4613      	mov	r3, r2
 80052c4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d8:	9300      	str	r3, [sp, #0]
 80052da:	6a3b      	ldr	r3, [r7, #32]
 80052dc:	2200      	movs	r2, #0
 80052de:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80052e2:	68f8      	ldr	r0, [r7, #12]
 80052e4:	f000 fa08 	bl	80056f8 <I2C_WaitOnFlagUntilTimeout>
 80052e8:	4603      	mov	r3, r0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d00d      	beq.n	800530a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052fc:	d103      	bne.n	8005306 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005304:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e05f      	b.n	80053ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800530a:	897b      	ldrh	r3, [r7, #10]
 800530c:	b2db      	uxtb	r3, r3
 800530e:	461a      	mov	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005318:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800531a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531c:	6a3a      	ldr	r2, [r7, #32]
 800531e:	492d      	ldr	r1, [pc, #180]	; (80053d4 <I2C_RequestMemoryWrite+0x128>)
 8005320:	68f8      	ldr	r0, [r7, #12]
 8005322:	f000 fa40 	bl	80057a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d001      	beq.n	8005330 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e04c      	b.n	80053ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005330:	2300      	movs	r3, #0
 8005332:	617b      	str	r3, [r7, #20]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	695b      	ldr	r3, [r3, #20]
 800533a:	617b      	str	r3, [r7, #20]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	699b      	ldr	r3, [r3, #24]
 8005342:	617b      	str	r3, [r7, #20]
 8005344:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005346:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005348:	6a39      	ldr	r1, [r7, #32]
 800534a:	68f8      	ldr	r0, [r7, #12]
 800534c:	f000 faaa 	bl	80058a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005350:	4603      	mov	r3, r0
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00d      	beq.n	8005372 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535a:	2b04      	cmp	r3, #4
 800535c:	d107      	bne.n	800536e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800536c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	e02b      	b.n	80053ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005372:	88fb      	ldrh	r3, [r7, #6]
 8005374:	2b01      	cmp	r3, #1
 8005376:	d105      	bne.n	8005384 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005378:	893b      	ldrh	r3, [r7, #8]
 800537a:	b2da      	uxtb	r2, r3
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	611a      	str	r2, [r3, #16]
 8005382:	e021      	b.n	80053c8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005384:	893b      	ldrh	r3, [r7, #8]
 8005386:	0a1b      	lsrs	r3, r3, #8
 8005388:	b29b      	uxth	r3, r3
 800538a:	b2da      	uxtb	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005392:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005394:	6a39      	ldr	r1, [r7, #32]
 8005396:	68f8      	ldr	r0, [r7, #12]
 8005398:	f000 fa84 	bl	80058a4 <I2C_WaitOnTXEFlagUntilTimeout>
 800539c:	4603      	mov	r3, r0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d00d      	beq.n	80053be <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a6:	2b04      	cmp	r3, #4
 80053a8:	d107      	bne.n	80053ba <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	e005      	b.n	80053ca <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80053be:	893b      	ldrh	r3, [r7, #8]
 80053c0:	b2da      	uxtb	r2, r3
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80053c8:	2300      	movs	r3, #0
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3718      	adds	r7, #24
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}
 80053d2:	bf00      	nop
 80053d4:	00010002 	.word	0x00010002

080053d8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b088      	sub	sp, #32
 80053dc:	af02      	add	r7, sp, #8
 80053de:	60f8      	str	r0, [r7, #12]
 80053e0:	4608      	mov	r0, r1
 80053e2:	4611      	mov	r1, r2
 80053e4:	461a      	mov	r2, r3
 80053e6:	4603      	mov	r3, r0
 80053e8:	817b      	strh	r3, [r7, #10]
 80053ea:	460b      	mov	r3, r1
 80053ec:	813b      	strh	r3, [r7, #8]
 80053ee:	4613      	mov	r3, r2
 80053f0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005400:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005410:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005414:	9300      	str	r3, [sp, #0]
 8005416:	6a3b      	ldr	r3, [r7, #32]
 8005418:	2200      	movs	r2, #0
 800541a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800541e:	68f8      	ldr	r0, [r7, #12]
 8005420:	f000 f96a 	bl	80056f8 <I2C_WaitOnFlagUntilTimeout>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00d      	beq.n	8005446 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005434:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005438:	d103      	bne.n	8005442 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005440:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e0aa      	b.n	800559c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005446:	897b      	ldrh	r3, [r7, #10]
 8005448:	b2db      	uxtb	r3, r3
 800544a:	461a      	mov	r2, r3
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005454:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005458:	6a3a      	ldr	r2, [r7, #32]
 800545a:	4952      	ldr	r1, [pc, #328]	; (80055a4 <I2C_RequestMemoryRead+0x1cc>)
 800545c:	68f8      	ldr	r0, [r7, #12]
 800545e:	f000 f9a2 	bl	80057a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005462:	4603      	mov	r3, r0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d001      	beq.n	800546c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e097      	b.n	800559c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800546c:	2300      	movs	r3, #0
 800546e:	617b      	str	r3, [r7, #20]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	695b      	ldr	r3, [r3, #20]
 8005476:	617b      	str	r3, [r7, #20]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	699b      	ldr	r3, [r3, #24]
 800547e:	617b      	str	r3, [r7, #20]
 8005480:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005482:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005484:	6a39      	ldr	r1, [r7, #32]
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f000 fa0c 	bl	80058a4 <I2C_WaitOnTXEFlagUntilTimeout>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00d      	beq.n	80054ae <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005496:	2b04      	cmp	r3, #4
 8005498:	d107      	bne.n	80054aa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054a8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e076      	b.n	800559c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80054ae:	88fb      	ldrh	r3, [r7, #6]
 80054b0:	2b01      	cmp	r3, #1
 80054b2:	d105      	bne.n	80054c0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054b4:	893b      	ldrh	r3, [r7, #8]
 80054b6:	b2da      	uxtb	r2, r3
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	611a      	str	r2, [r3, #16]
 80054be:	e021      	b.n	8005504 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80054c0:	893b      	ldrh	r3, [r7, #8]
 80054c2:	0a1b      	lsrs	r3, r3, #8
 80054c4:	b29b      	uxth	r3, r3
 80054c6:	b2da      	uxtb	r2, r3
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054d0:	6a39      	ldr	r1, [r7, #32]
 80054d2:	68f8      	ldr	r0, [r7, #12]
 80054d4:	f000 f9e6 	bl	80058a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00d      	beq.n	80054fa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e2:	2b04      	cmp	r3, #4
 80054e4:	d107      	bne.n	80054f6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054f4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	e050      	b.n	800559c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054fa:	893b      	ldrh	r3, [r7, #8]
 80054fc:	b2da      	uxtb	r2, r3
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005504:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005506:	6a39      	ldr	r1, [r7, #32]
 8005508:	68f8      	ldr	r0, [r7, #12]
 800550a:	f000 f9cb 	bl	80058a4 <I2C_WaitOnTXEFlagUntilTimeout>
 800550e:	4603      	mov	r3, r0
 8005510:	2b00      	cmp	r3, #0
 8005512:	d00d      	beq.n	8005530 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005518:	2b04      	cmp	r3, #4
 800551a:	d107      	bne.n	800552c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800552a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e035      	b.n	800559c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800553e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005542:	9300      	str	r3, [sp, #0]
 8005544:	6a3b      	ldr	r3, [r7, #32]
 8005546:	2200      	movs	r2, #0
 8005548:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800554c:	68f8      	ldr	r0, [r7, #12]
 800554e:	f000 f8d3 	bl	80056f8 <I2C_WaitOnFlagUntilTimeout>
 8005552:	4603      	mov	r3, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d00d      	beq.n	8005574 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005562:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005566:	d103      	bne.n	8005570 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800556e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005570:	2303      	movs	r3, #3
 8005572:	e013      	b.n	800559c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005574:	897b      	ldrh	r3, [r7, #10]
 8005576:	b2db      	uxtb	r3, r3
 8005578:	f043 0301 	orr.w	r3, r3, #1
 800557c:	b2da      	uxtb	r2, r3
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005586:	6a3a      	ldr	r2, [r7, #32]
 8005588:	4906      	ldr	r1, [pc, #24]	; (80055a4 <I2C_RequestMemoryRead+0x1cc>)
 800558a:	68f8      	ldr	r0, [r7, #12]
 800558c:	f000 f90b 	bl	80057a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005590:	4603      	mov	r3, r0
 8005592:	2b00      	cmp	r3, #0
 8005594:	d001      	beq.n	800559a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e000      	b.n	800559c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	3718      	adds	r7, #24
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	00010002 	.word	0x00010002

080055a8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b086      	sub	sp, #24
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80055b0:	2300      	movs	r3, #0
 80055b2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055c0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80055c2:	4b4b      	ldr	r3, [pc, #300]	; (80056f0 <I2C_DMAAbort+0x148>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	08db      	lsrs	r3, r3, #3
 80055c8:	4a4a      	ldr	r2, [pc, #296]	; (80056f4 <I2C_DMAAbort+0x14c>)
 80055ca:	fba2 2303 	umull	r2, r3, r2, r3
 80055ce:	0a1a      	lsrs	r2, r3, #8
 80055d0:	4613      	mov	r3, r2
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	4413      	add	r3, r2
 80055d6:	00da      	lsls	r2, r3, #3
 80055d8:	1ad3      	subs	r3, r2, r3
 80055da:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d106      	bne.n	80055f0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e6:	f043 0220 	orr.w	r2, r3, #32
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80055ee:	e00a      	b.n	8005606 <I2C_DMAAbort+0x5e>
    }
    count--;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	3b01      	subs	r3, #1
 80055f4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005600:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005604:	d0ea      	beq.n	80055dc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800560a:	2b00      	cmp	r3, #0
 800560c:	d003      	beq.n	8005616 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005612:	2200      	movs	r2, #0
 8005614:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800561a:	2b00      	cmp	r3, #0
 800561c:	d003      	beq.n	8005626 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005622:	2200      	movs	r2, #0
 8005624:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005634:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	2200      	movs	r2, #0
 800563a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005640:	2b00      	cmp	r3, #0
 8005642:	d003      	beq.n	800564c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005648:	2200      	movs	r2, #0
 800564a:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005650:	2b00      	cmp	r3, #0
 8005652:	d003      	beq.n	800565c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005658:	2200      	movs	r2, #0
 800565a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f022 0201 	bic.w	r2, r2, #1
 800566a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005672:	b2db      	uxtb	r3, r3
 8005674:	2b60      	cmp	r3, #96	; 0x60
 8005676:	d10e      	bne.n	8005696 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	2220      	movs	r2, #32
 800567c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	2200      	movs	r2, #0
 8005684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	2200      	movs	r2, #0
 800568c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800568e:	6978      	ldr	r0, [r7, #20]
 8005690:	f7fe fca1 	bl	8003fd6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005694:	e027      	b.n	80056e6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005696:	7cfb      	ldrb	r3, [r7, #19]
 8005698:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800569c:	2b28      	cmp	r3, #40	; 0x28
 800569e:	d117      	bne.n	80056d0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f042 0201 	orr.w	r2, r2, #1
 80056ae:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80056be:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	2200      	movs	r2, #0
 80056c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	2228      	movs	r2, #40	; 0x28
 80056ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80056ce:	e007      	b.n	80056e0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	2220      	movs	r2, #32
 80056d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	2200      	movs	r2, #0
 80056dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80056e0:	6978      	ldr	r0, [r7, #20]
 80056e2:	f7fe fc6f 	bl	8003fc4 <HAL_I2C_ErrorCallback>
}
 80056e6:	bf00      	nop
 80056e8:	3718      	adds	r7, #24
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop
 80056f0:	20000000 	.word	0x20000000
 80056f4:	14f8b589 	.word	0x14f8b589

080056f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b084      	sub	sp, #16
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	60b9      	str	r1, [r7, #8]
 8005702:	603b      	str	r3, [r7, #0]
 8005704:	4613      	mov	r3, r2
 8005706:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005708:	e025      	b.n	8005756 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005710:	d021      	beq.n	8005756 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005712:	f7fc f8df 	bl	80018d4 <HAL_GetTick>
 8005716:	4602      	mov	r2, r0
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	1ad3      	subs	r3, r2, r3
 800571c:	683a      	ldr	r2, [r7, #0]
 800571e:	429a      	cmp	r2, r3
 8005720:	d302      	bcc.n	8005728 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d116      	bne.n	8005756 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2200      	movs	r2, #0
 800572c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2220      	movs	r2, #32
 8005732:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2200      	movs	r2, #0
 800573a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005742:	f043 0220 	orr.w	r2, r3, #32
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e023      	b.n	800579e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	0c1b      	lsrs	r3, r3, #16
 800575a:	b2db      	uxtb	r3, r3
 800575c:	2b01      	cmp	r3, #1
 800575e:	d10d      	bne.n	800577c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	695b      	ldr	r3, [r3, #20]
 8005766:	43da      	mvns	r2, r3
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	4013      	ands	r3, r2
 800576c:	b29b      	uxth	r3, r3
 800576e:	2b00      	cmp	r3, #0
 8005770:	bf0c      	ite	eq
 8005772:	2301      	moveq	r3, #1
 8005774:	2300      	movne	r3, #0
 8005776:	b2db      	uxtb	r3, r3
 8005778:	461a      	mov	r2, r3
 800577a:	e00c      	b.n	8005796 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	699b      	ldr	r3, [r3, #24]
 8005782:	43da      	mvns	r2, r3
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	4013      	ands	r3, r2
 8005788:	b29b      	uxth	r3, r3
 800578a:	2b00      	cmp	r3, #0
 800578c:	bf0c      	ite	eq
 800578e:	2301      	moveq	r3, #1
 8005790:	2300      	movne	r3, #0
 8005792:	b2db      	uxtb	r3, r3
 8005794:	461a      	mov	r2, r3
 8005796:	79fb      	ldrb	r3, [r7, #7]
 8005798:	429a      	cmp	r2, r3
 800579a:	d0b6      	beq.n	800570a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800579c:	2300      	movs	r3, #0
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3710      	adds	r7, #16
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}

080057a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80057a6:	b580      	push	{r7, lr}
 80057a8:	b084      	sub	sp, #16
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	60f8      	str	r0, [r7, #12]
 80057ae:	60b9      	str	r1, [r7, #8]
 80057b0:	607a      	str	r2, [r7, #4]
 80057b2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057b4:	e051      	b.n	800585a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057c4:	d123      	bne.n	800580e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057d4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80057de:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2200      	movs	r2, #0
 80057e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2220      	movs	r2, #32
 80057ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057fa:	f043 0204 	orr.w	r2, r3, #4
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2200      	movs	r2, #0
 8005806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e046      	b.n	800589c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005814:	d021      	beq.n	800585a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005816:	f7fc f85d 	bl	80018d4 <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	429a      	cmp	r2, r3
 8005824:	d302      	bcc.n	800582c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d116      	bne.n	800585a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2220      	movs	r2, #32
 8005836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005846:	f043 0220 	orr.w	r2, r3, #32
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e020      	b.n	800589c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	0c1b      	lsrs	r3, r3, #16
 800585e:	b2db      	uxtb	r3, r3
 8005860:	2b01      	cmp	r3, #1
 8005862:	d10c      	bne.n	800587e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	695b      	ldr	r3, [r3, #20]
 800586a:	43da      	mvns	r2, r3
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	4013      	ands	r3, r2
 8005870:	b29b      	uxth	r3, r3
 8005872:	2b00      	cmp	r3, #0
 8005874:	bf14      	ite	ne
 8005876:	2301      	movne	r3, #1
 8005878:	2300      	moveq	r3, #0
 800587a:	b2db      	uxtb	r3, r3
 800587c:	e00b      	b.n	8005896 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	699b      	ldr	r3, [r3, #24]
 8005884:	43da      	mvns	r2, r3
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	4013      	ands	r3, r2
 800588a:	b29b      	uxth	r3, r3
 800588c:	2b00      	cmp	r3, #0
 800588e:	bf14      	ite	ne
 8005890:	2301      	movne	r3, #1
 8005892:	2300      	moveq	r3, #0
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b00      	cmp	r3, #0
 8005898:	d18d      	bne.n	80057b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800589a:	2300      	movs	r3, #0
}
 800589c:	4618      	mov	r0, r3
 800589e:	3710      	adds	r7, #16
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80058b0:	e02d      	b.n	800590e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80058b2:	68f8      	ldr	r0, [r7, #12]
 80058b4:	f000 f900 	bl	8005ab8 <I2C_IsAcknowledgeFailed>
 80058b8:	4603      	mov	r3, r0
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d001      	beq.n	80058c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	e02d      	b.n	800591e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058c8:	d021      	beq.n	800590e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058ca:	f7fc f803 	bl	80018d4 <HAL_GetTick>
 80058ce:	4602      	mov	r2, r0
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	1ad3      	subs	r3, r2, r3
 80058d4:	68ba      	ldr	r2, [r7, #8]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d302      	bcc.n	80058e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d116      	bne.n	800590e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2200      	movs	r2, #0
 80058e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2220      	movs	r2, #32
 80058ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058fa:	f043 0220 	orr.w	r2, r3, #32
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e007      	b.n	800591e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	695b      	ldr	r3, [r3, #20]
 8005914:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005918:	2b80      	cmp	r3, #128	; 0x80
 800591a:	d1ca      	bne.n	80058b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3710      	adds	r7, #16
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}

08005926 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005926:	b580      	push	{r7, lr}
 8005928:	b084      	sub	sp, #16
 800592a:	af00      	add	r7, sp, #0
 800592c:	60f8      	str	r0, [r7, #12]
 800592e:	60b9      	str	r1, [r7, #8]
 8005930:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005932:	e02d      	b.n	8005990 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005934:	68f8      	ldr	r0, [r7, #12]
 8005936:	f000 f8bf 	bl	8005ab8 <I2C_IsAcknowledgeFailed>
 800593a:	4603      	mov	r3, r0
 800593c:	2b00      	cmp	r3, #0
 800593e:	d001      	beq.n	8005944 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e02d      	b.n	80059a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800594a:	d021      	beq.n	8005990 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800594c:	f7fb ffc2 	bl	80018d4 <HAL_GetTick>
 8005950:	4602      	mov	r2, r0
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	1ad3      	subs	r3, r2, r3
 8005956:	68ba      	ldr	r2, [r7, #8]
 8005958:	429a      	cmp	r2, r3
 800595a:	d302      	bcc.n	8005962 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d116      	bne.n	8005990 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2220      	movs	r2, #32
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800597c:	f043 0220 	orr.w	r2, r3, #32
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	e007      	b.n	80059a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	695b      	ldr	r3, [r3, #20]
 8005996:	f003 0304 	and.w	r3, r3, #4
 800599a:	2b04      	cmp	r3, #4
 800599c:	d1ca      	bne.n	8005934 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800599e:	2300      	movs	r3, #0
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	3710      	adds	r7, #16
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b085      	sub	sp, #20
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80059b0:	2300      	movs	r3, #0
 80059b2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80059b4:	4b13      	ldr	r3, [pc, #76]	; (8005a04 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	08db      	lsrs	r3, r3, #3
 80059ba:	4a13      	ldr	r2, [pc, #76]	; (8005a08 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80059bc:	fba2 2303 	umull	r2, r3, r2, r3
 80059c0:	0a1a      	lsrs	r2, r3, #8
 80059c2:	4613      	mov	r3, r2
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	4413      	add	r3, r2
 80059c8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	3b01      	subs	r3, #1
 80059ce:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d107      	bne.n	80059e6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059da:	f043 0220 	orr.w	r2, r3, #32
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e008      	b.n	80059f8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059f4:	d0e9      	beq.n	80059ca <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80059f6:	2300      	movs	r3, #0
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3714      	adds	r7, #20
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bc80      	pop	{r7}
 8005a00:	4770      	bx	lr
 8005a02:	bf00      	nop
 8005a04:	20000000 	.word	0x20000000
 8005a08:	14f8b589 	.word	0x14f8b589

08005a0c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b084      	sub	sp, #16
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	60f8      	str	r0, [r7, #12]
 8005a14:	60b9      	str	r1, [r7, #8]
 8005a16:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a18:	e042      	b.n	8005aa0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	695b      	ldr	r3, [r3, #20]
 8005a20:	f003 0310 	and.w	r3, r3, #16
 8005a24:	2b10      	cmp	r3, #16
 8005a26:	d119      	bne.n	8005a5c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f06f 0210 	mvn.w	r2, #16
 8005a30:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2200      	movs	r2, #0
 8005a36:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2220      	movs	r2, #32
 8005a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2200      	movs	r2, #0
 8005a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e029      	b.n	8005ab0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a5c:	f7fb ff3a 	bl	80018d4 <HAL_GetTick>
 8005a60:	4602      	mov	r2, r0
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	68ba      	ldr	r2, [r7, #8]
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d302      	bcc.n	8005a72 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d116      	bne.n	8005aa0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2200      	movs	r2, #0
 8005a76:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2220      	movs	r2, #32
 8005a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2200      	movs	r2, #0
 8005a84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a8c:	f043 0220 	orr.w	r2, r3, #32
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e007      	b.n	8005ab0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aaa:	2b40      	cmp	r3, #64	; 0x40
 8005aac:	d1b5      	bne.n	8005a1a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005aae:	2300      	movs	r3, #0
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3710      	adds	r7, #16
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	695b      	ldr	r3, [r3, #20]
 8005ac6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005aca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ace:	d11b      	bne.n	8005b08 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ad8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2220      	movs	r2, #32
 8005ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2200      	movs	r2, #0
 8005aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005af4:	f043 0204 	orr.w	r2, r3, #4
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2200      	movs	r2, #0
 8005b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	e000      	b.n	8005b0a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005b08:	2300      	movs	r3, #0
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	370c      	adds	r7, #12
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bc80      	pop	{r7}
 8005b12:	4770      	bx	lr

08005b14 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b20:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005b24:	d103      	bne.n	8005b2e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2201      	movs	r2, #1
 8005b2a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005b2c:	e007      	b.n	8005b3e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b32:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005b36:	d102      	bne.n	8005b3e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2208      	movs	r2, #8
 8005b3c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005b3e:	bf00      	nop
 8005b40:	370c      	adds	r7, #12
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bc80      	pop	{r7}
 8005b46:	4770      	bx	lr

08005b48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b086      	sub	sp, #24
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d101      	bne.n	8005b5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e304      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 0301 	and.w	r3, r3, #1
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	f000 8087 	beq.w	8005c76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005b68:	4b92      	ldr	r3, [pc, #584]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	f003 030c 	and.w	r3, r3, #12
 8005b70:	2b04      	cmp	r3, #4
 8005b72:	d00c      	beq.n	8005b8e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005b74:	4b8f      	ldr	r3, [pc, #572]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	f003 030c 	and.w	r3, r3, #12
 8005b7c:	2b08      	cmp	r3, #8
 8005b7e:	d112      	bne.n	8005ba6 <HAL_RCC_OscConfig+0x5e>
 8005b80:	4b8c      	ldr	r3, [pc, #560]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b8c:	d10b      	bne.n	8005ba6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b8e:	4b89      	ldr	r3, [pc, #548]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d06c      	beq.n	8005c74 <HAL_RCC_OscConfig+0x12c>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d168      	bne.n	8005c74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e2de      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bae:	d106      	bne.n	8005bbe <HAL_RCC_OscConfig+0x76>
 8005bb0:	4b80      	ldr	r3, [pc, #512]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a7f      	ldr	r2, [pc, #508]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005bb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005bba:	6013      	str	r3, [r2, #0]
 8005bbc:	e02e      	b.n	8005c1c <HAL_RCC_OscConfig+0xd4>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d10c      	bne.n	8005be0 <HAL_RCC_OscConfig+0x98>
 8005bc6:	4b7b      	ldr	r3, [pc, #492]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a7a      	ldr	r2, [pc, #488]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005bcc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bd0:	6013      	str	r3, [r2, #0]
 8005bd2:	4b78      	ldr	r3, [pc, #480]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a77      	ldr	r2, [pc, #476]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005bd8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005bdc:	6013      	str	r3, [r2, #0]
 8005bde:	e01d      	b.n	8005c1c <HAL_RCC_OscConfig+0xd4>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005be8:	d10c      	bne.n	8005c04 <HAL_RCC_OscConfig+0xbc>
 8005bea:	4b72      	ldr	r3, [pc, #456]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a71      	ldr	r2, [pc, #452]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005bf0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005bf4:	6013      	str	r3, [r2, #0]
 8005bf6:	4b6f      	ldr	r3, [pc, #444]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a6e      	ldr	r2, [pc, #440]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005bfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c00:	6013      	str	r3, [r2, #0]
 8005c02:	e00b      	b.n	8005c1c <HAL_RCC_OscConfig+0xd4>
 8005c04:	4b6b      	ldr	r3, [pc, #428]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a6a      	ldr	r2, [pc, #424]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005c0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c0e:	6013      	str	r3, [r2, #0]
 8005c10:	4b68      	ldr	r3, [pc, #416]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a67      	ldr	r2, [pc, #412]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005c16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c1a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d013      	beq.n	8005c4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c24:	f7fb fe56 	bl	80018d4 <HAL_GetTick>
 8005c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c2a:	e008      	b.n	8005c3e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c2c:	f7fb fe52 	bl	80018d4 <HAL_GetTick>
 8005c30:	4602      	mov	r2, r0
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	2b64      	cmp	r3, #100	; 0x64
 8005c38:	d901      	bls.n	8005c3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005c3a:	2303      	movs	r3, #3
 8005c3c:	e292      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c3e:	4b5d      	ldr	r3, [pc, #372]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d0f0      	beq.n	8005c2c <HAL_RCC_OscConfig+0xe4>
 8005c4a:	e014      	b.n	8005c76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c4c:	f7fb fe42 	bl	80018d4 <HAL_GetTick>
 8005c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c52:	e008      	b.n	8005c66 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c54:	f7fb fe3e 	bl	80018d4 <HAL_GetTick>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	1ad3      	subs	r3, r2, r3
 8005c5e:	2b64      	cmp	r3, #100	; 0x64
 8005c60:	d901      	bls.n	8005c66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005c62:	2303      	movs	r3, #3
 8005c64:	e27e      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c66:	4b53      	ldr	r3, [pc, #332]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d1f0      	bne.n	8005c54 <HAL_RCC_OscConfig+0x10c>
 8005c72:	e000      	b.n	8005c76 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f003 0302 	and.w	r3, r3, #2
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d063      	beq.n	8005d4a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005c82:	4b4c      	ldr	r3, [pc, #304]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	f003 030c 	and.w	r3, r3, #12
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d00b      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005c8e:	4b49      	ldr	r3, [pc, #292]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	f003 030c 	and.w	r3, r3, #12
 8005c96:	2b08      	cmp	r3, #8
 8005c98:	d11c      	bne.n	8005cd4 <HAL_RCC_OscConfig+0x18c>
 8005c9a:	4b46      	ldr	r3, [pc, #280]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d116      	bne.n	8005cd4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ca6:	4b43      	ldr	r3, [pc, #268]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 0302 	and.w	r3, r3, #2
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d005      	beq.n	8005cbe <HAL_RCC_OscConfig+0x176>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	695b      	ldr	r3, [r3, #20]
 8005cb6:	2b01      	cmp	r3, #1
 8005cb8:	d001      	beq.n	8005cbe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e252      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cbe:	4b3d      	ldr	r3, [pc, #244]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	699b      	ldr	r3, [r3, #24]
 8005cca:	00db      	lsls	r3, r3, #3
 8005ccc:	4939      	ldr	r1, [pc, #228]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005cd2:	e03a      	b.n	8005d4a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	695b      	ldr	r3, [r3, #20]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d020      	beq.n	8005d1e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005cdc:	4b36      	ldr	r3, [pc, #216]	; (8005db8 <HAL_RCC_OscConfig+0x270>)
 8005cde:	2201      	movs	r2, #1
 8005ce0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ce2:	f7fb fdf7 	bl	80018d4 <HAL_GetTick>
 8005ce6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ce8:	e008      	b.n	8005cfc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005cea:	f7fb fdf3 	bl	80018d4 <HAL_GetTick>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	1ad3      	subs	r3, r2, r3
 8005cf4:	2b02      	cmp	r3, #2
 8005cf6:	d901      	bls.n	8005cfc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005cf8:	2303      	movs	r3, #3
 8005cfa:	e233      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cfc:	4b2d      	ldr	r3, [pc, #180]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0302 	and.w	r3, r3, #2
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d0f0      	beq.n	8005cea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d08:	4b2a      	ldr	r3, [pc, #168]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	699b      	ldr	r3, [r3, #24]
 8005d14:	00db      	lsls	r3, r3, #3
 8005d16:	4927      	ldr	r1, [pc, #156]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	600b      	str	r3, [r1, #0]
 8005d1c:	e015      	b.n	8005d4a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d1e:	4b26      	ldr	r3, [pc, #152]	; (8005db8 <HAL_RCC_OscConfig+0x270>)
 8005d20:	2200      	movs	r2, #0
 8005d22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d24:	f7fb fdd6 	bl	80018d4 <HAL_GetTick>
 8005d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d2a:	e008      	b.n	8005d3e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d2c:	f7fb fdd2 	bl	80018d4 <HAL_GetTick>
 8005d30:	4602      	mov	r2, r0
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	1ad3      	subs	r3, r2, r3
 8005d36:	2b02      	cmp	r3, #2
 8005d38:	d901      	bls.n	8005d3e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005d3a:	2303      	movs	r3, #3
 8005d3c:	e212      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d3e:	4b1d      	ldr	r3, [pc, #116]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0302 	and.w	r3, r3, #2
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d1f0      	bne.n	8005d2c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 0308 	and.w	r3, r3, #8
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d03a      	beq.n	8005dcc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	69db      	ldr	r3, [r3, #28]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d019      	beq.n	8005d92 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d5e:	4b17      	ldr	r3, [pc, #92]	; (8005dbc <HAL_RCC_OscConfig+0x274>)
 8005d60:	2201      	movs	r2, #1
 8005d62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d64:	f7fb fdb6 	bl	80018d4 <HAL_GetTick>
 8005d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d6a:	e008      	b.n	8005d7e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d6c:	f7fb fdb2 	bl	80018d4 <HAL_GetTick>
 8005d70:	4602      	mov	r2, r0
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	2b02      	cmp	r3, #2
 8005d78:	d901      	bls.n	8005d7e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	e1f2      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d7e:	4b0d      	ldr	r3, [pc, #52]	; (8005db4 <HAL_RCC_OscConfig+0x26c>)
 8005d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d82:	f003 0302 	and.w	r3, r3, #2
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d0f0      	beq.n	8005d6c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005d8a:	2001      	movs	r0, #1
 8005d8c:	f000 fbb6 	bl	80064fc <RCC_Delay>
 8005d90:	e01c      	b.n	8005dcc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d92:	4b0a      	ldr	r3, [pc, #40]	; (8005dbc <HAL_RCC_OscConfig+0x274>)
 8005d94:	2200      	movs	r2, #0
 8005d96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d98:	f7fb fd9c 	bl	80018d4 <HAL_GetTick>
 8005d9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d9e:	e00f      	b.n	8005dc0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005da0:	f7fb fd98 	bl	80018d4 <HAL_GetTick>
 8005da4:	4602      	mov	r2, r0
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	1ad3      	subs	r3, r2, r3
 8005daa:	2b02      	cmp	r3, #2
 8005dac:	d908      	bls.n	8005dc0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e1d8      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
 8005db2:	bf00      	nop
 8005db4:	40021000 	.word	0x40021000
 8005db8:	42420000 	.word	0x42420000
 8005dbc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005dc0:	4b9b      	ldr	r3, [pc, #620]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc4:	f003 0302 	and.w	r3, r3, #2
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d1e9      	bne.n	8005da0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0304 	and.w	r3, r3, #4
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	f000 80a6 	beq.w	8005f26 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005dde:	4b94      	ldr	r3, [pc, #592]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005de0:	69db      	ldr	r3, [r3, #28]
 8005de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d10d      	bne.n	8005e06 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005dea:	4b91      	ldr	r3, [pc, #580]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005dec:	69db      	ldr	r3, [r3, #28]
 8005dee:	4a90      	ldr	r2, [pc, #576]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005df0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005df4:	61d3      	str	r3, [r2, #28]
 8005df6:	4b8e      	ldr	r3, [pc, #568]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005df8:	69db      	ldr	r3, [r3, #28]
 8005dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dfe:	60bb      	str	r3, [r7, #8]
 8005e00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e02:	2301      	movs	r3, #1
 8005e04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e06:	4b8b      	ldr	r3, [pc, #556]	; (8006034 <HAL_RCC_OscConfig+0x4ec>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d118      	bne.n	8005e44 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e12:	4b88      	ldr	r3, [pc, #544]	; (8006034 <HAL_RCC_OscConfig+0x4ec>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a87      	ldr	r2, [pc, #540]	; (8006034 <HAL_RCC_OscConfig+0x4ec>)
 8005e18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e1e:	f7fb fd59 	bl	80018d4 <HAL_GetTick>
 8005e22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e24:	e008      	b.n	8005e38 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e26:	f7fb fd55 	bl	80018d4 <HAL_GetTick>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	1ad3      	subs	r3, r2, r3
 8005e30:	2b64      	cmp	r3, #100	; 0x64
 8005e32:	d901      	bls.n	8005e38 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005e34:	2303      	movs	r3, #3
 8005e36:	e195      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e38:	4b7e      	ldr	r3, [pc, #504]	; (8006034 <HAL_RCC_OscConfig+0x4ec>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d0f0      	beq.n	8005e26 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	691b      	ldr	r3, [r3, #16]
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d106      	bne.n	8005e5a <HAL_RCC_OscConfig+0x312>
 8005e4c:	4b78      	ldr	r3, [pc, #480]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005e4e:	6a1b      	ldr	r3, [r3, #32]
 8005e50:	4a77      	ldr	r2, [pc, #476]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005e52:	f043 0301 	orr.w	r3, r3, #1
 8005e56:	6213      	str	r3, [r2, #32]
 8005e58:	e02d      	b.n	8005eb6 <HAL_RCC_OscConfig+0x36e>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	691b      	ldr	r3, [r3, #16]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d10c      	bne.n	8005e7c <HAL_RCC_OscConfig+0x334>
 8005e62:	4b73      	ldr	r3, [pc, #460]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005e64:	6a1b      	ldr	r3, [r3, #32]
 8005e66:	4a72      	ldr	r2, [pc, #456]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005e68:	f023 0301 	bic.w	r3, r3, #1
 8005e6c:	6213      	str	r3, [r2, #32]
 8005e6e:	4b70      	ldr	r3, [pc, #448]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005e70:	6a1b      	ldr	r3, [r3, #32]
 8005e72:	4a6f      	ldr	r2, [pc, #444]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005e74:	f023 0304 	bic.w	r3, r3, #4
 8005e78:	6213      	str	r3, [r2, #32]
 8005e7a:	e01c      	b.n	8005eb6 <HAL_RCC_OscConfig+0x36e>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	2b05      	cmp	r3, #5
 8005e82:	d10c      	bne.n	8005e9e <HAL_RCC_OscConfig+0x356>
 8005e84:	4b6a      	ldr	r3, [pc, #424]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005e86:	6a1b      	ldr	r3, [r3, #32]
 8005e88:	4a69      	ldr	r2, [pc, #420]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005e8a:	f043 0304 	orr.w	r3, r3, #4
 8005e8e:	6213      	str	r3, [r2, #32]
 8005e90:	4b67      	ldr	r3, [pc, #412]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005e92:	6a1b      	ldr	r3, [r3, #32]
 8005e94:	4a66      	ldr	r2, [pc, #408]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005e96:	f043 0301 	orr.w	r3, r3, #1
 8005e9a:	6213      	str	r3, [r2, #32]
 8005e9c:	e00b      	b.n	8005eb6 <HAL_RCC_OscConfig+0x36e>
 8005e9e:	4b64      	ldr	r3, [pc, #400]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005ea0:	6a1b      	ldr	r3, [r3, #32]
 8005ea2:	4a63      	ldr	r2, [pc, #396]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005ea4:	f023 0301 	bic.w	r3, r3, #1
 8005ea8:	6213      	str	r3, [r2, #32]
 8005eaa:	4b61      	ldr	r3, [pc, #388]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005eac:	6a1b      	ldr	r3, [r3, #32]
 8005eae:	4a60      	ldr	r2, [pc, #384]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005eb0:	f023 0304 	bic.w	r3, r3, #4
 8005eb4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	691b      	ldr	r3, [r3, #16]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d015      	beq.n	8005eea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ebe:	f7fb fd09 	bl	80018d4 <HAL_GetTick>
 8005ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ec4:	e00a      	b.n	8005edc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ec6:	f7fb fd05 	bl	80018d4 <HAL_GetTick>
 8005eca:	4602      	mov	r2, r0
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	1ad3      	subs	r3, r2, r3
 8005ed0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d901      	bls.n	8005edc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005ed8:	2303      	movs	r3, #3
 8005eda:	e143      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005edc:	4b54      	ldr	r3, [pc, #336]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005ede:	6a1b      	ldr	r3, [r3, #32]
 8005ee0:	f003 0302 	and.w	r3, r3, #2
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d0ee      	beq.n	8005ec6 <HAL_RCC_OscConfig+0x37e>
 8005ee8:	e014      	b.n	8005f14 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005eea:	f7fb fcf3 	bl	80018d4 <HAL_GetTick>
 8005eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ef0:	e00a      	b.n	8005f08 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ef2:	f7fb fcef 	bl	80018d4 <HAL_GetTick>
 8005ef6:	4602      	mov	r2, r0
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	1ad3      	subs	r3, r2, r3
 8005efc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d901      	bls.n	8005f08 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005f04:	2303      	movs	r3, #3
 8005f06:	e12d      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f08:	4b49      	ldr	r3, [pc, #292]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005f0a:	6a1b      	ldr	r3, [r3, #32]
 8005f0c:	f003 0302 	and.w	r3, r3, #2
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d1ee      	bne.n	8005ef2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005f14:	7dfb      	ldrb	r3, [r7, #23]
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	d105      	bne.n	8005f26 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f1a:	4b45      	ldr	r3, [pc, #276]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005f1c:	69db      	ldr	r3, [r3, #28]
 8005f1e:	4a44      	ldr	r2, [pc, #272]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005f20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f24:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	f000 808c 	beq.w	8006048 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8005f30:	4b3f      	ldr	r3, [pc, #252]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f3c:	d10e      	bne.n	8005f5c <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005f3e:	4b3c      	ldr	r3, [pc, #240]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8005f46:	2b08      	cmp	r3, #8
 8005f48:	d108      	bne.n	8005f5c <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8005f4a:	4b39      	ldr	r3, [pc, #228]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005f52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f56:	d101      	bne.n	8005f5c <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	e103      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f60:	2b02      	cmp	r3, #2
 8005f62:	d14e      	bne.n	8006002 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005f64:	4b32      	ldr	r3, [pc, #200]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d009      	beq.n	8005f84 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8005f70:	4b2f      	ldr	r3, [pc, #188]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f74:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d001      	beq.n	8005f84 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8005f80:	2301      	movs	r3, #1
 8005f82:	e0ef      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005f84:	4b2c      	ldr	r3, [pc, #176]	; (8006038 <HAL_RCC_OscConfig+0x4f0>)
 8005f86:	2200      	movs	r2, #0
 8005f88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f8a:	f7fb fca3 	bl	80018d4 <HAL_GetTick>
 8005f8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005f90:	e008      	b.n	8005fa4 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005f92:	f7fb fc9f 	bl	80018d4 <HAL_GetTick>
 8005f96:	4602      	mov	r2, r0
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	1ad3      	subs	r3, r2, r3
 8005f9c:	2b64      	cmp	r3, #100	; 0x64
 8005f9e:	d901      	bls.n	8005fa4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005fa0:	2303      	movs	r3, #3
 8005fa2:	e0df      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005fa4:	4b22      	ldr	r3, [pc, #136]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d1f0      	bne.n	8005f92 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8005fb0:	4b1f      	ldr	r3, [pc, #124]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fbc:	491c      	ldr	r1, [pc, #112]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8005fc2:	4b1b      	ldr	r3, [pc, #108]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fc6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fce:	4918      	ldr	r1, [pc, #96]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8005fd4:	4b18      	ldr	r3, [pc, #96]	; (8006038 <HAL_RCC_OscConfig+0x4f0>)
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fda:	f7fb fc7b 	bl	80018d4 <HAL_GetTick>
 8005fde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8005fe0:	e008      	b.n	8005ff4 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005fe2:	f7fb fc77 	bl	80018d4 <HAL_GetTick>
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	1ad3      	subs	r3, r2, r3
 8005fec:	2b64      	cmp	r3, #100	; 0x64
 8005fee:	d901      	bls.n	8005ff4 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8005ff0:	2303      	movs	r3, #3
 8005ff2:	e0b7      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8005ff4:	4b0e      	ldr	r3, [pc, #56]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d0f0      	beq.n	8005fe2 <HAL_RCC_OscConfig+0x49a>
 8006000:	e022      	b.n	8006048 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8006002:	4b0b      	ldr	r3, [pc, #44]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8006004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006006:	4a0a      	ldr	r2, [pc, #40]	; (8006030 <HAL_RCC_OscConfig+0x4e8>)
 8006008:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800600c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 800600e:	4b0a      	ldr	r3, [pc, #40]	; (8006038 <HAL_RCC_OscConfig+0x4f0>)
 8006010:	2200      	movs	r2, #0
 8006012:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006014:	f7fb fc5e 	bl	80018d4 <HAL_GetTick>
 8006018:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 800601a:	e00f      	b.n	800603c <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800601c:	f7fb fc5a 	bl	80018d4 <HAL_GetTick>
 8006020:	4602      	mov	r2, r0
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	1ad3      	subs	r3, r2, r3
 8006026:	2b64      	cmp	r3, #100	; 0x64
 8006028:	d908      	bls.n	800603c <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e09a      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
 800602e:	bf00      	nop
 8006030:	40021000 	.word	0x40021000
 8006034:	40007000 	.word	0x40007000
 8006038:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 800603c:	4b4b      	ldr	r3, [pc, #300]	; (800616c <HAL_RCC_OscConfig+0x624>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006044:	2b00      	cmp	r3, #0
 8006046:	d1e9      	bne.n	800601c <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6a1b      	ldr	r3, [r3, #32]
 800604c:	2b00      	cmp	r3, #0
 800604e:	f000 8088 	beq.w	8006162 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006052:	4b46      	ldr	r3, [pc, #280]	; (800616c <HAL_RCC_OscConfig+0x624>)
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	f003 030c 	and.w	r3, r3, #12
 800605a:	2b08      	cmp	r3, #8
 800605c:	d068      	beq.n	8006130 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a1b      	ldr	r3, [r3, #32]
 8006062:	2b02      	cmp	r3, #2
 8006064:	d14d      	bne.n	8006102 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006066:	4b42      	ldr	r3, [pc, #264]	; (8006170 <HAL_RCC_OscConfig+0x628>)
 8006068:	2200      	movs	r2, #0
 800606a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800606c:	f7fb fc32 	bl	80018d4 <HAL_GetTick>
 8006070:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006072:	e008      	b.n	8006086 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006074:	f7fb fc2e 	bl	80018d4 <HAL_GetTick>
 8006078:	4602      	mov	r2, r0
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	1ad3      	subs	r3, r2, r3
 800607e:	2b02      	cmp	r3, #2
 8006080:	d901      	bls.n	8006086 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8006082:	2303      	movs	r3, #3
 8006084:	e06e      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006086:	4b39      	ldr	r3, [pc, #228]	; (800616c <HAL_RCC_OscConfig+0x624>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800608e:	2b00      	cmp	r3, #0
 8006090:	d1f0      	bne.n	8006074 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006096:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800609a:	d10f      	bne.n	80060bc <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 800609c:	4b33      	ldr	r3, [pc, #204]	; (800616c <HAL_RCC_OscConfig+0x624>)
 800609e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	4931      	ldr	r1, [pc, #196]	; (800616c <HAL_RCC_OscConfig+0x624>)
 80060a6:	4313      	orrs	r3, r2
 80060a8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80060aa:	4b30      	ldr	r3, [pc, #192]	; (800616c <HAL_RCC_OscConfig+0x624>)
 80060ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ae:	f023 020f 	bic.w	r2, r3, #15
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	492d      	ldr	r1, [pc, #180]	; (800616c <HAL_RCC_OscConfig+0x624>)
 80060b8:	4313      	orrs	r3, r2
 80060ba:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80060bc:	4b2b      	ldr	r3, [pc, #172]	; (800616c <HAL_RCC_OscConfig+0x624>)
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060cc:	430b      	orrs	r3, r1
 80060ce:	4927      	ldr	r1, [pc, #156]	; (800616c <HAL_RCC_OscConfig+0x624>)
 80060d0:	4313      	orrs	r3, r2
 80060d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80060d4:	4b26      	ldr	r3, [pc, #152]	; (8006170 <HAL_RCC_OscConfig+0x628>)
 80060d6:	2201      	movs	r2, #1
 80060d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060da:	f7fb fbfb 	bl	80018d4 <HAL_GetTick>
 80060de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80060e0:	e008      	b.n	80060f4 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060e2:	f7fb fbf7 	bl	80018d4 <HAL_GetTick>
 80060e6:	4602      	mov	r2, r0
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	1ad3      	subs	r3, r2, r3
 80060ec:	2b02      	cmp	r3, #2
 80060ee:	d901      	bls.n	80060f4 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 80060f0:	2303      	movs	r3, #3
 80060f2:	e037      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80060f4:	4b1d      	ldr	r3, [pc, #116]	; (800616c <HAL_RCC_OscConfig+0x624>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d0f0      	beq.n	80060e2 <HAL_RCC_OscConfig+0x59a>
 8006100:	e02f      	b.n	8006162 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006102:	4b1b      	ldr	r3, [pc, #108]	; (8006170 <HAL_RCC_OscConfig+0x628>)
 8006104:	2200      	movs	r2, #0
 8006106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006108:	f7fb fbe4 	bl	80018d4 <HAL_GetTick>
 800610c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800610e:	e008      	b.n	8006122 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006110:	f7fb fbe0 	bl	80018d4 <HAL_GetTick>
 8006114:	4602      	mov	r2, r0
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	2b02      	cmp	r3, #2
 800611c:	d901      	bls.n	8006122 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e020      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006122:	4b12      	ldr	r3, [pc, #72]	; (800616c <HAL_RCC_OscConfig+0x624>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d1f0      	bne.n	8006110 <HAL_RCC_OscConfig+0x5c8>
 800612e:	e018      	b.n	8006162 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a1b      	ldr	r3, [r3, #32]
 8006134:	2b01      	cmp	r3, #1
 8006136:	d101      	bne.n	800613c <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8006138:	2301      	movs	r3, #1
 800613a:	e013      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800613c:	4b0b      	ldr	r3, [pc, #44]	; (800616c <HAL_RCC_OscConfig+0x624>)
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614c:	429a      	cmp	r2, r3
 800614e:	d106      	bne.n	800615e <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800615a:	429a      	cmp	r2, r3
 800615c:	d001      	beq.n	8006162 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e000      	b.n	8006164 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8006162:	2300      	movs	r3, #0
}
 8006164:	4618      	mov	r0, r3
 8006166:	3718      	adds	r7, #24
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}
 800616c:	40021000 	.word	0x40021000
 8006170:	42420060 	.word	0x42420060

08006174 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b084      	sub	sp, #16
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d101      	bne.n	8006188 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	e0d0      	b.n	800632a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006188:	4b6a      	ldr	r3, [pc, #424]	; (8006334 <HAL_RCC_ClockConfig+0x1c0>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f003 0307 	and.w	r3, r3, #7
 8006190:	683a      	ldr	r2, [r7, #0]
 8006192:	429a      	cmp	r2, r3
 8006194:	d910      	bls.n	80061b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006196:	4b67      	ldr	r3, [pc, #412]	; (8006334 <HAL_RCC_ClockConfig+0x1c0>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f023 0207 	bic.w	r2, r3, #7
 800619e:	4965      	ldr	r1, [pc, #404]	; (8006334 <HAL_RCC_ClockConfig+0x1c0>)
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061a6:	4b63      	ldr	r3, [pc, #396]	; (8006334 <HAL_RCC_ClockConfig+0x1c0>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f003 0307 	and.w	r3, r3, #7
 80061ae:	683a      	ldr	r2, [r7, #0]
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d001      	beq.n	80061b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e0b8      	b.n	800632a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f003 0302 	and.w	r3, r3, #2
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d020      	beq.n	8006206 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f003 0304 	and.w	r3, r3, #4
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d005      	beq.n	80061dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80061d0:	4b59      	ldr	r3, [pc, #356]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	4a58      	ldr	r2, [pc, #352]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 80061d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80061da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f003 0308 	and.w	r3, r3, #8
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d005      	beq.n	80061f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80061e8:	4b53      	ldr	r3, [pc, #332]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	4a52      	ldr	r2, [pc, #328]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 80061ee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80061f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061f4:	4b50      	ldr	r3, [pc, #320]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	494d      	ldr	r1, [pc, #308]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 8006202:	4313      	orrs	r3, r2
 8006204:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 0301 	and.w	r3, r3, #1
 800620e:	2b00      	cmp	r3, #0
 8006210:	d040      	beq.n	8006294 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	2b01      	cmp	r3, #1
 8006218:	d107      	bne.n	800622a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800621a:	4b47      	ldr	r3, [pc, #284]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006222:	2b00      	cmp	r3, #0
 8006224:	d115      	bne.n	8006252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e07f      	b.n	800632a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	2b02      	cmp	r3, #2
 8006230:	d107      	bne.n	8006242 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006232:	4b41      	ldr	r3, [pc, #260]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d109      	bne.n	8006252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e073      	b.n	800632a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006242:	4b3d      	ldr	r3, [pc, #244]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f003 0302 	and.w	r3, r3, #2
 800624a:	2b00      	cmp	r3, #0
 800624c:	d101      	bne.n	8006252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e06b      	b.n	800632a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006252:	4b39      	ldr	r3, [pc, #228]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	f023 0203 	bic.w	r2, r3, #3
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	4936      	ldr	r1, [pc, #216]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 8006260:	4313      	orrs	r3, r2
 8006262:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006264:	f7fb fb36 	bl	80018d4 <HAL_GetTick>
 8006268:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800626a:	e00a      	b.n	8006282 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800626c:	f7fb fb32 	bl	80018d4 <HAL_GetTick>
 8006270:	4602      	mov	r2, r0
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	1ad3      	subs	r3, r2, r3
 8006276:	f241 3288 	movw	r2, #5000	; 0x1388
 800627a:	4293      	cmp	r3, r2
 800627c:	d901      	bls.n	8006282 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800627e:	2303      	movs	r3, #3
 8006280:	e053      	b.n	800632a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006282:	4b2d      	ldr	r3, [pc, #180]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	f003 020c 	and.w	r2, r3, #12
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	009b      	lsls	r3, r3, #2
 8006290:	429a      	cmp	r2, r3
 8006292:	d1eb      	bne.n	800626c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006294:	4b27      	ldr	r3, [pc, #156]	; (8006334 <HAL_RCC_ClockConfig+0x1c0>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f003 0307 	and.w	r3, r3, #7
 800629c:	683a      	ldr	r2, [r7, #0]
 800629e:	429a      	cmp	r2, r3
 80062a0:	d210      	bcs.n	80062c4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062a2:	4b24      	ldr	r3, [pc, #144]	; (8006334 <HAL_RCC_ClockConfig+0x1c0>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f023 0207 	bic.w	r2, r3, #7
 80062aa:	4922      	ldr	r1, [pc, #136]	; (8006334 <HAL_RCC_ClockConfig+0x1c0>)
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062b2:	4b20      	ldr	r3, [pc, #128]	; (8006334 <HAL_RCC_ClockConfig+0x1c0>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f003 0307 	and.w	r3, r3, #7
 80062ba:	683a      	ldr	r2, [r7, #0]
 80062bc:	429a      	cmp	r2, r3
 80062be:	d001      	beq.n	80062c4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80062c0:	2301      	movs	r3, #1
 80062c2:	e032      	b.n	800632a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f003 0304 	and.w	r3, r3, #4
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d008      	beq.n	80062e2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80062d0:	4b19      	ldr	r3, [pc, #100]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	4916      	ldr	r1, [pc, #88]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 80062de:	4313      	orrs	r3, r2
 80062e0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 0308 	and.w	r3, r3, #8
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d009      	beq.n	8006302 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80062ee:	4b12      	ldr	r3, [pc, #72]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	00db      	lsls	r3, r3, #3
 80062fc:	490e      	ldr	r1, [pc, #56]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 80062fe:	4313      	orrs	r3, r2
 8006300:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006302:	f000 f821 	bl	8006348 <HAL_RCC_GetSysClockFreq>
 8006306:	4602      	mov	r2, r0
 8006308:	4b0b      	ldr	r3, [pc, #44]	; (8006338 <HAL_RCC_ClockConfig+0x1c4>)
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	091b      	lsrs	r3, r3, #4
 800630e:	f003 030f 	and.w	r3, r3, #15
 8006312:	490a      	ldr	r1, [pc, #40]	; (800633c <HAL_RCC_ClockConfig+0x1c8>)
 8006314:	5ccb      	ldrb	r3, [r1, r3]
 8006316:	fa22 f303 	lsr.w	r3, r2, r3
 800631a:	4a09      	ldr	r2, [pc, #36]	; (8006340 <HAL_RCC_ClockConfig+0x1cc>)
 800631c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800631e:	4b09      	ldr	r3, [pc, #36]	; (8006344 <HAL_RCC_ClockConfig+0x1d0>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4618      	mov	r0, r3
 8006324:	f7fb fa94 	bl	8001850 <HAL_InitTick>

  return HAL_OK;
 8006328:	2300      	movs	r3, #0
}
 800632a:	4618      	mov	r0, r3
 800632c:	3710      	adds	r7, #16
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	40022000 	.word	0x40022000
 8006338:	40021000 	.word	0x40021000
 800633c:	080074ac 	.word	0x080074ac
 8006340:	20000000 	.word	0x20000000
 8006344:	20000004 	.word	0x20000004

08006348 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006348:	b5f0      	push	{r4, r5, r6, r7, lr}
 800634a:	b091      	sub	sp, #68	; 0x44
 800634c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 800634e:	4b56      	ldr	r3, [pc, #344]	; (80064a8 <HAL_RCC_GetSysClockFreq+0x160>)
 8006350:	f107 0414 	add.w	r4, r7, #20
 8006354:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006356:	c407      	stmia	r4!, {r0, r1, r2}
 8006358:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 800635a:	4b54      	ldr	r3, [pc, #336]	; (80064ac <HAL_RCC_GetSysClockFreq+0x164>)
 800635c:	1d3c      	adds	r4, r7, #4
 800635e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006360:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006364:	2300      	movs	r3, #0
 8006366:	637b      	str	r3, [r7, #52]	; 0x34
 8006368:	2300      	movs	r3, #0
 800636a:	633b      	str	r3, [r7, #48]	; 0x30
 800636c:	2300      	movs	r3, #0
 800636e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006370:	2300      	movs	r3, #0
 8006372:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8006374:	2300      	movs	r3, #0
 8006376:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8006378:	2300      	movs	r3, #0
 800637a:	62bb      	str	r3, [r7, #40]	; 0x28
 800637c:	2300      	movs	r3, #0
 800637e:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006380:	4b4b      	ldr	r3, [pc, #300]	; (80064b0 <HAL_RCC_GetSysClockFreq+0x168>)
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	637b      	str	r3, [r7, #52]	; 0x34

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006388:	f003 030c 	and.w	r3, r3, #12
 800638c:	2b04      	cmp	r3, #4
 800638e:	d002      	beq.n	8006396 <HAL_RCC_GetSysClockFreq+0x4e>
 8006390:	2b08      	cmp	r3, #8
 8006392:	d003      	beq.n	800639c <HAL_RCC_GetSysClockFreq+0x54>
 8006394:	e080      	b.n	8006498 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006396:	4b47      	ldr	r3, [pc, #284]	; (80064b4 <HAL_RCC_GetSysClockFreq+0x16c>)
 8006398:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800639a:	e080      	b.n	800649e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800639c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800639e:	0c9b      	lsrs	r3, r3, #18
 80063a0:	f003 030f 	and.w	r3, r3, #15
 80063a4:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80063a8:	4413      	add	r3, r2
 80063aa:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80063ae:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80063b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d066      	beq.n	8006488 <HAL_RCC_GetSysClockFreq+0x140>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 80063ba:	4b3d      	ldr	r3, [pc, #244]	; (80064b0 <HAL_RCC_GetSysClockFreq+0x168>)
 80063bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063be:	f003 030f 	and.w	r3, r3, #15
 80063c2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80063c6:	4413      	add	r3, r2
 80063c8:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 80063cc:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 80063ce:	4b38      	ldr	r3, [pc, #224]	; (80064b0 <HAL_RCC_GetSysClockFreq+0x168>)
 80063d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d044      	beq.n	8006464 <HAL_RCC_GetSysClockFreq+0x11c>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80063da:	4b35      	ldr	r3, [pc, #212]	; (80064b0 <HAL_RCC_GetSysClockFreq+0x168>)
 80063dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063de:	091b      	lsrs	r3, r3, #4
 80063e0:	f003 030f 	and.w	r3, r3, #15
 80063e4:	3301      	adds	r3, #1
 80063e6:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 80063e8:	4b31      	ldr	r3, [pc, #196]	; (80064b0 <HAL_RCC_GetSysClockFreq+0x168>)
 80063ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063ec:	0a1b      	lsrs	r3, r3, #8
 80063ee:	f003 030f 	and.w	r3, r3, #15
 80063f2:	3302      	adds	r3, #2
 80063f4:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 80063f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f8:	4618      	mov	r0, r3
 80063fa:	f04f 0100 	mov.w	r1, #0
 80063fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006400:	461a      	mov	r2, r3
 8006402:	f04f 0300 	mov.w	r3, #0
 8006406:	fb02 f501 	mul.w	r5, r2, r1
 800640a:	fb00 f403 	mul.w	r4, r0, r3
 800640e:	442c      	add	r4, r5
 8006410:	fba0 2302 	umull	r2, r3, r0, r2
 8006414:	18e1      	adds	r1, r4, r3
 8006416:	460b      	mov	r3, r1
 8006418:	4926      	ldr	r1, [pc, #152]	; (80064b4 <HAL_RCC_GetSysClockFreq+0x16c>)
 800641a:	fb01 f003 	mul.w	r0, r1, r3
 800641e:	2100      	movs	r1, #0
 8006420:	fb01 f102 	mul.w	r1, r1, r2
 8006424:	4401      	add	r1, r0
 8006426:	4823      	ldr	r0, [pc, #140]	; (80064b4 <HAL_RCC_GetSysClockFreq+0x16c>)
 8006428:	fba2 4500 	umull	r4, r5, r2, r0
 800642c:	194b      	adds	r3, r1, r5
 800642e:	461d      	mov	r5, r3
 8006430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006432:	4618      	mov	r0, r3
 8006434:	f04f 0100 	mov.w	r1, #0
 8006438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800643a:	461a      	mov	r2, r3
 800643c:	f04f 0300 	mov.w	r3, #0
 8006440:	fb02 fc01 	mul.w	ip, r2, r1
 8006444:	fb00 f603 	mul.w	r6, r0, r3
 8006448:	4466      	add	r6, ip
 800644a:	fba0 2302 	umull	r2, r3, r0, r2
 800644e:	18f1      	adds	r1, r6, r3
 8006450:	460b      	mov	r3, r1
 8006452:	4620      	mov	r0, r4
 8006454:	4629      	mov	r1, r5
 8006456:	f7f9 fee7 	bl	8000228 <__aeabi_uldivmod>
 800645a:	4602      	mov	r2, r0
 800645c:	460b      	mov	r3, r1
 800645e:	4613      	mov	r3, r2
 8006460:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006462:	e007      	b.n	8006474 <HAL_RCC_GetSysClockFreq+0x12c>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8006464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006466:	4a13      	ldr	r2, [pc, #76]	; (80064b4 <HAL_RCC_GetSysClockFreq+0x16c>)
 8006468:	fb02 f203 	mul.w	r2, r2, r3
 800646c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800646e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006472:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8006474:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8006478:	461a      	mov	r2, r3
 800647a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800647c:	4293      	cmp	r3, r2
 800647e:	d108      	bne.n	8006492 <HAL_RCC_GetSysClockFreq+0x14a>
        {
          pllclk = pllclk / 2;
 8006480:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006482:	085b      	lsrs	r3, r3, #1
 8006484:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006486:	e004      	b.n	8006492 <HAL_RCC_GetSysClockFreq+0x14a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800648a:	4a0b      	ldr	r2, [pc, #44]	; (80064b8 <HAL_RCC_GetSysClockFreq+0x170>)
 800648c:	fb02 f303 	mul.w	r3, r2, r3
 8006490:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 8006492:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006494:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006496:	e002      	b.n	800649e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006498:	4b08      	ldr	r3, [pc, #32]	; (80064bc <HAL_RCC_GetSysClockFreq+0x174>)
 800649a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800649c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800649e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3744      	adds	r7, #68	; 0x44
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064a8:	0800748c 	.word	0x0800748c
 80064ac:	0800749c 	.word	0x0800749c
 80064b0:	40021000 	.word	0x40021000
 80064b4:	017d7840 	.word	0x017d7840
 80064b8:	003d0900 	.word	0x003d0900
 80064bc:	007a1200 	.word	0x007a1200

080064c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064c0:	b480      	push	{r7}
 80064c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80064c4:	4b02      	ldr	r3, [pc, #8]	; (80064d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80064c6:	681b      	ldr	r3, [r3, #0]
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bc80      	pop	{r7}
 80064ce:	4770      	bx	lr
 80064d0:	20000000 	.word	0x20000000

080064d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80064d8:	f7ff fff2 	bl	80064c0 <HAL_RCC_GetHCLKFreq>
 80064dc:	4602      	mov	r2, r0
 80064de:	4b05      	ldr	r3, [pc, #20]	; (80064f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	0a1b      	lsrs	r3, r3, #8
 80064e4:	f003 0307 	and.w	r3, r3, #7
 80064e8:	4903      	ldr	r1, [pc, #12]	; (80064f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80064ea:	5ccb      	ldrb	r3, [r1, r3]
 80064ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	bd80      	pop	{r7, pc}
 80064f4:	40021000 	.word	0x40021000
 80064f8:	080074bc 	.word	0x080074bc

080064fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b085      	sub	sp, #20
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006504:	4b0a      	ldr	r3, [pc, #40]	; (8006530 <RCC_Delay+0x34>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a0a      	ldr	r2, [pc, #40]	; (8006534 <RCC_Delay+0x38>)
 800650a:	fba2 2303 	umull	r2, r3, r2, r3
 800650e:	0a5b      	lsrs	r3, r3, #9
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	fb02 f303 	mul.w	r3, r2, r3
 8006516:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006518:	bf00      	nop
  }
  while (Delay --);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	1e5a      	subs	r2, r3, #1
 800651e:	60fa      	str	r2, [r7, #12]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d1f9      	bne.n	8006518 <RCC_Delay+0x1c>
}
 8006524:	bf00      	nop
 8006526:	bf00      	nop
 8006528:	3714      	adds	r7, #20
 800652a:	46bd      	mov	sp, r7
 800652c:	bc80      	pop	{r7}
 800652e:	4770      	bx	lr
 8006530:	20000000 	.word	0x20000000
 8006534:	10624dd3 	.word	0x10624dd3

08006538 <__errno>:
 8006538:	4b01      	ldr	r3, [pc, #4]	; (8006540 <__errno+0x8>)
 800653a:	6818      	ldr	r0, [r3, #0]
 800653c:	4770      	bx	lr
 800653e:	bf00      	nop
 8006540:	2000000c 	.word	0x2000000c

08006544 <__libc_init_array>:
 8006544:	b570      	push	{r4, r5, r6, lr}
 8006546:	2600      	movs	r6, #0
 8006548:	4d0c      	ldr	r5, [pc, #48]	; (800657c <__libc_init_array+0x38>)
 800654a:	4c0d      	ldr	r4, [pc, #52]	; (8006580 <__libc_init_array+0x3c>)
 800654c:	1b64      	subs	r4, r4, r5
 800654e:	10a4      	asrs	r4, r4, #2
 8006550:	42a6      	cmp	r6, r4
 8006552:	d109      	bne.n	8006568 <__libc_init_array+0x24>
 8006554:	f000 ff82 	bl	800745c <_init>
 8006558:	2600      	movs	r6, #0
 800655a:	4d0a      	ldr	r5, [pc, #40]	; (8006584 <__libc_init_array+0x40>)
 800655c:	4c0a      	ldr	r4, [pc, #40]	; (8006588 <__libc_init_array+0x44>)
 800655e:	1b64      	subs	r4, r4, r5
 8006560:	10a4      	asrs	r4, r4, #2
 8006562:	42a6      	cmp	r6, r4
 8006564:	d105      	bne.n	8006572 <__libc_init_array+0x2e>
 8006566:	bd70      	pop	{r4, r5, r6, pc}
 8006568:	f855 3b04 	ldr.w	r3, [r5], #4
 800656c:	4798      	blx	r3
 800656e:	3601      	adds	r6, #1
 8006570:	e7ee      	b.n	8006550 <__libc_init_array+0xc>
 8006572:	f855 3b04 	ldr.w	r3, [r5], #4
 8006576:	4798      	blx	r3
 8006578:	3601      	adds	r6, #1
 800657a:	e7f2      	b.n	8006562 <__libc_init_array+0x1e>
 800657c:	08007564 	.word	0x08007564
 8006580:	08007564 	.word	0x08007564
 8006584:	08007564 	.word	0x08007564
 8006588:	08007568 	.word	0x08007568

0800658c <memset>:
 800658c:	4603      	mov	r3, r0
 800658e:	4402      	add	r2, r0
 8006590:	4293      	cmp	r3, r2
 8006592:	d100      	bne.n	8006596 <memset+0xa>
 8006594:	4770      	bx	lr
 8006596:	f803 1b01 	strb.w	r1, [r3], #1
 800659a:	e7f9      	b.n	8006590 <memset+0x4>

0800659c <iprintf>:
 800659c:	b40f      	push	{r0, r1, r2, r3}
 800659e:	4b0a      	ldr	r3, [pc, #40]	; (80065c8 <iprintf+0x2c>)
 80065a0:	b513      	push	{r0, r1, r4, lr}
 80065a2:	681c      	ldr	r4, [r3, #0]
 80065a4:	b124      	cbz	r4, 80065b0 <iprintf+0x14>
 80065a6:	69a3      	ldr	r3, [r4, #24]
 80065a8:	b913      	cbnz	r3, 80065b0 <iprintf+0x14>
 80065aa:	4620      	mov	r0, r4
 80065ac:	f000 f866 	bl	800667c <__sinit>
 80065b0:	ab05      	add	r3, sp, #20
 80065b2:	4620      	mov	r0, r4
 80065b4:	9a04      	ldr	r2, [sp, #16]
 80065b6:	68a1      	ldr	r1, [r4, #8]
 80065b8:	9301      	str	r3, [sp, #4]
 80065ba:	f000 f981 	bl	80068c0 <_vfiprintf_r>
 80065be:	b002      	add	sp, #8
 80065c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065c4:	b004      	add	sp, #16
 80065c6:	4770      	bx	lr
 80065c8:	2000000c 	.word	0x2000000c

080065cc <std>:
 80065cc:	2300      	movs	r3, #0
 80065ce:	b510      	push	{r4, lr}
 80065d0:	4604      	mov	r4, r0
 80065d2:	e9c0 3300 	strd	r3, r3, [r0]
 80065d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80065da:	6083      	str	r3, [r0, #8]
 80065dc:	8181      	strh	r1, [r0, #12]
 80065de:	6643      	str	r3, [r0, #100]	; 0x64
 80065e0:	81c2      	strh	r2, [r0, #14]
 80065e2:	6183      	str	r3, [r0, #24]
 80065e4:	4619      	mov	r1, r3
 80065e6:	2208      	movs	r2, #8
 80065e8:	305c      	adds	r0, #92	; 0x5c
 80065ea:	f7ff ffcf 	bl	800658c <memset>
 80065ee:	4b05      	ldr	r3, [pc, #20]	; (8006604 <std+0x38>)
 80065f0:	6224      	str	r4, [r4, #32]
 80065f2:	6263      	str	r3, [r4, #36]	; 0x24
 80065f4:	4b04      	ldr	r3, [pc, #16]	; (8006608 <std+0x3c>)
 80065f6:	62a3      	str	r3, [r4, #40]	; 0x28
 80065f8:	4b04      	ldr	r3, [pc, #16]	; (800660c <std+0x40>)
 80065fa:	62e3      	str	r3, [r4, #44]	; 0x2c
 80065fc:	4b04      	ldr	r3, [pc, #16]	; (8006610 <std+0x44>)
 80065fe:	6323      	str	r3, [r4, #48]	; 0x30
 8006600:	bd10      	pop	{r4, pc}
 8006602:	bf00      	nop
 8006604:	08006e6d 	.word	0x08006e6d
 8006608:	08006e8f 	.word	0x08006e8f
 800660c:	08006ec7 	.word	0x08006ec7
 8006610:	08006eeb 	.word	0x08006eeb

08006614 <_cleanup_r>:
 8006614:	4901      	ldr	r1, [pc, #4]	; (800661c <_cleanup_r+0x8>)
 8006616:	f000 b8af 	b.w	8006778 <_fwalk_reent>
 800661a:	bf00      	nop
 800661c:	080071c5 	.word	0x080071c5

08006620 <__sfmoreglue>:
 8006620:	b570      	push	{r4, r5, r6, lr}
 8006622:	2568      	movs	r5, #104	; 0x68
 8006624:	1e4a      	subs	r2, r1, #1
 8006626:	4355      	muls	r5, r2
 8006628:	460e      	mov	r6, r1
 800662a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800662e:	f000 f8c5 	bl	80067bc <_malloc_r>
 8006632:	4604      	mov	r4, r0
 8006634:	b140      	cbz	r0, 8006648 <__sfmoreglue+0x28>
 8006636:	2100      	movs	r1, #0
 8006638:	e9c0 1600 	strd	r1, r6, [r0]
 800663c:	300c      	adds	r0, #12
 800663e:	60a0      	str	r0, [r4, #8]
 8006640:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006644:	f7ff ffa2 	bl	800658c <memset>
 8006648:	4620      	mov	r0, r4
 800664a:	bd70      	pop	{r4, r5, r6, pc}

0800664c <__sfp_lock_acquire>:
 800664c:	4801      	ldr	r0, [pc, #4]	; (8006654 <__sfp_lock_acquire+0x8>)
 800664e:	f000 b8b3 	b.w	80067b8 <__retarget_lock_acquire_recursive>
 8006652:	bf00      	nop
 8006654:	20000278 	.word	0x20000278

08006658 <__sfp_lock_release>:
 8006658:	4801      	ldr	r0, [pc, #4]	; (8006660 <__sfp_lock_release+0x8>)
 800665a:	f000 b8ae 	b.w	80067ba <__retarget_lock_release_recursive>
 800665e:	bf00      	nop
 8006660:	20000278 	.word	0x20000278

08006664 <__sinit_lock_acquire>:
 8006664:	4801      	ldr	r0, [pc, #4]	; (800666c <__sinit_lock_acquire+0x8>)
 8006666:	f000 b8a7 	b.w	80067b8 <__retarget_lock_acquire_recursive>
 800666a:	bf00      	nop
 800666c:	20000273 	.word	0x20000273

08006670 <__sinit_lock_release>:
 8006670:	4801      	ldr	r0, [pc, #4]	; (8006678 <__sinit_lock_release+0x8>)
 8006672:	f000 b8a2 	b.w	80067ba <__retarget_lock_release_recursive>
 8006676:	bf00      	nop
 8006678:	20000273 	.word	0x20000273

0800667c <__sinit>:
 800667c:	b510      	push	{r4, lr}
 800667e:	4604      	mov	r4, r0
 8006680:	f7ff fff0 	bl	8006664 <__sinit_lock_acquire>
 8006684:	69a3      	ldr	r3, [r4, #24]
 8006686:	b11b      	cbz	r3, 8006690 <__sinit+0x14>
 8006688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800668c:	f7ff bff0 	b.w	8006670 <__sinit_lock_release>
 8006690:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006694:	6523      	str	r3, [r4, #80]	; 0x50
 8006696:	4b13      	ldr	r3, [pc, #76]	; (80066e4 <__sinit+0x68>)
 8006698:	4a13      	ldr	r2, [pc, #76]	; (80066e8 <__sinit+0x6c>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	62a2      	str	r2, [r4, #40]	; 0x28
 800669e:	42a3      	cmp	r3, r4
 80066a0:	bf08      	it	eq
 80066a2:	2301      	moveq	r3, #1
 80066a4:	4620      	mov	r0, r4
 80066a6:	bf08      	it	eq
 80066a8:	61a3      	streq	r3, [r4, #24]
 80066aa:	f000 f81f 	bl	80066ec <__sfp>
 80066ae:	6060      	str	r0, [r4, #4]
 80066b0:	4620      	mov	r0, r4
 80066b2:	f000 f81b 	bl	80066ec <__sfp>
 80066b6:	60a0      	str	r0, [r4, #8]
 80066b8:	4620      	mov	r0, r4
 80066ba:	f000 f817 	bl	80066ec <__sfp>
 80066be:	2200      	movs	r2, #0
 80066c0:	2104      	movs	r1, #4
 80066c2:	60e0      	str	r0, [r4, #12]
 80066c4:	6860      	ldr	r0, [r4, #4]
 80066c6:	f7ff ff81 	bl	80065cc <std>
 80066ca:	2201      	movs	r2, #1
 80066cc:	2109      	movs	r1, #9
 80066ce:	68a0      	ldr	r0, [r4, #8]
 80066d0:	f7ff ff7c 	bl	80065cc <std>
 80066d4:	2202      	movs	r2, #2
 80066d6:	2112      	movs	r1, #18
 80066d8:	68e0      	ldr	r0, [r4, #12]
 80066da:	f7ff ff77 	bl	80065cc <std>
 80066de:	2301      	movs	r3, #1
 80066e0:	61a3      	str	r3, [r4, #24]
 80066e2:	e7d1      	b.n	8006688 <__sinit+0xc>
 80066e4:	080074c4 	.word	0x080074c4
 80066e8:	08006615 	.word	0x08006615

080066ec <__sfp>:
 80066ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066ee:	4607      	mov	r7, r0
 80066f0:	f7ff ffac 	bl	800664c <__sfp_lock_acquire>
 80066f4:	4b1e      	ldr	r3, [pc, #120]	; (8006770 <__sfp+0x84>)
 80066f6:	681e      	ldr	r6, [r3, #0]
 80066f8:	69b3      	ldr	r3, [r6, #24]
 80066fa:	b913      	cbnz	r3, 8006702 <__sfp+0x16>
 80066fc:	4630      	mov	r0, r6
 80066fe:	f7ff ffbd 	bl	800667c <__sinit>
 8006702:	3648      	adds	r6, #72	; 0x48
 8006704:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006708:	3b01      	subs	r3, #1
 800670a:	d503      	bpl.n	8006714 <__sfp+0x28>
 800670c:	6833      	ldr	r3, [r6, #0]
 800670e:	b30b      	cbz	r3, 8006754 <__sfp+0x68>
 8006710:	6836      	ldr	r6, [r6, #0]
 8006712:	e7f7      	b.n	8006704 <__sfp+0x18>
 8006714:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006718:	b9d5      	cbnz	r5, 8006750 <__sfp+0x64>
 800671a:	4b16      	ldr	r3, [pc, #88]	; (8006774 <__sfp+0x88>)
 800671c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006720:	60e3      	str	r3, [r4, #12]
 8006722:	6665      	str	r5, [r4, #100]	; 0x64
 8006724:	f000 f847 	bl	80067b6 <__retarget_lock_init_recursive>
 8006728:	f7ff ff96 	bl	8006658 <__sfp_lock_release>
 800672c:	2208      	movs	r2, #8
 800672e:	4629      	mov	r1, r5
 8006730:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006734:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006738:	6025      	str	r5, [r4, #0]
 800673a:	61a5      	str	r5, [r4, #24]
 800673c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006740:	f7ff ff24 	bl	800658c <memset>
 8006744:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006748:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800674c:	4620      	mov	r0, r4
 800674e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006750:	3468      	adds	r4, #104	; 0x68
 8006752:	e7d9      	b.n	8006708 <__sfp+0x1c>
 8006754:	2104      	movs	r1, #4
 8006756:	4638      	mov	r0, r7
 8006758:	f7ff ff62 	bl	8006620 <__sfmoreglue>
 800675c:	4604      	mov	r4, r0
 800675e:	6030      	str	r0, [r6, #0]
 8006760:	2800      	cmp	r0, #0
 8006762:	d1d5      	bne.n	8006710 <__sfp+0x24>
 8006764:	f7ff ff78 	bl	8006658 <__sfp_lock_release>
 8006768:	230c      	movs	r3, #12
 800676a:	603b      	str	r3, [r7, #0]
 800676c:	e7ee      	b.n	800674c <__sfp+0x60>
 800676e:	bf00      	nop
 8006770:	080074c4 	.word	0x080074c4
 8006774:	ffff0001 	.word	0xffff0001

08006778 <_fwalk_reent>:
 8006778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800677c:	4606      	mov	r6, r0
 800677e:	4688      	mov	r8, r1
 8006780:	2700      	movs	r7, #0
 8006782:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006786:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800678a:	f1b9 0901 	subs.w	r9, r9, #1
 800678e:	d505      	bpl.n	800679c <_fwalk_reent+0x24>
 8006790:	6824      	ldr	r4, [r4, #0]
 8006792:	2c00      	cmp	r4, #0
 8006794:	d1f7      	bne.n	8006786 <_fwalk_reent+0xe>
 8006796:	4638      	mov	r0, r7
 8006798:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800679c:	89ab      	ldrh	r3, [r5, #12]
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d907      	bls.n	80067b2 <_fwalk_reent+0x3a>
 80067a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80067a6:	3301      	adds	r3, #1
 80067a8:	d003      	beq.n	80067b2 <_fwalk_reent+0x3a>
 80067aa:	4629      	mov	r1, r5
 80067ac:	4630      	mov	r0, r6
 80067ae:	47c0      	blx	r8
 80067b0:	4307      	orrs	r7, r0
 80067b2:	3568      	adds	r5, #104	; 0x68
 80067b4:	e7e9      	b.n	800678a <_fwalk_reent+0x12>

080067b6 <__retarget_lock_init_recursive>:
 80067b6:	4770      	bx	lr

080067b8 <__retarget_lock_acquire_recursive>:
 80067b8:	4770      	bx	lr

080067ba <__retarget_lock_release_recursive>:
 80067ba:	4770      	bx	lr

080067bc <_malloc_r>:
 80067bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067be:	1ccd      	adds	r5, r1, #3
 80067c0:	f025 0503 	bic.w	r5, r5, #3
 80067c4:	3508      	adds	r5, #8
 80067c6:	2d0c      	cmp	r5, #12
 80067c8:	bf38      	it	cc
 80067ca:	250c      	movcc	r5, #12
 80067cc:	2d00      	cmp	r5, #0
 80067ce:	4606      	mov	r6, r0
 80067d0:	db01      	blt.n	80067d6 <_malloc_r+0x1a>
 80067d2:	42a9      	cmp	r1, r5
 80067d4:	d903      	bls.n	80067de <_malloc_r+0x22>
 80067d6:	230c      	movs	r3, #12
 80067d8:	6033      	str	r3, [r6, #0]
 80067da:	2000      	movs	r0, #0
 80067dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067de:	f000 fdb1 	bl	8007344 <__malloc_lock>
 80067e2:	4921      	ldr	r1, [pc, #132]	; (8006868 <_malloc_r+0xac>)
 80067e4:	680a      	ldr	r2, [r1, #0]
 80067e6:	4614      	mov	r4, r2
 80067e8:	b99c      	cbnz	r4, 8006812 <_malloc_r+0x56>
 80067ea:	4f20      	ldr	r7, [pc, #128]	; (800686c <_malloc_r+0xb0>)
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	b923      	cbnz	r3, 80067fa <_malloc_r+0x3e>
 80067f0:	4621      	mov	r1, r4
 80067f2:	4630      	mov	r0, r6
 80067f4:	f000 fb2a 	bl	8006e4c <_sbrk_r>
 80067f8:	6038      	str	r0, [r7, #0]
 80067fa:	4629      	mov	r1, r5
 80067fc:	4630      	mov	r0, r6
 80067fe:	f000 fb25 	bl	8006e4c <_sbrk_r>
 8006802:	1c43      	adds	r3, r0, #1
 8006804:	d123      	bne.n	800684e <_malloc_r+0x92>
 8006806:	230c      	movs	r3, #12
 8006808:	4630      	mov	r0, r6
 800680a:	6033      	str	r3, [r6, #0]
 800680c:	f000 fda0 	bl	8007350 <__malloc_unlock>
 8006810:	e7e3      	b.n	80067da <_malloc_r+0x1e>
 8006812:	6823      	ldr	r3, [r4, #0]
 8006814:	1b5b      	subs	r3, r3, r5
 8006816:	d417      	bmi.n	8006848 <_malloc_r+0x8c>
 8006818:	2b0b      	cmp	r3, #11
 800681a:	d903      	bls.n	8006824 <_malloc_r+0x68>
 800681c:	6023      	str	r3, [r4, #0]
 800681e:	441c      	add	r4, r3
 8006820:	6025      	str	r5, [r4, #0]
 8006822:	e004      	b.n	800682e <_malloc_r+0x72>
 8006824:	6863      	ldr	r3, [r4, #4]
 8006826:	42a2      	cmp	r2, r4
 8006828:	bf0c      	ite	eq
 800682a:	600b      	streq	r3, [r1, #0]
 800682c:	6053      	strne	r3, [r2, #4]
 800682e:	4630      	mov	r0, r6
 8006830:	f000 fd8e 	bl	8007350 <__malloc_unlock>
 8006834:	f104 000b 	add.w	r0, r4, #11
 8006838:	1d23      	adds	r3, r4, #4
 800683a:	f020 0007 	bic.w	r0, r0, #7
 800683e:	1ac2      	subs	r2, r0, r3
 8006840:	d0cc      	beq.n	80067dc <_malloc_r+0x20>
 8006842:	1a1b      	subs	r3, r3, r0
 8006844:	50a3      	str	r3, [r4, r2]
 8006846:	e7c9      	b.n	80067dc <_malloc_r+0x20>
 8006848:	4622      	mov	r2, r4
 800684a:	6864      	ldr	r4, [r4, #4]
 800684c:	e7cc      	b.n	80067e8 <_malloc_r+0x2c>
 800684e:	1cc4      	adds	r4, r0, #3
 8006850:	f024 0403 	bic.w	r4, r4, #3
 8006854:	42a0      	cmp	r0, r4
 8006856:	d0e3      	beq.n	8006820 <_malloc_r+0x64>
 8006858:	1a21      	subs	r1, r4, r0
 800685a:	4630      	mov	r0, r6
 800685c:	f000 faf6 	bl	8006e4c <_sbrk_r>
 8006860:	3001      	adds	r0, #1
 8006862:	d1dd      	bne.n	8006820 <_malloc_r+0x64>
 8006864:	e7cf      	b.n	8006806 <_malloc_r+0x4a>
 8006866:	bf00      	nop
 8006868:	200000b0 	.word	0x200000b0
 800686c:	200000b4 	.word	0x200000b4

08006870 <__sfputc_r>:
 8006870:	6893      	ldr	r3, [r2, #8]
 8006872:	b410      	push	{r4}
 8006874:	3b01      	subs	r3, #1
 8006876:	2b00      	cmp	r3, #0
 8006878:	6093      	str	r3, [r2, #8]
 800687a:	da07      	bge.n	800688c <__sfputc_r+0x1c>
 800687c:	6994      	ldr	r4, [r2, #24]
 800687e:	42a3      	cmp	r3, r4
 8006880:	db01      	blt.n	8006886 <__sfputc_r+0x16>
 8006882:	290a      	cmp	r1, #10
 8006884:	d102      	bne.n	800688c <__sfputc_r+0x1c>
 8006886:	bc10      	pop	{r4}
 8006888:	f000 bb34 	b.w	8006ef4 <__swbuf_r>
 800688c:	6813      	ldr	r3, [r2, #0]
 800688e:	1c58      	adds	r0, r3, #1
 8006890:	6010      	str	r0, [r2, #0]
 8006892:	7019      	strb	r1, [r3, #0]
 8006894:	4608      	mov	r0, r1
 8006896:	bc10      	pop	{r4}
 8006898:	4770      	bx	lr

0800689a <__sfputs_r>:
 800689a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800689c:	4606      	mov	r6, r0
 800689e:	460f      	mov	r7, r1
 80068a0:	4614      	mov	r4, r2
 80068a2:	18d5      	adds	r5, r2, r3
 80068a4:	42ac      	cmp	r4, r5
 80068a6:	d101      	bne.n	80068ac <__sfputs_r+0x12>
 80068a8:	2000      	movs	r0, #0
 80068aa:	e007      	b.n	80068bc <__sfputs_r+0x22>
 80068ac:	463a      	mov	r2, r7
 80068ae:	4630      	mov	r0, r6
 80068b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068b4:	f7ff ffdc 	bl	8006870 <__sfputc_r>
 80068b8:	1c43      	adds	r3, r0, #1
 80068ba:	d1f3      	bne.n	80068a4 <__sfputs_r+0xa>
 80068bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080068c0 <_vfiprintf_r>:
 80068c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068c4:	460d      	mov	r5, r1
 80068c6:	4614      	mov	r4, r2
 80068c8:	4698      	mov	r8, r3
 80068ca:	4606      	mov	r6, r0
 80068cc:	b09d      	sub	sp, #116	; 0x74
 80068ce:	b118      	cbz	r0, 80068d8 <_vfiprintf_r+0x18>
 80068d0:	6983      	ldr	r3, [r0, #24]
 80068d2:	b90b      	cbnz	r3, 80068d8 <_vfiprintf_r+0x18>
 80068d4:	f7ff fed2 	bl	800667c <__sinit>
 80068d8:	4b89      	ldr	r3, [pc, #548]	; (8006b00 <_vfiprintf_r+0x240>)
 80068da:	429d      	cmp	r5, r3
 80068dc:	d11b      	bne.n	8006916 <_vfiprintf_r+0x56>
 80068de:	6875      	ldr	r5, [r6, #4]
 80068e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80068e2:	07d9      	lsls	r1, r3, #31
 80068e4:	d405      	bmi.n	80068f2 <_vfiprintf_r+0x32>
 80068e6:	89ab      	ldrh	r3, [r5, #12]
 80068e8:	059a      	lsls	r2, r3, #22
 80068ea:	d402      	bmi.n	80068f2 <_vfiprintf_r+0x32>
 80068ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80068ee:	f7ff ff63 	bl	80067b8 <__retarget_lock_acquire_recursive>
 80068f2:	89ab      	ldrh	r3, [r5, #12]
 80068f4:	071b      	lsls	r3, r3, #28
 80068f6:	d501      	bpl.n	80068fc <_vfiprintf_r+0x3c>
 80068f8:	692b      	ldr	r3, [r5, #16]
 80068fa:	b9eb      	cbnz	r3, 8006938 <_vfiprintf_r+0x78>
 80068fc:	4629      	mov	r1, r5
 80068fe:	4630      	mov	r0, r6
 8006900:	f000 fb5c 	bl	8006fbc <__swsetup_r>
 8006904:	b1c0      	cbz	r0, 8006938 <_vfiprintf_r+0x78>
 8006906:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006908:	07dc      	lsls	r4, r3, #31
 800690a:	d50e      	bpl.n	800692a <_vfiprintf_r+0x6a>
 800690c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006910:	b01d      	add	sp, #116	; 0x74
 8006912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006916:	4b7b      	ldr	r3, [pc, #492]	; (8006b04 <_vfiprintf_r+0x244>)
 8006918:	429d      	cmp	r5, r3
 800691a:	d101      	bne.n	8006920 <_vfiprintf_r+0x60>
 800691c:	68b5      	ldr	r5, [r6, #8]
 800691e:	e7df      	b.n	80068e0 <_vfiprintf_r+0x20>
 8006920:	4b79      	ldr	r3, [pc, #484]	; (8006b08 <_vfiprintf_r+0x248>)
 8006922:	429d      	cmp	r5, r3
 8006924:	bf08      	it	eq
 8006926:	68f5      	ldreq	r5, [r6, #12]
 8006928:	e7da      	b.n	80068e0 <_vfiprintf_r+0x20>
 800692a:	89ab      	ldrh	r3, [r5, #12]
 800692c:	0598      	lsls	r0, r3, #22
 800692e:	d4ed      	bmi.n	800690c <_vfiprintf_r+0x4c>
 8006930:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006932:	f7ff ff42 	bl	80067ba <__retarget_lock_release_recursive>
 8006936:	e7e9      	b.n	800690c <_vfiprintf_r+0x4c>
 8006938:	2300      	movs	r3, #0
 800693a:	9309      	str	r3, [sp, #36]	; 0x24
 800693c:	2320      	movs	r3, #32
 800693e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006942:	2330      	movs	r3, #48	; 0x30
 8006944:	f04f 0901 	mov.w	r9, #1
 8006948:	f8cd 800c 	str.w	r8, [sp, #12]
 800694c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006b0c <_vfiprintf_r+0x24c>
 8006950:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006954:	4623      	mov	r3, r4
 8006956:	469a      	mov	sl, r3
 8006958:	f813 2b01 	ldrb.w	r2, [r3], #1
 800695c:	b10a      	cbz	r2, 8006962 <_vfiprintf_r+0xa2>
 800695e:	2a25      	cmp	r2, #37	; 0x25
 8006960:	d1f9      	bne.n	8006956 <_vfiprintf_r+0x96>
 8006962:	ebba 0b04 	subs.w	fp, sl, r4
 8006966:	d00b      	beq.n	8006980 <_vfiprintf_r+0xc0>
 8006968:	465b      	mov	r3, fp
 800696a:	4622      	mov	r2, r4
 800696c:	4629      	mov	r1, r5
 800696e:	4630      	mov	r0, r6
 8006970:	f7ff ff93 	bl	800689a <__sfputs_r>
 8006974:	3001      	adds	r0, #1
 8006976:	f000 80aa 	beq.w	8006ace <_vfiprintf_r+0x20e>
 800697a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800697c:	445a      	add	r2, fp
 800697e:	9209      	str	r2, [sp, #36]	; 0x24
 8006980:	f89a 3000 	ldrb.w	r3, [sl]
 8006984:	2b00      	cmp	r3, #0
 8006986:	f000 80a2 	beq.w	8006ace <_vfiprintf_r+0x20e>
 800698a:	2300      	movs	r3, #0
 800698c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006990:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006994:	f10a 0a01 	add.w	sl, sl, #1
 8006998:	9304      	str	r3, [sp, #16]
 800699a:	9307      	str	r3, [sp, #28]
 800699c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80069a0:	931a      	str	r3, [sp, #104]	; 0x68
 80069a2:	4654      	mov	r4, sl
 80069a4:	2205      	movs	r2, #5
 80069a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069aa:	4858      	ldr	r0, [pc, #352]	; (8006b0c <_vfiprintf_r+0x24c>)
 80069ac:	f000 fcbc 	bl	8007328 <memchr>
 80069b0:	9a04      	ldr	r2, [sp, #16]
 80069b2:	b9d8      	cbnz	r0, 80069ec <_vfiprintf_r+0x12c>
 80069b4:	06d1      	lsls	r1, r2, #27
 80069b6:	bf44      	itt	mi
 80069b8:	2320      	movmi	r3, #32
 80069ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80069be:	0713      	lsls	r3, r2, #28
 80069c0:	bf44      	itt	mi
 80069c2:	232b      	movmi	r3, #43	; 0x2b
 80069c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80069c8:	f89a 3000 	ldrb.w	r3, [sl]
 80069cc:	2b2a      	cmp	r3, #42	; 0x2a
 80069ce:	d015      	beq.n	80069fc <_vfiprintf_r+0x13c>
 80069d0:	4654      	mov	r4, sl
 80069d2:	2000      	movs	r0, #0
 80069d4:	f04f 0c0a 	mov.w	ip, #10
 80069d8:	9a07      	ldr	r2, [sp, #28]
 80069da:	4621      	mov	r1, r4
 80069dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80069e0:	3b30      	subs	r3, #48	; 0x30
 80069e2:	2b09      	cmp	r3, #9
 80069e4:	d94e      	bls.n	8006a84 <_vfiprintf_r+0x1c4>
 80069e6:	b1b0      	cbz	r0, 8006a16 <_vfiprintf_r+0x156>
 80069e8:	9207      	str	r2, [sp, #28]
 80069ea:	e014      	b.n	8006a16 <_vfiprintf_r+0x156>
 80069ec:	eba0 0308 	sub.w	r3, r0, r8
 80069f0:	fa09 f303 	lsl.w	r3, r9, r3
 80069f4:	4313      	orrs	r3, r2
 80069f6:	46a2      	mov	sl, r4
 80069f8:	9304      	str	r3, [sp, #16]
 80069fa:	e7d2      	b.n	80069a2 <_vfiprintf_r+0xe2>
 80069fc:	9b03      	ldr	r3, [sp, #12]
 80069fe:	1d19      	adds	r1, r3, #4
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	9103      	str	r1, [sp, #12]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	bfbb      	ittet	lt
 8006a08:	425b      	neglt	r3, r3
 8006a0a:	f042 0202 	orrlt.w	r2, r2, #2
 8006a0e:	9307      	strge	r3, [sp, #28]
 8006a10:	9307      	strlt	r3, [sp, #28]
 8006a12:	bfb8      	it	lt
 8006a14:	9204      	strlt	r2, [sp, #16]
 8006a16:	7823      	ldrb	r3, [r4, #0]
 8006a18:	2b2e      	cmp	r3, #46	; 0x2e
 8006a1a:	d10c      	bne.n	8006a36 <_vfiprintf_r+0x176>
 8006a1c:	7863      	ldrb	r3, [r4, #1]
 8006a1e:	2b2a      	cmp	r3, #42	; 0x2a
 8006a20:	d135      	bne.n	8006a8e <_vfiprintf_r+0x1ce>
 8006a22:	9b03      	ldr	r3, [sp, #12]
 8006a24:	3402      	adds	r4, #2
 8006a26:	1d1a      	adds	r2, r3, #4
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	9203      	str	r2, [sp, #12]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	bfb8      	it	lt
 8006a30:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006a34:	9305      	str	r3, [sp, #20]
 8006a36:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006b1c <_vfiprintf_r+0x25c>
 8006a3a:	2203      	movs	r2, #3
 8006a3c:	4650      	mov	r0, sl
 8006a3e:	7821      	ldrb	r1, [r4, #0]
 8006a40:	f000 fc72 	bl	8007328 <memchr>
 8006a44:	b140      	cbz	r0, 8006a58 <_vfiprintf_r+0x198>
 8006a46:	2340      	movs	r3, #64	; 0x40
 8006a48:	eba0 000a 	sub.w	r0, r0, sl
 8006a4c:	fa03 f000 	lsl.w	r0, r3, r0
 8006a50:	9b04      	ldr	r3, [sp, #16]
 8006a52:	3401      	adds	r4, #1
 8006a54:	4303      	orrs	r3, r0
 8006a56:	9304      	str	r3, [sp, #16]
 8006a58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a5c:	2206      	movs	r2, #6
 8006a5e:	482c      	ldr	r0, [pc, #176]	; (8006b10 <_vfiprintf_r+0x250>)
 8006a60:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006a64:	f000 fc60 	bl	8007328 <memchr>
 8006a68:	2800      	cmp	r0, #0
 8006a6a:	d03f      	beq.n	8006aec <_vfiprintf_r+0x22c>
 8006a6c:	4b29      	ldr	r3, [pc, #164]	; (8006b14 <_vfiprintf_r+0x254>)
 8006a6e:	bb1b      	cbnz	r3, 8006ab8 <_vfiprintf_r+0x1f8>
 8006a70:	9b03      	ldr	r3, [sp, #12]
 8006a72:	3307      	adds	r3, #7
 8006a74:	f023 0307 	bic.w	r3, r3, #7
 8006a78:	3308      	adds	r3, #8
 8006a7a:	9303      	str	r3, [sp, #12]
 8006a7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a7e:	443b      	add	r3, r7
 8006a80:	9309      	str	r3, [sp, #36]	; 0x24
 8006a82:	e767      	b.n	8006954 <_vfiprintf_r+0x94>
 8006a84:	460c      	mov	r4, r1
 8006a86:	2001      	movs	r0, #1
 8006a88:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a8c:	e7a5      	b.n	80069da <_vfiprintf_r+0x11a>
 8006a8e:	2300      	movs	r3, #0
 8006a90:	f04f 0c0a 	mov.w	ip, #10
 8006a94:	4619      	mov	r1, r3
 8006a96:	3401      	adds	r4, #1
 8006a98:	9305      	str	r3, [sp, #20]
 8006a9a:	4620      	mov	r0, r4
 8006a9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006aa0:	3a30      	subs	r2, #48	; 0x30
 8006aa2:	2a09      	cmp	r2, #9
 8006aa4:	d903      	bls.n	8006aae <_vfiprintf_r+0x1ee>
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d0c5      	beq.n	8006a36 <_vfiprintf_r+0x176>
 8006aaa:	9105      	str	r1, [sp, #20]
 8006aac:	e7c3      	b.n	8006a36 <_vfiprintf_r+0x176>
 8006aae:	4604      	mov	r4, r0
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ab6:	e7f0      	b.n	8006a9a <_vfiprintf_r+0x1da>
 8006ab8:	ab03      	add	r3, sp, #12
 8006aba:	9300      	str	r3, [sp, #0]
 8006abc:	462a      	mov	r2, r5
 8006abe:	4630      	mov	r0, r6
 8006ac0:	4b15      	ldr	r3, [pc, #84]	; (8006b18 <_vfiprintf_r+0x258>)
 8006ac2:	a904      	add	r1, sp, #16
 8006ac4:	f3af 8000 	nop.w
 8006ac8:	4607      	mov	r7, r0
 8006aca:	1c78      	adds	r0, r7, #1
 8006acc:	d1d6      	bne.n	8006a7c <_vfiprintf_r+0x1bc>
 8006ace:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006ad0:	07d9      	lsls	r1, r3, #31
 8006ad2:	d405      	bmi.n	8006ae0 <_vfiprintf_r+0x220>
 8006ad4:	89ab      	ldrh	r3, [r5, #12]
 8006ad6:	059a      	lsls	r2, r3, #22
 8006ad8:	d402      	bmi.n	8006ae0 <_vfiprintf_r+0x220>
 8006ada:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006adc:	f7ff fe6d 	bl	80067ba <__retarget_lock_release_recursive>
 8006ae0:	89ab      	ldrh	r3, [r5, #12]
 8006ae2:	065b      	lsls	r3, r3, #25
 8006ae4:	f53f af12 	bmi.w	800690c <_vfiprintf_r+0x4c>
 8006ae8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006aea:	e711      	b.n	8006910 <_vfiprintf_r+0x50>
 8006aec:	ab03      	add	r3, sp, #12
 8006aee:	9300      	str	r3, [sp, #0]
 8006af0:	462a      	mov	r2, r5
 8006af2:	4630      	mov	r0, r6
 8006af4:	4b08      	ldr	r3, [pc, #32]	; (8006b18 <_vfiprintf_r+0x258>)
 8006af6:	a904      	add	r1, sp, #16
 8006af8:	f000 f882 	bl	8006c00 <_printf_i>
 8006afc:	e7e4      	b.n	8006ac8 <_vfiprintf_r+0x208>
 8006afe:	bf00      	nop
 8006b00:	080074e8 	.word	0x080074e8
 8006b04:	08007508 	.word	0x08007508
 8006b08:	080074c8 	.word	0x080074c8
 8006b0c:	08007528 	.word	0x08007528
 8006b10:	08007532 	.word	0x08007532
 8006b14:	00000000 	.word	0x00000000
 8006b18:	0800689b 	.word	0x0800689b
 8006b1c:	0800752e 	.word	0x0800752e

08006b20 <_printf_common>:
 8006b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b24:	4616      	mov	r6, r2
 8006b26:	4699      	mov	r9, r3
 8006b28:	688a      	ldr	r2, [r1, #8]
 8006b2a:	690b      	ldr	r3, [r1, #16]
 8006b2c:	4607      	mov	r7, r0
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	bfb8      	it	lt
 8006b32:	4613      	movlt	r3, r2
 8006b34:	6033      	str	r3, [r6, #0]
 8006b36:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006b3a:	460c      	mov	r4, r1
 8006b3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006b40:	b10a      	cbz	r2, 8006b46 <_printf_common+0x26>
 8006b42:	3301      	adds	r3, #1
 8006b44:	6033      	str	r3, [r6, #0]
 8006b46:	6823      	ldr	r3, [r4, #0]
 8006b48:	0699      	lsls	r1, r3, #26
 8006b4a:	bf42      	ittt	mi
 8006b4c:	6833      	ldrmi	r3, [r6, #0]
 8006b4e:	3302      	addmi	r3, #2
 8006b50:	6033      	strmi	r3, [r6, #0]
 8006b52:	6825      	ldr	r5, [r4, #0]
 8006b54:	f015 0506 	ands.w	r5, r5, #6
 8006b58:	d106      	bne.n	8006b68 <_printf_common+0x48>
 8006b5a:	f104 0a19 	add.w	sl, r4, #25
 8006b5e:	68e3      	ldr	r3, [r4, #12]
 8006b60:	6832      	ldr	r2, [r6, #0]
 8006b62:	1a9b      	subs	r3, r3, r2
 8006b64:	42ab      	cmp	r3, r5
 8006b66:	dc28      	bgt.n	8006bba <_printf_common+0x9a>
 8006b68:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006b6c:	1e13      	subs	r3, r2, #0
 8006b6e:	6822      	ldr	r2, [r4, #0]
 8006b70:	bf18      	it	ne
 8006b72:	2301      	movne	r3, #1
 8006b74:	0692      	lsls	r2, r2, #26
 8006b76:	d42d      	bmi.n	8006bd4 <_printf_common+0xb4>
 8006b78:	4649      	mov	r1, r9
 8006b7a:	4638      	mov	r0, r7
 8006b7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b80:	47c0      	blx	r8
 8006b82:	3001      	adds	r0, #1
 8006b84:	d020      	beq.n	8006bc8 <_printf_common+0xa8>
 8006b86:	6823      	ldr	r3, [r4, #0]
 8006b88:	68e5      	ldr	r5, [r4, #12]
 8006b8a:	f003 0306 	and.w	r3, r3, #6
 8006b8e:	2b04      	cmp	r3, #4
 8006b90:	bf18      	it	ne
 8006b92:	2500      	movne	r5, #0
 8006b94:	6832      	ldr	r2, [r6, #0]
 8006b96:	f04f 0600 	mov.w	r6, #0
 8006b9a:	68a3      	ldr	r3, [r4, #8]
 8006b9c:	bf08      	it	eq
 8006b9e:	1aad      	subeq	r5, r5, r2
 8006ba0:	6922      	ldr	r2, [r4, #16]
 8006ba2:	bf08      	it	eq
 8006ba4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	bfc4      	itt	gt
 8006bac:	1a9b      	subgt	r3, r3, r2
 8006bae:	18ed      	addgt	r5, r5, r3
 8006bb0:	341a      	adds	r4, #26
 8006bb2:	42b5      	cmp	r5, r6
 8006bb4:	d11a      	bne.n	8006bec <_printf_common+0xcc>
 8006bb6:	2000      	movs	r0, #0
 8006bb8:	e008      	b.n	8006bcc <_printf_common+0xac>
 8006bba:	2301      	movs	r3, #1
 8006bbc:	4652      	mov	r2, sl
 8006bbe:	4649      	mov	r1, r9
 8006bc0:	4638      	mov	r0, r7
 8006bc2:	47c0      	blx	r8
 8006bc4:	3001      	adds	r0, #1
 8006bc6:	d103      	bne.n	8006bd0 <_printf_common+0xb0>
 8006bc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006bcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bd0:	3501      	adds	r5, #1
 8006bd2:	e7c4      	b.n	8006b5e <_printf_common+0x3e>
 8006bd4:	2030      	movs	r0, #48	; 0x30
 8006bd6:	18e1      	adds	r1, r4, r3
 8006bd8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006bdc:	1c5a      	adds	r2, r3, #1
 8006bde:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006be2:	4422      	add	r2, r4
 8006be4:	3302      	adds	r3, #2
 8006be6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006bea:	e7c5      	b.n	8006b78 <_printf_common+0x58>
 8006bec:	2301      	movs	r3, #1
 8006bee:	4622      	mov	r2, r4
 8006bf0:	4649      	mov	r1, r9
 8006bf2:	4638      	mov	r0, r7
 8006bf4:	47c0      	blx	r8
 8006bf6:	3001      	adds	r0, #1
 8006bf8:	d0e6      	beq.n	8006bc8 <_printf_common+0xa8>
 8006bfa:	3601      	adds	r6, #1
 8006bfc:	e7d9      	b.n	8006bb2 <_printf_common+0x92>
	...

08006c00 <_printf_i>:
 8006c00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c04:	460c      	mov	r4, r1
 8006c06:	7e27      	ldrb	r7, [r4, #24]
 8006c08:	4691      	mov	r9, r2
 8006c0a:	2f78      	cmp	r7, #120	; 0x78
 8006c0c:	4680      	mov	r8, r0
 8006c0e:	469a      	mov	sl, r3
 8006c10:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006c12:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c16:	d807      	bhi.n	8006c28 <_printf_i+0x28>
 8006c18:	2f62      	cmp	r7, #98	; 0x62
 8006c1a:	d80a      	bhi.n	8006c32 <_printf_i+0x32>
 8006c1c:	2f00      	cmp	r7, #0
 8006c1e:	f000 80d9 	beq.w	8006dd4 <_printf_i+0x1d4>
 8006c22:	2f58      	cmp	r7, #88	; 0x58
 8006c24:	f000 80a4 	beq.w	8006d70 <_printf_i+0x170>
 8006c28:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006c2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006c30:	e03a      	b.n	8006ca8 <_printf_i+0xa8>
 8006c32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006c36:	2b15      	cmp	r3, #21
 8006c38:	d8f6      	bhi.n	8006c28 <_printf_i+0x28>
 8006c3a:	a001      	add	r0, pc, #4	; (adr r0, 8006c40 <_printf_i+0x40>)
 8006c3c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006c40:	08006c99 	.word	0x08006c99
 8006c44:	08006cad 	.word	0x08006cad
 8006c48:	08006c29 	.word	0x08006c29
 8006c4c:	08006c29 	.word	0x08006c29
 8006c50:	08006c29 	.word	0x08006c29
 8006c54:	08006c29 	.word	0x08006c29
 8006c58:	08006cad 	.word	0x08006cad
 8006c5c:	08006c29 	.word	0x08006c29
 8006c60:	08006c29 	.word	0x08006c29
 8006c64:	08006c29 	.word	0x08006c29
 8006c68:	08006c29 	.word	0x08006c29
 8006c6c:	08006dbb 	.word	0x08006dbb
 8006c70:	08006cdd 	.word	0x08006cdd
 8006c74:	08006d9d 	.word	0x08006d9d
 8006c78:	08006c29 	.word	0x08006c29
 8006c7c:	08006c29 	.word	0x08006c29
 8006c80:	08006ddd 	.word	0x08006ddd
 8006c84:	08006c29 	.word	0x08006c29
 8006c88:	08006cdd 	.word	0x08006cdd
 8006c8c:	08006c29 	.word	0x08006c29
 8006c90:	08006c29 	.word	0x08006c29
 8006c94:	08006da5 	.word	0x08006da5
 8006c98:	680b      	ldr	r3, [r1, #0]
 8006c9a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006c9e:	1d1a      	adds	r2, r3, #4
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	600a      	str	r2, [r1, #0]
 8006ca4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e0a4      	b.n	8006df6 <_printf_i+0x1f6>
 8006cac:	6825      	ldr	r5, [r4, #0]
 8006cae:	6808      	ldr	r0, [r1, #0]
 8006cb0:	062e      	lsls	r6, r5, #24
 8006cb2:	f100 0304 	add.w	r3, r0, #4
 8006cb6:	d50a      	bpl.n	8006cce <_printf_i+0xce>
 8006cb8:	6805      	ldr	r5, [r0, #0]
 8006cba:	600b      	str	r3, [r1, #0]
 8006cbc:	2d00      	cmp	r5, #0
 8006cbe:	da03      	bge.n	8006cc8 <_printf_i+0xc8>
 8006cc0:	232d      	movs	r3, #45	; 0x2d
 8006cc2:	426d      	negs	r5, r5
 8006cc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cc8:	230a      	movs	r3, #10
 8006cca:	485e      	ldr	r0, [pc, #376]	; (8006e44 <_printf_i+0x244>)
 8006ccc:	e019      	b.n	8006d02 <_printf_i+0x102>
 8006cce:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006cd2:	6805      	ldr	r5, [r0, #0]
 8006cd4:	600b      	str	r3, [r1, #0]
 8006cd6:	bf18      	it	ne
 8006cd8:	b22d      	sxthne	r5, r5
 8006cda:	e7ef      	b.n	8006cbc <_printf_i+0xbc>
 8006cdc:	680b      	ldr	r3, [r1, #0]
 8006cde:	6825      	ldr	r5, [r4, #0]
 8006ce0:	1d18      	adds	r0, r3, #4
 8006ce2:	6008      	str	r0, [r1, #0]
 8006ce4:	0628      	lsls	r0, r5, #24
 8006ce6:	d501      	bpl.n	8006cec <_printf_i+0xec>
 8006ce8:	681d      	ldr	r5, [r3, #0]
 8006cea:	e002      	b.n	8006cf2 <_printf_i+0xf2>
 8006cec:	0669      	lsls	r1, r5, #25
 8006cee:	d5fb      	bpl.n	8006ce8 <_printf_i+0xe8>
 8006cf0:	881d      	ldrh	r5, [r3, #0]
 8006cf2:	2f6f      	cmp	r7, #111	; 0x6f
 8006cf4:	bf0c      	ite	eq
 8006cf6:	2308      	moveq	r3, #8
 8006cf8:	230a      	movne	r3, #10
 8006cfa:	4852      	ldr	r0, [pc, #328]	; (8006e44 <_printf_i+0x244>)
 8006cfc:	2100      	movs	r1, #0
 8006cfe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006d02:	6866      	ldr	r6, [r4, #4]
 8006d04:	2e00      	cmp	r6, #0
 8006d06:	bfa8      	it	ge
 8006d08:	6821      	ldrge	r1, [r4, #0]
 8006d0a:	60a6      	str	r6, [r4, #8]
 8006d0c:	bfa4      	itt	ge
 8006d0e:	f021 0104 	bicge.w	r1, r1, #4
 8006d12:	6021      	strge	r1, [r4, #0]
 8006d14:	b90d      	cbnz	r5, 8006d1a <_printf_i+0x11a>
 8006d16:	2e00      	cmp	r6, #0
 8006d18:	d04d      	beq.n	8006db6 <_printf_i+0x1b6>
 8006d1a:	4616      	mov	r6, r2
 8006d1c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d20:	fb03 5711 	mls	r7, r3, r1, r5
 8006d24:	5dc7      	ldrb	r7, [r0, r7]
 8006d26:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d2a:	462f      	mov	r7, r5
 8006d2c:	42bb      	cmp	r3, r7
 8006d2e:	460d      	mov	r5, r1
 8006d30:	d9f4      	bls.n	8006d1c <_printf_i+0x11c>
 8006d32:	2b08      	cmp	r3, #8
 8006d34:	d10b      	bne.n	8006d4e <_printf_i+0x14e>
 8006d36:	6823      	ldr	r3, [r4, #0]
 8006d38:	07df      	lsls	r7, r3, #31
 8006d3a:	d508      	bpl.n	8006d4e <_printf_i+0x14e>
 8006d3c:	6923      	ldr	r3, [r4, #16]
 8006d3e:	6861      	ldr	r1, [r4, #4]
 8006d40:	4299      	cmp	r1, r3
 8006d42:	bfde      	ittt	le
 8006d44:	2330      	movle	r3, #48	; 0x30
 8006d46:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d4a:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8006d4e:	1b92      	subs	r2, r2, r6
 8006d50:	6122      	str	r2, [r4, #16]
 8006d52:	464b      	mov	r3, r9
 8006d54:	4621      	mov	r1, r4
 8006d56:	4640      	mov	r0, r8
 8006d58:	f8cd a000 	str.w	sl, [sp]
 8006d5c:	aa03      	add	r2, sp, #12
 8006d5e:	f7ff fedf 	bl	8006b20 <_printf_common>
 8006d62:	3001      	adds	r0, #1
 8006d64:	d14c      	bne.n	8006e00 <_printf_i+0x200>
 8006d66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d6a:	b004      	add	sp, #16
 8006d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d70:	4834      	ldr	r0, [pc, #208]	; (8006e44 <_printf_i+0x244>)
 8006d72:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006d76:	680e      	ldr	r6, [r1, #0]
 8006d78:	6823      	ldr	r3, [r4, #0]
 8006d7a:	f856 5b04 	ldr.w	r5, [r6], #4
 8006d7e:	061f      	lsls	r7, r3, #24
 8006d80:	600e      	str	r6, [r1, #0]
 8006d82:	d514      	bpl.n	8006dae <_printf_i+0x1ae>
 8006d84:	07d9      	lsls	r1, r3, #31
 8006d86:	bf44      	itt	mi
 8006d88:	f043 0320 	orrmi.w	r3, r3, #32
 8006d8c:	6023      	strmi	r3, [r4, #0]
 8006d8e:	b91d      	cbnz	r5, 8006d98 <_printf_i+0x198>
 8006d90:	6823      	ldr	r3, [r4, #0]
 8006d92:	f023 0320 	bic.w	r3, r3, #32
 8006d96:	6023      	str	r3, [r4, #0]
 8006d98:	2310      	movs	r3, #16
 8006d9a:	e7af      	b.n	8006cfc <_printf_i+0xfc>
 8006d9c:	6823      	ldr	r3, [r4, #0]
 8006d9e:	f043 0320 	orr.w	r3, r3, #32
 8006da2:	6023      	str	r3, [r4, #0]
 8006da4:	2378      	movs	r3, #120	; 0x78
 8006da6:	4828      	ldr	r0, [pc, #160]	; (8006e48 <_printf_i+0x248>)
 8006da8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006dac:	e7e3      	b.n	8006d76 <_printf_i+0x176>
 8006dae:	065e      	lsls	r6, r3, #25
 8006db0:	bf48      	it	mi
 8006db2:	b2ad      	uxthmi	r5, r5
 8006db4:	e7e6      	b.n	8006d84 <_printf_i+0x184>
 8006db6:	4616      	mov	r6, r2
 8006db8:	e7bb      	b.n	8006d32 <_printf_i+0x132>
 8006dba:	680b      	ldr	r3, [r1, #0]
 8006dbc:	6826      	ldr	r6, [r4, #0]
 8006dbe:	1d1d      	adds	r5, r3, #4
 8006dc0:	6960      	ldr	r0, [r4, #20]
 8006dc2:	600d      	str	r5, [r1, #0]
 8006dc4:	0635      	lsls	r5, r6, #24
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	d501      	bpl.n	8006dce <_printf_i+0x1ce>
 8006dca:	6018      	str	r0, [r3, #0]
 8006dcc:	e002      	b.n	8006dd4 <_printf_i+0x1d4>
 8006dce:	0671      	lsls	r1, r6, #25
 8006dd0:	d5fb      	bpl.n	8006dca <_printf_i+0x1ca>
 8006dd2:	8018      	strh	r0, [r3, #0]
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	4616      	mov	r6, r2
 8006dd8:	6123      	str	r3, [r4, #16]
 8006dda:	e7ba      	b.n	8006d52 <_printf_i+0x152>
 8006ddc:	680b      	ldr	r3, [r1, #0]
 8006dde:	1d1a      	adds	r2, r3, #4
 8006de0:	600a      	str	r2, [r1, #0]
 8006de2:	681e      	ldr	r6, [r3, #0]
 8006de4:	2100      	movs	r1, #0
 8006de6:	4630      	mov	r0, r6
 8006de8:	6862      	ldr	r2, [r4, #4]
 8006dea:	f000 fa9d 	bl	8007328 <memchr>
 8006dee:	b108      	cbz	r0, 8006df4 <_printf_i+0x1f4>
 8006df0:	1b80      	subs	r0, r0, r6
 8006df2:	6060      	str	r0, [r4, #4]
 8006df4:	6863      	ldr	r3, [r4, #4]
 8006df6:	6123      	str	r3, [r4, #16]
 8006df8:	2300      	movs	r3, #0
 8006dfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dfe:	e7a8      	b.n	8006d52 <_printf_i+0x152>
 8006e00:	4632      	mov	r2, r6
 8006e02:	4649      	mov	r1, r9
 8006e04:	4640      	mov	r0, r8
 8006e06:	6923      	ldr	r3, [r4, #16]
 8006e08:	47d0      	blx	sl
 8006e0a:	3001      	adds	r0, #1
 8006e0c:	d0ab      	beq.n	8006d66 <_printf_i+0x166>
 8006e0e:	6823      	ldr	r3, [r4, #0]
 8006e10:	079b      	lsls	r3, r3, #30
 8006e12:	d413      	bmi.n	8006e3c <_printf_i+0x23c>
 8006e14:	68e0      	ldr	r0, [r4, #12]
 8006e16:	9b03      	ldr	r3, [sp, #12]
 8006e18:	4298      	cmp	r0, r3
 8006e1a:	bfb8      	it	lt
 8006e1c:	4618      	movlt	r0, r3
 8006e1e:	e7a4      	b.n	8006d6a <_printf_i+0x16a>
 8006e20:	2301      	movs	r3, #1
 8006e22:	4632      	mov	r2, r6
 8006e24:	4649      	mov	r1, r9
 8006e26:	4640      	mov	r0, r8
 8006e28:	47d0      	blx	sl
 8006e2a:	3001      	adds	r0, #1
 8006e2c:	d09b      	beq.n	8006d66 <_printf_i+0x166>
 8006e2e:	3501      	adds	r5, #1
 8006e30:	68e3      	ldr	r3, [r4, #12]
 8006e32:	9903      	ldr	r1, [sp, #12]
 8006e34:	1a5b      	subs	r3, r3, r1
 8006e36:	42ab      	cmp	r3, r5
 8006e38:	dcf2      	bgt.n	8006e20 <_printf_i+0x220>
 8006e3a:	e7eb      	b.n	8006e14 <_printf_i+0x214>
 8006e3c:	2500      	movs	r5, #0
 8006e3e:	f104 0619 	add.w	r6, r4, #25
 8006e42:	e7f5      	b.n	8006e30 <_printf_i+0x230>
 8006e44:	08007539 	.word	0x08007539
 8006e48:	0800754a 	.word	0x0800754a

08006e4c <_sbrk_r>:
 8006e4c:	b538      	push	{r3, r4, r5, lr}
 8006e4e:	2300      	movs	r3, #0
 8006e50:	4d05      	ldr	r5, [pc, #20]	; (8006e68 <_sbrk_r+0x1c>)
 8006e52:	4604      	mov	r4, r0
 8006e54:	4608      	mov	r0, r1
 8006e56:	602b      	str	r3, [r5, #0]
 8006e58:	f7fa fc82 	bl	8001760 <_sbrk>
 8006e5c:	1c43      	adds	r3, r0, #1
 8006e5e:	d102      	bne.n	8006e66 <_sbrk_r+0x1a>
 8006e60:	682b      	ldr	r3, [r5, #0]
 8006e62:	b103      	cbz	r3, 8006e66 <_sbrk_r+0x1a>
 8006e64:	6023      	str	r3, [r4, #0]
 8006e66:	bd38      	pop	{r3, r4, r5, pc}
 8006e68:	2000027c 	.word	0x2000027c

08006e6c <__sread>:
 8006e6c:	b510      	push	{r4, lr}
 8006e6e:	460c      	mov	r4, r1
 8006e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e74:	f000 fabe 	bl	80073f4 <_read_r>
 8006e78:	2800      	cmp	r0, #0
 8006e7a:	bfab      	itete	ge
 8006e7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006e7e:	89a3      	ldrhlt	r3, [r4, #12]
 8006e80:	181b      	addge	r3, r3, r0
 8006e82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006e86:	bfac      	ite	ge
 8006e88:	6563      	strge	r3, [r4, #84]	; 0x54
 8006e8a:	81a3      	strhlt	r3, [r4, #12]
 8006e8c:	bd10      	pop	{r4, pc}

08006e8e <__swrite>:
 8006e8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e92:	461f      	mov	r7, r3
 8006e94:	898b      	ldrh	r3, [r1, #12]
 8006e96:	4605      	mov	r5, r0
 8006e98:	05db      	lsls	r3, r3, #23
 8006e9a:	460c      	mov	r4, r1
 8006e9c:	4616      	mov	r6, r2
 8006e9e:	d505      	bpl.n	8006eac <__swrite+0x1e>
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ea8:	f000 f9c8 	bl	800723c <_lseek_r>
 8006eac:	89a3      	ldrh	r3, [r4, #12]
 8006eae:	4632      	mov	r2, r6
 8006eb0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006eb4:	81a3      	strh	r3, [r4, #12]
 8006eb6:	4628      	mov	r0, r5
 8006eb8:	463b      	mov	r3, r7
 8006eba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ebe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ec2:	f000 b869 	b.w	8006f98 <_write_r>

08006ec6 <__sseek>:
 8006ec6:	b510      	push	{r4, lr}
 8006ec8:	460c      	mov	r4, r1
 8006eca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ece:	f000 f9b5 	bl	800723c <_lseek_r>
 8006ed2:	1c43      	adds	r3, r0, #1
 8006ed4:	89a3      	ldrh	r3, [r4, #12]
 8006ed6:	bf15      	itete	ne
 8006ed8:	6560      	strne	r0, [r4, #84]	; 0x54
 8006eda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006ede:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006ee2:	81a3      	strheq	r3, [r4, #12]
 8006ee4:	bf18      	it	ne
 8006ee6:	81a3      	strhne	r3, [r4, #12]
 8006ee8:	bd10      	pop	{r4, pc}

08006eea <__sclose>:
 8006eea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eee:	f000 b8d3 	b.w	8007098 <_close_r>
	...

08006ef4 <__swbuf_r>:
 8006ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ef6:	460e      	mov	r6, r1
 8006ef8:	4614      	mov	r4, r2
 8006efa:	4605      	mov	r5, r0
 8006efc:	b118      	cbz	r0, 8006f06 <__swbuf_r+0x12>
 8006efe:	6983      	ldr	r3, [r0, #24]
 8006f00:	b90b      	cbnz	r3, 8006f06 <__swbuf_r+0x12>
 8006f02:	f7ff fbbb 	bl	800667c <__sinit>
 8006f06:	4b21      	ldr	r3, [pc, #132]	; (8006f8c <__swbuf_r+0x98>)
 8006f08:	429c      	cmp	r4, r3
 8006f0a:	d12b      	bne.n	8006f64 <__swbuf_r+0x70>
 8006f0c:	686c      	ldr	r4, [r5, #4]
 8006f0e:	69a3      	ldr	r3, [r4, #24]
 8006f10:	60a3      	str	r3, [r4, #8]
 8006f12:	89a3      	ldrh	r3, [r4, #12]
 8006f14:	071a      	lsls	r2, r3, #28
 8006f16:	d52f      	bpl.n	8006f78 <__swbuf_r+0x84>
 8006f18:	6923      	ldr	r3, [r4, #16]
 8006f1a:	b36b      	cbz	r3, 8006f78 <__swbuf_r+0x84>
 8006f1c:	6923      	ldr	r3, [r4, #16]
 8006f1e:	6820      	ldr	r0, [r4, #0]
 8006f20:	b2f6      	uxtb	r6, r6
 8006f22:	1ac0      	subs	r0, r0, r3
 8006f24:	6963      	ldr	r3, [r4, #20]
 8006f26:	4637      	mov	r7, r6
 8006f28:	4283      	cmp	r3, r0
 8006f2a:	dc04      	bgt.n	8006f36 <__swbuf_r+0x42>
 8006f2c:	4621      	mov	r1, r4
 8006f2e:	4628      	mov	r0, r5
 8006f30:	f000 f948 	bl	80071c4 <_fflush_r>
 8006f34:	bb30      	cbnz	r0, 8006f84 <__swbuf_r+0x90>
 8006f36:	68a3      	ldr	r3, [r4, #8]
 8006f38:	3001      	adds	r0, #1
 8006f3a:	3b01      	subs	r3, #1
 8006f3c:	60a3      	str	r3, [r4, #8]
 8006f3e:	6823      	ldr	r3, [r4, #0]
 8006f40:	1c5a      	adds	r2, r3, #1
 8006f42:	6022      	str	r2, [r4, #0]
 8006f44:	701e      	strb	r6, [r3, #0]
 8006f46:	6963      	ldr	r3, [r4, #20]
 8006f48:	4283      	cmp	r3, r0
 8006f4a:	d004      	beq.n	8006f56 <__swbuf_r+0x62>
 8006f4c:	89a3      	ldrh	r3, [r4, #12]
 8006f4e:	07db      	lsls	r3, r3, #31
 8006f50:	d506      	bpl.n	8006f60 <__swbuf_r+0x6c>
 8006f52:	2e0a      	cmp	r6, #10
 8006f54:	d104      	bne.n	8006f60 <__swbuf_r+0x6c>
 8006f56:	4621      	mov	r1, r4
 8006f58:	4628      	mov	r0, r5
 8006f5a:	f000 f933 	bl	80071c4 <_fflush_r>
 8006f5e:	b988      	cbnz	r0, 8006f84 <__swbuf_r+0x90>
 8006f60:	4638      	mov	r0, r7
 8006f62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f64:	4b0a      	ldr	r3, [pc, #40]	; (8006f90 <__swbuf_r+0x9c>)
 8006f66:	429c      	cmp	r4, r3
 8006f68:	d101      	bne.n	8006f6e <__swbuf_r+0x7a>
 8006f6a:	68ac      	ldr	r4, [r5, #8]
 8006f6c:	e7cf      	b.n	8006f0e <__swbuf_r+0x1a>
 8006f6e:	4b09      	ldr	r3, [pc, #36]	; (8006f94 <__swbuf_r+0xa0>)
 8006f70:	429c      	cmp	r4, r3
 8006f72:	bf08      	it	eq
 8006f74:	68ec      	ldreq	r4, [r5, #12]
 8006f76:	e7ca      	b.n	8006f0e <__swbuf_r+0x1a>
 8006f78:	4621      	mov	r1, r4
 8006f7a:	4628      	mov	r0, r5
 8006f7c:	f000 f81e 	bl	8006fbc <__swsetup_r>
 8006f80:	2800      	cmp	r0, #0
 8006f82:	d0cb      	beq.n	8006f1c <__swbuf_r+0x28>
 8006f84:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006f88:	e7ea      	b.n	8006f60 <__swbuf_r+0x6c>
 8006f8a:	bf00      	nop
 8006f8c:	080074e8 	.word	0x080074e8
 8006f90:	08007508 	.word	0x08007508
 8006f94:	080074c8 	.word	0x080074c8

08006f98 <_write_r>:
 8006f98:	b538      	push	{r3, r4, r5, lr}
 8006f9a:	4604      	mov	r4, r0
 8006f9c:	4608      	mov	r0, r1
 8006f9e:	4611      	mov	r1, r2
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	4d05      	ldr	r5, [pc, #20]	; (8006fb8 <_write_r+0x20>)
 8006fa4:	602a      	str	r2, [r5, #0]
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	f7fa fb8d 	bl	80016c6 <_write>
 8006fac:	1c43      	adds	r3, r0, #1
 8006fae:	d102      	bne.n	8006fb6 <_write_r+0x1e>
 8006fb0:	682b      	ldr	r3, [r5, #0]
 8006fb2:	b103      	cbz	r3, 8006fb6 <_write_r+0x1e>
 8006fb4:	6023      	str	r3, [r4, #0]
 8006fb6:	bd38      	pop	{r3, r4, r5, pc}
 8006fb8:	2000027c 	.word	0x2000027c

08006fbc <__swsetup_r>:
 8006fbc:	4b32      	ldr	r3, [pc, #200]	; (8007088 <__swsetup_r+0xcc>)
 8006fbe:	b570      	push	{r4, r5, r6, lr}
 8006fc0:	681d      	ldr	r5, [r3, #0]
 8006fc2:	4606      	mov	r6, r0
 8006fc4:	460c      	mov	r4, r1
 8006fc6:	b125      	cbz	r5, 8006fd2 <__swsetup_r+0x16>
 8006fc8:	69ab      	ldr	r3, [r5, #24]
 8006fca:	b913      	cbnz	r3, 8006fd2 <__swsetup_r+0x16>
 8006fcc:	4628      	mov	r0, r5
 8006fce:	f7ff fb55 	bl	800667c <__sinit>
 8006fd2:	4b2e      	ldr	r3, [pc, #184]	; (800708c <__swsetup_r+0xd0>)
 8006fd4:	429c      	cmp	r4, r3
 8006fd6:	d10f      	bne.n	8006ff8 <__swsetup_r+0x3c>
 8006fd8:	686c      	ldr	r4, [r5, #4]
 8006fda:	89a3      	ldrh	r3, [r4, #12]
 8006fdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006fe0:	0719      	lsls	r1, r3, #28
 8006fe2:	d42c      	bmi.n	800703e <__swsetup_r+0x82>
 8006fe4:	06dd      	lsls	r5, r3, #27
 8006fe6:	d411      	bmi.n	800700c <__swsetup_r+0x50>
 8006fe8:	2309      	movs	r3, #9
 8006fea:	6033      	str	r3, [r6, #0]
 8006fec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006ff0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ff4:	81a3      	strh	r3, [r4, #12]
 8006ff6:	e03e      	b.n	8007076 <__swsetup_r+0xba>
 8006ff8:	4b25      	ldr	r3, [pc, #148]	; (8007090 <__swsetup_r+0xd4>)
 8006ffa:	429c      	cmp	r4, r3
 8006ffc:	d101      	bne.n	8007002 <__swsetup_r+0x46>
 8006ffe:	68ac      	ldr	r4, [r5, #8]
 8007000:	e7eb      	b.n	8006fda <__swsetup_r+0x1e>
 8007002:	4b24      	ldr	r3, [pc, #144]	; (8007094 <__swsetup_r+0xd8>)
 8007004:	429c      	cmp	r4, r3
 8007006:	bf08      	it	eq
 8007008:	68ec      	ldreq	r4, [r5, #12]
 800700a:	e7e6      	b.n	8006fda <__swsetup_r+0x1e>
 800700c:	0758      	lsls	r0, r3, #29
 800700e:	d512      	bpl.n	8007036 <__swsetup_r+0x7a>
 8007010:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007012:	b141      	cbz	r1, 8007026 <__swsetup_r+0x6a>
 8007014:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007018:	4299      	cmp	r1, r3
 800701a:	d002      	beq.n	8007022 <__swsetup_r+0x66>
 800701c:	4630      	mov	r0, r6
 800701e:	f000 f99d 	bl	800735c <_free_r>
 8007022:	2300      	movs	r3, #0
 8007024:	6363      	str	r3, [r4, #52]	; 0x34
 8007026:	89a3      	ldrh	r3, [r4, #12]
 8007028:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800702c:	81a3      	strh	r3, [r4, #12]
 800702e:	2300      	movs	r3, #0
 8007030:	6063      	str	r3, [r4, #4]
 8007032:	6923      	ldr	r3, [r4, #16]
 8007034:	6023      	str	r3, [r4, #0]
 8007036:	89a3      	ldrh	r3, [r4, #12]
 8007038:	f043 0308 	orr.w	r3, r3, #8
 800703c:	81a3      	strh	r3, [r4, #12]
 800703e:	6923      	ldr	r3, [r4, #16]
 8007040:	b94b      	cbnz	r3, 8007056 <__swsetup_r+0x9a>
 8007042:	89a3      	ldrh	r3, [r4, #12]
 8007044:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007048:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800704c:	d003      	beq.n	8007056 <__swsetup_r+0x9a>
 800704e:	4621      	mov	r1, r4
 8007050:	4630      	mov	r0, r6
 8007052:	f000 f929 	bl	80072a8 <__smakebuf_r>
 8007056:	89a0      	ldrh	r0, [r4, #12]
 8007058:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800705c:	f010 0301 	ands.w	r3, r0, #1
 8007060:	d00a      	beq.n	8007078 <__swsetup_r+0xbc>
 8007062:	2300      	movs	r3, #0
 8007064:	60a3      	str	r3, [r4, #8]
 8007066:	6963      	ldr	r3, [r4, #20]
 8007068:	425b      	negs	r3, r3
 800706a:	61a3      	str	r3, [r4, #24]
 800706c:	6923      	ldr	r3, [r4, #16]
 800706e:	b943      	cbnz	r3, 8007082 <__swsetup_r+0xc6>
 8007070:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007074:	d1ba      	bne.n	8006fec <__swsetup_r+0x30>
 8007076:	bd70      	pop	{r4, r5, r6, pc}
 8007078:	0781      	lsls	r1, r0, #30
 800707a:	bf58      	it	pl
 800707c:	6963      	ldrpl	r3, [r4, #20]
 800707e:	60a3      	str	r3, [r4, #8]
 8007080:	e7f4      	b.n	800706c <__swsetup_r+0xb0>
 8007082:	2000      	movs	r0, #0
 8007084:	e7f7      	b.n	8007076 <__swsetup_r+0xba>
 8007086:	bf00      	nop
 8007088:	2000000c 	.word	0x2000000c
 800708c:	080074e8 	.word	0x080074e8
 8007090:	08007508 	.word	0x08007508
 8007094:	080074c8 	.word	0x080074c8

08007098 <_close_r>:
 8007098:	b538      	push	{r3, r4, r5, lr}
 800709a:	2300      	movs	r3, #0
 800709c:	4d05      	ldr	r5, [pc, #20]	; (80070b4 <_close_r+0x1c>)
 800709e:	4604      	mov	r4, r0
 80070a0:	4608      	mov	r0, r1
 80070a2:	602b      	str	r3, [r5, #0]
 80070a4:	f7fa fb2b 	bl	80016fe <_close>
 80070a8:	1c43      	adds	r3, r0, #1
 80070aa:	d102      	bne.n	80070b2 <_close_r+0x1a>
 80070ac:	682b      	ldr	r3, [r5, #0]
 80070ae:	b103      	cbz	r3, 80070b2 <_close_r+0x1a>
 80070b0:	6023      	str	r3, [r4, #0]
 80070b2:	bd38      	pop	{r3, r4, r5, pc}
 80070b4:	2000027c 	.word	0x2000027c

080070b8 <__sflush_r>:
 80070b8:	898a      	ldrh	r2, [r1, #12]
 80070ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070be:	4605      	mov	r5, r0
 80070c0:	0710      	lsls	r0, r2, #28
 80070c2:	460c      	mov	r4, r1
 80070c4:	d458      	bmi.n	8007178 <__sflush_r+0xc0>
 80070c6:	684b      	ldr	r3, [r1, #4]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	dc05      	bgt.n	80070d8 <__sflush_r+0x20>
 80070cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	dc02      	bgt.n	80070d8 <__sflush_r+0x20>
 80070d2:	2000      	movs	r0, #0
 80070d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80070da:	2e00      	cmp	r6, #0
 80070dc:	d0f9      	beq.n	80070d2 <__sflush_r+0x1a>
 80070de:	2300      	movs	r3, #0
 80070e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80070e4:	682f      	ldr	r7, [r5, #0]
 80070e6:	602b      	str	r3, [r5, #0]
 80070e8:	d032      	beq.n	8007150 <__sflush_r+0x98>
 80070ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80070ec:	89a3      	ldrh	r3, [r4, #12]
 80070ee:	075a      	lsls	r2, r3, #29
 80070f0:	d505      	bpl.n	80070fe <__sflush_r+0x46>
 80070f2:	6863      	ldr	r3, [r4, #4]
 80070f4:	1ac0      	subs	r0, r0, r3
 80070f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80070f8:	b10b      	cbz	r3, 80070fe <__sflush_r+0x46>
 80070fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80070fc:	1ac0      	subs	r0, r0, r3
 80070fe:	2300      	movs	r3, #0
 8007100:	4602      	mov	r2, r0
 8007102:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007104:	4628      	mov	r0, r5
 8007106:	6a21      	ldr	r1, [r4, #32]
 8007108:	47b0      	blx	r6
 800710a:	1c43      	adds	r3, r0, #1
 800710c:	89a3      	ldrh	r3, [r4, #12]
 800710e:	d106      	bne.n	800711e <__sflush_r+0x66>
 8007110:	6829      	ldr	r1, [r5, #0]
 8007112:	291d      	cmp	r1, #29
 8007114:	d82c      	bhi.n	8007170 <__sflush_r+0xb8>
 8007116:	4a2a      	ldr	r2, [pc, #168]	; (80071c0 <__sflush_r+0x108>)
 8007118:	40ca      	lsrs	r2, r1
 800711a:	07d6      	lsls	r6, r2, #31
 800711c:	d528      	bpl.n	8007170 <__sflush_r+0xb8>
 800711e:	2200      	movs	r2, #0
 8007120:	6062      	str	r2, [r4, #4]
 8007122:	6922      	ldr	r2, [r4, #16]
 8007124:	04d9      	lsls	r1, r3, #19
 8007126:	6022      	str	r2, [r4, #0]
 8007128:	d504      	bpl.n	8007134 <__sflush_r+0x7c>
 800712a:	1c42      	adds	r2, r0, #1
 800712c:	d101      	bne.n	8007132 <__sflush_r+0x7a>
 800712e:	682b      	ldr	r3, [r5, #0]
 8007130:	b903      	cbnz	r3, 8007134 <__sflush_r+0x7c>
 8007132:	6560      	str	r0, [r4, #84]	; 0x54
 8007134:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007136:	602f      	str	r7, [r5, #0]
 8007138:	2900      	cmp	r1, #0
 800713a:	d0ca      	beq.n	80070d2 <__sflush_r+0x1a>
 800713c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007140:	4299      	cmp	r1, r3
 8007142:	d002      	beq.n	800714a <__sflush_r+0x92>
 8007144:	4628      	mov	r0, r5
 8007146:	f000 f909 	bl	800735c <_free_r>
 800714a:	2000      	movs	r0, #0
 800714c:	6360      	str	r0, [r4, #52]	; 0x34
 800714e:	e7c1      	b.n	80070d4 <__sflush_r+0x1c>
 8007150:	6a21      	ldr	r1, [r4, #32]
 8007152:	2301      	movs	r3, #1
 8007154:	4628      	mov	r0, r5
 8007156:	47b0      	blx	r6
 8007158:	1c41      	adds	r1, r0, #1
 800715a:	d1c7      	bne.n	80070ec <__sflush_r+0x34>
 800715c:	682b      	ldr	r3, [r5, #0]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d0c4      	beq.n	80070ec <__sflush_r+0x34>
 8007162:	2b1d      	cmp	r3, #29
 8007164:	d001      	beq.n	800716a <__sflush_r+0xb2>
 8007166:	2b16      	cmp	r3, #22
 8007168:	d101      	bne.n	800716e <__sflush_r+0xb6>
 800716a:	602f      	str	r7, [r5, #0]
 800716c:	e7b1      	b.n	80070d2 <__sflush_r+0x1a>
 800716e:	89a3      	ldrh	r3, [r4, #12]
 8007170:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007174:	81a3      	strh	r3, [r4, #12]
 8007176:	e7ad      	b.n	80070d4 <__sflush_r+0x1c>
 8007178:	690f      	ldr	r7, [r1, #16]
 800717a:	2f00      	cmp	r7, #0
 800717c:	d0a9      	beq.n	80070d2 <__sflush_r+0x1a>
 800717e:	0793      	lsls	r3, r2, #30
 8007180:	bf18      	it	ne
 8007182:	2300      	movne	r3, #0
 8007184:	680e      	ldr	r6, [r1, #0]
 8007186:	bf08      	it	eq
 8007188:	694b      	ldreq	r3, [r1, #20]
 800718a:	eba6 0807 	sub.w	r8, r6, r7
 800718e:	600f      	str	r7, [r1, #0]
 8007190:	608b      	str	r3, [r1, #8]
 8007192:	f1b8 0f00 	cmp.w	r8, #0
 8007196:	dd9c      	ble.n	80070d2 <__sflush_r+0x1a>
 8007198:	4643      	mov	r3, r8
 800719a:	463a      	mov	r2, r7
 800719c:	4628      	mov	r0, r5
 800719e:	6a21      	ldr	r1, [r4, #32]
 80071a0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80071a2:	47b0      	blx	r6
 80071a4:	2800      	cmp	r0, #0
 80071a6:	dc06      	bgt.n	80071b6 <__sflush_r+0xfe>
 80071a8:	89a3      	ldrh	r3, [r4, #12]
 80071aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071b2:	81a3      	strh	r3, [r4, #12]
 80071b4:	e78e      	b.n	80070d4 <__sflush_r+0x1c>
 80071b6:	4407      	add	r7, r0
 80071b8:	eba8 0800 	sub.w	r8, r8, r0
 80071bc:	e7e9      	b.n	8007192 <__sflush_r+0xda>
 80071be:	bf00      	nop
 80071c0:	20400001 	.word	0x20400001

080071c4 <_fflush_r>:
 80071c4:	b538      	push	{r3, r4, r5, lr}
 80071c6:	690b      	ldr	r3, [r1, #16]
 80071c8:	4605      	mov	r5, r0
 80071ca:	460c      	mov	r4, r1
 80071cc:	b913      	cbnz	r3, 80071d4 <_fflush_r+0x10>
 80071ce:	2500      	movs	r5, #0
 80071d0:	4628      	mov	r0, r5
 80071d2:	bd38      	pop	{r3, r4, r5, pc}
 80071d4:	b118      	cbz	r0, 80071de <_fflush_r+0x1a>
 80071d6:	6983      	ldr	r3, [r0, #24]
 80071d8:	b90b      	cbnz	r3, 80071de <_fflush_r+0x1a>
 80071da:	f7ff fa4f 	bl	800667c <__sinit>
 80071de:	4b14      	ldr	r3, [pc, #80]	; (8007230 <_fflush_r+0x6c>)
 80071e0:	429c      	cmp	r4, r3
 80071e2:	d11b      	bne.n	800721c <_fflush_r+0x58>
 80071e4:	686c      	ldr	r4, [r5, #4]
 80071e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d0ef      	beq.n	80071ce <_fflush_r+0xa>
 80071ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80071f0:	07d0      	lsls	r0, r2, #31
 80071f2:	d404      	bmi.n	80071fe <_fflush_r+0x3a>
 80071f4:	0599      	lsls	r1, r3, #22
 80071f6:	d402      	bmi.n	80071fe <_fflush_r+0x3a>
 80071f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80071fa:	f7ff fadd 	bl	80067b8 <__retarget_lock_acquire_recursive>
 80071fe:	4628      	mov	r0, r5
 8007200:	4621      	mov	r1, r4
 8007202:	f7ff ff59 	bl	80070b8 <__sflush_r>
 8007206:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007208:	4605      	mov	r5, r0
 800720a:	07da      	lsls	r2, r3, #31
 800720c:	d4e0      	bmi.n	80071d0 <_fflush_r+0xc>
 800720e:	89a3      	ldrh	r3, [r4, #12]
 8007210:	059b      	lsls	r3, r3, #22
 8007212:	d4dd      	bmi.n	80071d0 <_fflush_r+0xc>
 8007214:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007216:	f7ff fad0 	bl	80067ba <__retarget_lock_release_recursive>
 800721a:	e7d9      	b.n	80071d0 <_fflush_r+0xc>
 800721c:	4b05      	ldr	r3, [pc, #20]	; (8007234 <_fflush_r+0x70>)
 800721e:	429c      	cmp	r4, r3
 8007220:	d101      	bne.n	8007226 <_fflush_r+0x62>
 8007222:	68ac      	ldr	r4, [r5, #8]
 8007224:	e7df      	b.n	80071e6 <_fflush_r+0x22>
 8007226:	4b04      	ldr	r3, [pc, #16]	; (8007238 <_fflush_r+0x74>)
 8007228:	429c      	cmp	r4, r3
 800722a:	bf08      	it	eq
 800722c:	68ec      	ldreq	r4, [r5, #12]
 800722e:	e7da      	b.n	80071e6 <_fflush_r+0x22>
 8007230:	080074e8 	.word	0x080074e8
 8007234:	08007508 	.word	0x08007508
 8007238:	080074c8 	.word	0x080074c8

0800723c <_lseek_r>:
 800723c:	b538      	push	{r3, r4, r5, lr}
 800723e:	4604      	mov	r4, r0
 8007240:	4608      	mov	r0, r1
 8007242:	4611      	mov	r1, r2
 8007244:	2200      	movs	r2, #0
 8007246:	4d05      	ldr	r5, [pc, #20]	; (800725c <_lseek_r+0x20>)
 8007248:	602a      	str	r2, [r5, #0]
 800724a:	461a      	mov	r2, r3
 800724c:	f7fa fa7b 	bl	8001746 <_lseek>
 8007250:	1c43      	adds	r3, r0, #1
 8007252:	d102      	bne.n	800725a <_lseek_r+0x1e>
 8007254:	682b      	ldr	r3, [r5, #0]
 8007256:	b103      	cbz	r3, 800725a <_lseek_r+0x1e>
 8007258:	6023      	str	r3, [r4, #0]
 800725a:	bd38      	pop	{r3, r4, r5, pc}
 800725c:	2000027c 	.word	0x2000027c

08007260 <__swhatbuf_r>:
 8007260:	b570      	push	{r4, r5, r6, lr}
 8007262:	460e      	mov	r6, r1
 8007264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007268:	4614      	mov	r4, r2
 800726a:	2900      	cmp	r1, #0
 800726c:	461d      	mov	r5, r3
 800726e:	b096      	sub	sp, #88	; 0x58
 8007270:	da07      	bge.n	8007282 <__swhatbuf_r+0x22>
 8007272:	2300      	movs	r3, #0
 8007274:	602b      	str	r3, [r5, #0]
 8007276:	89b3      	ldrh	r3, [r6, #12]
 8007278:	061a      	lsls	r2, r3, #24
 800727a:	d410      	bmi.n	800729e <__swhatbuf_r+0x3e>
 800727c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007280:	e00e      	b.n	80072a0 <__swhatbuf_r+0x40>
 8007282:	466a      	mov	r2, sp
 8007284:	f000 f8c8 	bl	8007418 <_fstat_r>
 8007288:	2800      	cmp	r0, #0
 800728a:	dbf2      	blt.n	8007272 <__swhatbuf_r+0x12>
 800728c:	9a01      	ldr	r2, [sp, #4]
 800728e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007292:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007296:	425a      	negs	r2, r3
 8007298:	415a      	adcs	r2, r3
 800729a:	602a      	str	r2, [r5, #0]
 800729c:	e7ee      	b.n	800727c <__swhatbuf_r+0x1c>
 800729e:	2340      	movs	r3, #64	; 0x40
 80072a0:	2000      	movs	r0, #0
 80072a2:	6023      	str	r3, [r4, #0]
 80072a4:	b016      	add	sp, #88	; 0x58
 80072a6:	bd70      	pop	{r4, r5, r6, pc}

080072a8 <__smakebuf_r>:
 80072a8:	898b      	ldrh	r3, [r1, #12]
 80072aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80072ac:	079d      	lsls	r5, r3, #30
 80072ae:	4606      	mov	r6, r0
 80072b0:	460c      	mov	r4, r1
 80072b2:	d507      	bpl.n	80072c4 <__smakebuf_r+0x1c>
 80072b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80072b8:	6023      	str	r3, [r4, #0]
 80072ba:	6123      	str	r3, [r4, #16]
 80072bc:	2301      	movs	r3, #1
 80072be:	6163      	str	r3, [r4, #20]
 80072c0:	b002      	add	sp, #8
 80072c2:	bd70      	pop	{r4, r5, r6, pc}
 80072c4:	466a      	mov	r2, sp
 80072c6:	ab01      	add	r3, sp, #4
 80072c8:	f7ff ffca 	bl	8007260 <__swhatbuf_r>
 80072cc:	9900      	ldr	r1, [sp, #0]
 80072ce:	4605      	mov	r5, r0
 80072d0:	4630      	mov	r0, r6
 80072d2:	f7ff fa73 	bl	80067bc <_malloc_r>
 80072d6:	b948      	cbnz	r0, 80072ec <__smakebuf_r+0x44>
 80072d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072dc:	059a      	lsls	r2, r3, #22
 80072de:	d4ef      	bmi.n	80072c0 <__smakebuf_r+0x18>
 80072e0:	f023 0303 	bic.w	r3, r3, #3
 80072e4:	f043 0302 	orr.w	r3, r3, #2
 80072e8:	81a3      	strh	r3, [r4, #12]
 80072ea:	e7e3      	b.n	80072b4 <__smakebuf_r+0xc>
 80072ec:	4b0d      	ldr	r3, [pc, #52]	; (8007324 <__smakebuf_r+0x7c>)
 80072ee:	62b3      	str	r3, [r6, #40]	; 0x28
 80072f0:	89a3      	ldrh	r3, [r4, #12]
 80072f2:	6020      	str	r0, [r4, #0]
 80072f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072f8:	81a3      	strh	r3, [r4, #12]
 80072fa:	9b00      	ldr	r3, [sp, #0]
 80072fc:	6120      	str	r0, [r4, #16]
 80072fe:	6163      	str	r3, [r4, #20]
 8007300:	9b01      	ldr	r3, [sp, #4]
 8007302:	b15b      	cbz	r3, 800731c <__smakebuf_r+0x74>
 8007304:	4630      	mov	r0, r6
 8007306:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800730a:	f000 f897 	bl	800743c <_isatty_r>
 800730e:	b128      	cbz	r0, 800731c <__smakebuf_r+0x74>
 8007310:	89a3      	ldrh	r3, [r4, #12]
 8007312:	f023 0303 	bic.w	r3, r3, #3
 8007316:	f043 0301 	orr.w	r3, r3, #1
 800731a:	81a3      	strh	r3, [r4, #12]
 800731c:	89a0      	ldrh	r0, [r4, #12]
 800731e:	4305      	orrs	r5, r0
 8007320:	81a5      	strh	r5, [r4, #12]
 8007322:	e7cd      	b.n	80072c0 <__smakebuf_r+0x18>
 8007324:	08006615 	.word	0x08006615

08007328 <memchr>:
 8007328:	4603      	mov	r3, r0
 800732a:	b510      	push	{r4, lr}
 800732c:	b2c9      	uxtb	r1, r1
 800732e:	4402      	add	r2, r0
 8007330:	4293      	cmp	r3, r2
 8007332:	4618      	mov	r0, r3
 8007334:	d101      	bne.n	800733a <memchr+0x12>
 8007336:	2000      	movs	r0, #0
 8007338:	e003      	b.n	8007342 <memchr+0x1a>
 800733a:	7804      	ldrb	r4, [r0, #0]
 800733c:	3301      	adds	r3, #1
 800733e:	428c      	cmp	r4, r1
 8007340:	d1f6      	bne.n	8007330 <memchr+0x8>
 8007342:	bd10      	pop	{r4, pc}

08007344 <__malloc_lock>:
 8007344:	4801      	ldr	r0, [pc, #4]	; (800734c <__malloc_lock+0x8>)
 8007346:	f7ff ba37 	b.w	80067b8 <__retarget_lock_acquire_recursive>
 800734a:	bf00      	nop
 800734c:	20000274 	.word	0x20000274

08007350 <__malloc_unlock>:
 8007350:	4801      	ldr	r0, [pc, #4]	; (8007358 <__malloc_unlock+0x8>)
 8007352:	f7ff ba32 	b.w	80067ba <__retarget_lock_release_recursive>
 8007356:	bf00      	nop
 8007358:	20000274 	.word	0x20000274

0800735c <_free_r>:
 800735c:	b538      	push	{r3, r4, r5, lr}
 800735e:	4605      	mov	r5, r0
 8007360:	2900      	cmp	r1, #0
 8007362:	d043      	beq.n	80073ec <_free_r+0x90>
 8007364:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007368:	1f0c      	subs	r4, r1, #4
 800736a:	2b00      	cmp	r3, #0
 800736c:	bfb8      	it	lt
 800736e:	18e4      	addlt	r4, r4, r3
 8007370:	f7ff ffe8 	bl	8007344 <__malloc_lock>
 8007374:	4a1e      	ldr	r2, [pc, #120]	; (80073f0 <_free_r+0x94>)
 8007376:	6813      	ldr	r3, [r2, #0]
 8007378:	4610      	mov	r0, r2
 800737a:	b933      	cbnz	r3, 800738a <_free_r+0x2e>
 800737c:	6063      	str	r3, [r4, #4]
 800737e:	6014      	str	r4, [r2, #0]
 8007380:	4628      	mov	r0, r5
 8007382:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007386:	f7ff bfe3 	b.w	8007350 <__malloc_unlock>
 800738a:	42a3      	cmp	r3, r4
 800738c:	d90a      	bls.n	80073a4 <_free_r+0x48>
 800738e:	6821      	ldr	r1, [r4, #0]
 8007390:	1862      	adds	r2, r4, r1
 8007392:	4293      	cmp	r3, r2
 8007394:	bf01      	itttt	eq
 8007396:	681a      	ldreq	r2, [r3, #0]
 8007398:	685b      	ldreq	r3, [r3, #4]
 800739a:	1852      	addeq	r2, r2, r1
 800739c:	6022      	streq	r2, [r4, #0]
 800739e:	6063      	str	r3, [r4, #4]
 80073a0:	6004      	str	r4, [r0, #0]
 80073a2:	e7ed      	b.n	8007380 <_free_r+0x24>
 80073a4:	461a      	mov	r2, r3
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	b10b      	cbz	r3, 80073ae <_free_r+0x52>
 80073aa:	42a3      	cmp	r3, r4
 80073ac:	d9fa      	bls.n	80073a4 <_free_r+0x48>
 80073ae:	6811      	ldr	r1, [r2, #0]
 80073b0:	1850      	adds	r0, r2, r1
 80073b2:	42a0      	cmp	r0, r4
 80073b4:	d10b      	bne.n	80073ce <_free_r+0x72>
 80073b6:	6820      	ldr	r0, [r4, #0]
 80073b8:	4401      	add	r1, r0
 80073ba:	1850      	adds	r0, r2, r1
 80073bc:	4283      	cmp	r3, r0
 80073be:	6011      	str	r1, [r2, #0]
 80073c0:	d1de      	bne.n	8007380 <_free_r+0x24>
 80073c2:	6818      	ldr	r0, [r3, #0]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	4401      	add	r1, r0
 80073c8:	6011      	str	r1, [r2, #0]
 80073ca:	6053      	str	r3, [r2, #4]
 80073cc:	e7d8      	b.n	8007380 <_free_r+0x24>
 80073ce:	d902      	bls.n	80073d6 <_free_r+0x7a>
 80073d0:	230c      	movs	r3, #12
 80073d2:	602b      	str	r3, [r5, #0]
 80073d4:	e7d4      	b.n	8007380 <_free_r+0x24>
 80073d6:	6820      	ldr	r0, [r4, #0]
 80073d8:	1821      	adds	r1, r4, r0
 80073da:	428b      	cmp	r3, r1
 80073dc:	bf01      	itttt	eq
 80073de:	6819      	ldreq	r1, [r3, #0]
 80073e0:	685b      	ldreq	r3, [r3, #4]
 80073e2:	1809      	addeq	r1, r1, r0
 80073e4:	6021      	streq	r1, [r4, #0]
 80073e6:	6063      	str	r3, [r4, #4]
 80073e8:	6054      	str	r4, [r2, #4]
 80073ea:	e7c9      	b.n	8007380 <_free_r+0x24>
 80073ec:	bd38      	pop	{r3, r4, r5, pc}
 80073ee:	bf00      	nop
 80073f0:	200000b0 	.word	0x200000b0

080073f4 <_read_r>:
 80073f4:	b538      	push	{r3, r4, r5, lr}
 80073f6:	4604      	mov	r4, r0
 80073f8:	4608      	mov	r0, r1
 80073fa:	4611      	mov	r1, r2
 80073fc:	2200      	movs	r2, #0
 80073fe:	4d05      	ldr	r5, [pc, #20]	; (8007414 <_read_r+0x20>)
 8007400:	602a      	str	r2, [r5, #0]
 8007402:	461a      	mov	r2, r3
 8007404:	f7fa f942 	bl	800168c <_read>
 8007408:	1c43      	adds	r3, r0, #1
 800740a:	d102      	bne.n	8007412 <_read_r+0x1e>
 800740c:	682b      	ldr	r3, [r5, #0]
 800740e:	b103      	cbz	r3, 8007412 <_read_r+0x1e>
 8007410:	6023      	str	r3, [r4, #0]
 8007412:	bd38      	pop	{r3, r4, r5, pc}
 8007414:	2000027c 	.word	0x2000027c

08007418 <_fstat_r>:
 8007418:	b538      	push	{r3, r4, r5, lr}
 800741a:	2300      	movs	r3, #0
 800741c:	4d06      	ldr	r5, [pc, #24]	; (8007438 <_fstat_r+0x20>)
 800741e:	4604      	mov	r4, r0
 8007420:	4608      	mov	r0, r1
 8007422:	4611      	mov	r1, r2
 8007424:	602b      	str	r3, [r5, #0]
 8007426:	f7fa f975 	bl	8001714 <_fstat>
 800742a:	1c43      	adds	r3, r0, #1
 800742c:	d102      	bne.n	8007434 <_fstat_r+0x1c>
 800742e:	682b      	ldr	r3, [r5, #0]
 8007430:	b103      	cbz	r3, 8007434 <_fstat_r+0x1c>
 8007432:	6023      	str	r3, [r4, #0]
 8007434:	bd38      	pop	{r3, r4, r5, pc}
 8007436:	bf00      	nop
 8007438:	2000027c 	.word	0x2000027c

0800743c <_isatty_r>:
 800743c:	b538      	push	{r3, r4, r5, lr}
 800743e:	2300      	movs	r3, #0
 8007440:	4d05      	ldr	r5, [pc, #20]	; (8007458 <_isatty_r+0x1c>)
 8007442:	4604      	mov	r4, r0
 8007444:	4608      	mov	r0, r1
 8007446:	602b      	str	r3, [r5, #0]
 8007448:	f7fa f973 	bl	8001732 <_isatty>
 800744c:	1c43      	adds	r3, r0, #1
 800744e:	d102      	bne.n	8007456 <_isatty_r+0x1a>
 8007450:	682b      	ldr	r3, [r5, #0]
 8007452:	b103      	cbz	r3, 8007456 <_isatty_r+0x1a>
 8007454:	6023      	str	r3, [r4, #0]
 8007456:	bd38      	pop	{r3, r4, r5, pc}
 8007458:	2000027c 	.word	0x2000027c

0800745c <_init>:
 800745c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800745e:	bf00      	nop
 8007460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007462:	bc08      	pop	{r3}
 8007464:	469e      	mov	lr, r3
 8007466:	4770      	bx	lr

08007468 <_fini>:
 8007468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800746a:	bf00      	nop
 800746c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800746e:	bc08      	pop	{r3}
 8007470:	469e      	mov	lr, r3
 8007472:	4770      	bx	lr
