 
****************************************
check_design summary:
Version:     L-2016.03-SP5-5
Date:        Sat Nov 14 04:42:59 2020
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    180
    Multiply driven inputs (LINT-6)                                 1
    Unconnected ports (LINT-28)                                   179

Cells                                                             347
    Cells do not drive (LINT-1)                                    33
    Connected to power or ground (LINT-32)                        306
    Nets connected to multiple pins on same cell (LINT-33)          8
--------------------------------------------------------------------------------

Warning: In design 'khu_sensor_pad', cell 'pad2' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad4' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad6' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad8' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad9' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad10' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad11' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad13' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad14' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad16' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad17' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad19' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad21' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad22' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad23' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad24' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad25' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad26' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad28' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad30' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad31' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad32' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad33' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad35' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad36' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad38' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad39' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad41' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad42' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad43' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', cell 'pad44' does not drive any nets. (LINT-1)
Warning: In design 'async_rstn_synchronizer', cell 'I_0' does not drive any nets. (LINT-1)
Warning: In design 'async_rst_synchronizer', cell 'I_0' does not drive any nets. (LINT-1)
Warning: In design 'khu_sensor_pad', input port 'i_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'uart_controller', port 'i_UART_DATA_TX[52]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_controller', port 'i_UART_DATA_TX[23]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_controller', port 'i_UART_DATA_TX[22]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_controller', port 'i_UART_DATA_TX[21]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_controller', port 'i_UART_DATA_TX[20]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_controller', port 'i_UART_DATA_TX[6]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_controller', port 'i_UART_DATA_TX[2]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_controller', port 'i_CORE_BUSY' is not connected to any nets. (LINT-28)
Warning: In design 'sensor_core', port 'o_UART_DATA_TX[52]' is not connected to any nets. (LINT-28)
Warning: In design 'sensor_core', port 'o_UART_DATA_TX[23]' is not connected to any nets. (LINT-28)
Warning: In design 'sensor_core', port 'o_UART_DATA_TX[22]' is not connected to any nets. (LINT-28)
Warning: In design 'sensor_core', port 'o_UART_DATA_TX[21]' is not connected to any nets. (LINT-28)
Warning: In design 'sensor_core', port 'o_UART_DATA_TX[20]' is not connected to any nets. (LINT-28)
Warning: In design 'sensor_core', port 'o_UART_DATA_TX[6]' is not connected to any nets. (LINT-28)
Warning: In design 'sensor_core', port 'o_UART_DATA_TX[2]' is not connected to any nets. (LINT-28)
Warning: In design 'sensor_core', port 'o_MPR121_DATA_IN[5]' is not connected to any nets. (LINT-28)
Warning: In design 'sensor_core', port 'o_MPR121_ERROR' is not connected to any nets. (LINT-28)
Warning: In design 'mpr121_controller', port 'i_MPR121_DATA_IN[5]' is not connected to any nets. (LINT-28)
Warning: In design 'i2c_master', port 'cmd_ready' is not connected to any nets. (LINT-28)
Warning: In design 'i2c_master', port 'data_out_last' is not connected to any nets. (LINT-28)
Warning: In design 'i2c_master', port 'busy' is not connected to any nets. (LINT-28)
Warning: In design 'i2c_master', port 'bus_control' is not connected to any nets. (LINT-28)
Warning: In design 'i2c_master', port 'bus_active' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f', port 'i_A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f', port 'i_A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f', port 'i_A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f', port 'i_A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f', port 'i_A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f', port 'i_A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f', port 'i_A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f', port 'i_A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i', port 'o_Z[7]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i', port 'o_Z[6]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i', port 'o_Z[5]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i', port 'o_Z[4]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i', port 'o_Z[3]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i', port 'o_Z[2]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i', port 'o_Z[1]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i', port 'o_Z[0]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_inc_0', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_inc_0', port 'SUM[23]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[31]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[30]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[29]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[28]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[27]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[26]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[25]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[24]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[22]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[21]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[20]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[19]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[18]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[17]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[16]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[14]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'DIFF[7]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'DIFF[6]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'DIFF[5]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'DIFF[4]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'DIFF[3]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'DIFF[2]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'DIFF[1]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'DIFF[0]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_i2f_DW01_sub_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_5', port 'i_A[31]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_5', port 'i_A[30]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_5', port 'i_A[21]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_5', port 'i_A[18]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_5', port 'i_A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_4', port 'i_A[30]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_4', port 'i_A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_4', port 'i_A[18]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_4', port 'i_A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_4', port 'i_A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_4', port 'i_A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_2', port 'i_A[30]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_2', port 'i_A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_2', port 'i_A[16]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_2', port 'i_A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_2', port 'i_A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_1', port 'i_A[30]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_0', port 'i_A[31]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_0', port 'i_A[30]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_0', port 'i_A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_0', port 'i_A[20]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_0', port 'i_A[19]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_0', port 'i_A[18]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_0', port 'i_A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_0', port 'i_A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_0', port 'i_A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_0', port 'i_A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_0', port 'i_A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'float_multiplier_0', port 'i_A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[31]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[30]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[29]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[28]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[27]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[26]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[25]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[24]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[22]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[21]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[20]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[19]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[18]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[17]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[16]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[14]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'DIFF[7]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'DIFF[6]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'DIFF[5]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'DIFF[4]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'DIFF[3]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'DIFF[2]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'DIFF[1]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'DIFF[0]' is not connected to any nets. (LINT-28)
Warning: In design 'converter_f2i_DW01_sub_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'spi_master_DW01_inc_0', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'float_adder_1_DW_cmp_6', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'float_adder_1_DW_cmp_6', port 'GE_LT' is not connected to any nets. (LINT-28)
Warning: In design 'float_adder_1_DW_cmp_6', port 'GE_GT_EQ' is not connected to any nets. (LINT-28)
Warning: In design 'float_adder_1_DW_cmp_6', port 'EQ_NE' is not connected to any nets. (LINT-28)
Warning: In design 'float_adder_0_DW_cmp_6', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'float_adder_0_DW_cmp_6', port 'GE_LT' is not connected to any nets. (LINT-28)
Warning: In design 'float_adder_0_DW_cmp_6', port 'GE_GT_EQ' is not connected to any nets. (LINT-28)
Warning: In design 'float_adder_0_DW_cmp_6', port 'EQ_NE' is not connected to any nets. (LINT-28)
Warning: In design 'float_adder_3_DW_cmp_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'float_adder_3_DW_cmp_0', port 'GE_LT' is not connected to any nets. (LINT-28)
Warning: In design 'float_adder_3_DW_cmp_0', port 'GE_GT_EQ' is not connected to any nets. (LINT-28)
Warning: In design 'float_adder_3_DW_cmp_0', port 'EQ_NE' is not connected to any nets. (LINT-28)
Warning: In design 'float_adder_2_DW_cmp_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'float_adder_2_DW_cmp_0', port 'GE_LT' is not connected to any nets. (LINT-28)
Warning: In design 'float_adder_2_DW_cmp_0', port 'GE_GT_EQ' is not connected to any nets. (LINT-28)
Warning: In design 'float_adder_2_DW_cmp_0', port 'EQ_NE' is not connected to any nets. (LINT-28)
Warning: In design 'khu_sensor_top', a pin on submodule 'uart_controller' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_UART_DATA_TX[52]' is connected to logic 0. 
Warning: In design 'khu_sensor_top', a pin on submodule 'uart_controller' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_UART_DATA_TX[23]' is connected to logic 0. 
Warning: In design 'khu_sensor_top', a pin on submodule 'uart_controller' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_UART_DATA_TX[22]' is connected to logic 0. 
Warning: In design 'khu_sensor_top', a pin on submodule 'uart_controller' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_UART_DATA_TX[21]' is connected to logic 0. 
Warning: In design 'khu_sensor_top', a pin on submodule 'uart_controller' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_UART_DATA_TX[20]' is connected to logic 0. 
Warning: In design 'khu_sensor_top', a pin on submodule 'uart_controller' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_UART_DATA_TX[6]' is connected to logic 0. 
Warning: In design 'khu_sensor_top', a pin on submodule 'uart_controller' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_UART_DATA_TX[2]' is connected to logic 0. 
Warning: In design 'khu_sensor_top', a pin on submodule 'uart_controller' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_CORE_BUSY' is connected to logic 0. 
Warning: In design 'khu_sensor_top', a pin on submodule 'mpr121_controller' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_MPR121_DATA_IN[5]' is connected to logic 0. 
Warning: In design 'uart_controller', a pin on submodule 'clk_gate_r_uart_data_tx_shift_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'uart_controller', a pin on submodule 'clk_gate_r_uart_data_tx_valid_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'uart_controller', a pin on submodule 'clk_gate_o_UART_DATA_RX_reg_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'uart_controller', a pin on submodule 'clk_gate_o_UART_DATA_RX_reg_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_o_UART_DATA_TX_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_r_ads_ch2_data_out_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_r_uart_clk_counter_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_r_ads_second_param_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_r_mpr_touch_status_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_r_mpr_read_reg_done_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_r_ads_read_reg_done_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_r_mpr_touch_status_0_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_r_mpr_reg_addr_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_r_mpr_first_param_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_r_ads_reg_addr_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_o_MPR121_REG_ADDR_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_o_ADS1292_REG_ADDR_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_o_ADS1292_DATA_IN_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_r_mpr_second_param_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_o_MPR121_DATA_IN_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_r_mpr_touch_status_1_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_r_mpr_lstate_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_r_ads_run_set_done_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_r_mpr_chip_set_done_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_o_ADS1292_FILTERED_DATA_ACK_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'sensor_core', a pin on submodule 'clk_gate_r_ads_clk_counter_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'mpr121_controller', a pin on submodule 'clk_gate_r_i2c_reg_data_in_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'mpr121_controller', a pin on submodule 'clk_gate_o_MPR121_INIT_SET_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'mpr121_controller', a pin on submodule 'clk_gate_r_i2c_data_in_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'mpr121_controller', a pin on submodule 'clk_gate_o_MPR121_DATA_OUT_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'mpr121_controller', a pin on submodule 'clk_gate_r_i2c_write_multiple_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ads1292_filter', a pin on submodule 'converter_i2f' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[7]' is connected to logic 0. 
Warning: In design 'ads1292_filter', a pin on submodule 'converter_i2f' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[6]' is connected to logic 0. 
Warning: In design 'ads1292_filter', a pin on submodule 'converter_i2f' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[5]' is connected to logic 0. 
Warning: In design 'ads1292_filter', a pin on submodule 'converter_i2f' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[4]' is connected to logic 0. 
Warning: In design 'ads1292_filter', a pin on submodule 'converter_i2f' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[3]' is connected to logic 0. 
Warning: In design 'ads1292_filter', a pin on submodule 'converter_i2f' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[2]' is connected to logic 0. 
Warning: In design 'ads1292_filter', a pin on submodule 'converter_i2f' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[1]' is connected to logic 0. 
Warning: In design 'ads1292_filter', a pin on submodule 'converter_i2f' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[0]' is connected to logic 0. 
Warning: In design 'ads1292_filter', a pin on submodule 'clk_gate_r_iir_notch_x_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ads1292_filter', a pin on submodule 'clk_gate_r_iir_lpf_x_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ads1292_filter', a pin on submodule 'clk_gate_r_iir_hpf_x_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ads1292_filter', a pin on submodule 'clk_gate_r_converter_f2i_a_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ads1292_filter', a pin on submodule 'clk_gate_r_converter_i2f_a_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ads1292_filter', a pin on submodule 'clk_gate_o_ADS1292_FILTERED_DATA_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ads1292_filter', a pin on submodule 'clk_gate_r_counter_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ads1292_filter', a pin on submodule 'clk_gate_r_converter_f2i_a_stb_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ads1292_controller', a pin on submodule 'clk_gate_r_clk_counter_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ads1292_controller', a pin on submodule 'clk_gate_r_ads_data_out_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ads1292_controller', a pin on submodule 'clk_gate_o_ADS1292_DATA_OUT_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ads1292_controller', a pin on submodule 'clk_gate_r_ads_reg_addr_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ads1292_controller', a pin on submodule 'clk_gate_r_spi_data_in_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ads1292_controller', a pin on submodule 'clk_gate_r_ads_command_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ads1292_controller', a pin on submodule 'clk_gate_o_ADS1292_REG_DATA_OUT_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'ads1292_controller', a pin on submodule 'clk_gate_o_ADS1292_BUSY_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'clk_gate_r_Tx_Data_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'clk_gate_o_Tx_Serial_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'uart_rx', a pin on submodule 'clk_gate_r_Bit_Index_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'i2c_master', a pin on submodule 'clk_gate_last_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'i2c_master', a pin on submodule 'clk_gate_data_out_reg_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'i2c_master', a pin on submodule 'clk_gate_phy_rx_data_reg_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[31]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[30]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[29]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[28]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[27]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[26]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[25]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[24]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[23]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[22]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[21]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[20]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[19]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[18]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[17]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[16]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[15]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[14]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[12]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[11]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[7]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[6]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[5]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[4]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[3]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[2]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[1]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[0]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'sub_x_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'clk_gate_z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'clk_gate_o_Z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'clk_gate_z_e_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'clk_gate_value_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'converter_i2f', a pin on submodule 'clk_gate_a_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_lpf', a pin on submodule 'mult_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[31]' is connected to logic 0. 
Warning: In design 'iir_lpf', a pin on submodule 'mult_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[30]' is connected to logic 0. 
Warning: In design 'iir_lpf', a pin on submodule 'mult_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[21]' is connected to logic 0. 
Warning: In design 'iir_lpf', a pin on submodule 'mult_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[18]' is connected to logic 0. 
Warning: In design 'iir_lpf', a pin on submodule 'mult_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[13]' is connected to logic 0. 
Warning: In design 'iir_lpf', a pin on submodule 'mult_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[30]' is connected to logic 0. 
Warning: In design 'iir_lpf', a pin on submodule 'mult_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[23]' is connected to logic 0. 
Warning: In design 'iir_lpf', a pin on submodule 'mult_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[18]' is connected to logic 0. 
Warning: In design 'iir_lpf', a pin on submodule 'mult_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[15]' is connected to logic 0. 
Warning: In design 'iir_lpf', a pin on submodule 'mult_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[12]' is connected to logic 0. 
Warning: In design 'iir_lpf', a pin on submodule 'mult_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[9]' is connected to logic 0. 
Warning: In design 'iir_lpf', a pin on submodule 'clk_gate_r_mult_2_A_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_lpf', a pin on submodule 'clk_gate_r_x_data_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_lpf', a pin on submodule 'clk_gate_r_y_data_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_lpf', a pin on submodule 'clk_gate_r_add_B_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_lpf', a pin on submodule 'clk_gate_o_Y_DATA_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_notch', a pin on submodule 'mult_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[30]' is connected to logic 0. 
Warning: In design 'iir_notch', a pin on submodule 'mult_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[23]' is connected to logic 0. 
Warning: In design 'iir_notch', a pin on submodule 'mult_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[16]' is connected to logic 0. 
Warning: In design 'iir_notch', a pin on submodule 'mult_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[11]' is connected to logic 0. 
Warning: In design 'iir_notch', a pin on submodule 'mult_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[2]' is connected to logic 0. 
Warning: In design 'iir_notch', a pin on submodule 'mult_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[30]' is connected to logic 0. 
Warning: In design 'iir_notch', a pin on submodule 'clk_gate_r_mult_1_A_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_notch', a pin on submodule 'clk_gate_r_y_data_reg_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_notch', a pin on submodule 'clk_gate_r_y_data_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_notch', a pin on submodule 'clk_gate_r_x_data_reg_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_notch', a pin on submodule 'clk_gate_r_add_2_A_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_notch', a pin on submodule 'clk_gate_r_add_1_B_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_notch', a pin on submodule 'clk_gate_r_mult_3_A_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_notch', a pin on submodule 'clk_gate_o_Y_DATA_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_notch', a pin on submodule 'clk_gate_r_mult_3_AB_STB_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_hpf', a pin on submodule 'mult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[31]' is connected to logic 0. 
Warning: In design 'iir_hpf', a pin on submodule 'mult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[30]' is connected to logic 0. 
Warning: In design 'iir_hpf', a pin on submodule 'mult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[23]' is connected to logic 0. 
Warning: In design 'iir_hpf', a pin on submodule 'mult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[20]' is connected to logic 0. 
Warning: In design 'iir_hpf', a pin on submodule 'mult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[19]' is connected to logic 0. 
Warning: In design 'iir_hpf', a pin on submodule 'mult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[18]' is connected to logic 0. 
Warning: In design 'iir_hpf', a pin on submodule 'mult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[15]' is connected to logic 0. 
Warning: In design 'iir_hpf', a pin on submodule 'mult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[12]' is connected to logic 0. 
Warning: In design 'iir_hpf', a pin on submodule 'mult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[10]' is connected to logic 0. 
Warning: In design 'iir_hpf', a pin on submodule 'mult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[4]' is connected to logic 0. 
Warning: In design 'iir_hpf', a pin on submodule 'mult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[3]' is connected to logic 0. 
Warning: In design 'iir_hpf', a pin on submodule 'mult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_A[2]' is connected to logic 0. 
Warning: In design 'iir_hpf', a pin on submodule 'clk_gate_r_y_data_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_hpf', a pin on submodule 'clk_gate_r_add_B_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_hpf', a pin on submodule 'clk_gate_r_mult_A_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'iir_hpf', a pin on submodule 'clk_gate_o_Y_DATA_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[31]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[30]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[29]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[28]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[27]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[26]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[25]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[24]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[23]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[22]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[21]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[20]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[19]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[18]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[17]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[16]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[15]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[14]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[12]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[11]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[7]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[6]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[5]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[4]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[3]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[2]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[1]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[0]' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'sub_x_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'clk_gate_a_s_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'clk_gate_a_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'clk_gate_z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'converter_f2i', a pin on submodule 'clk_gate_o_Z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'spi_master', a pin on submodule 'clk_gate_r_TX_Byte_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'spi_master', a pin on submodule 'clk_gate_r_SPI_Clk_Count_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'spi_master', a pin on submodule 'clk_gate_o_RX_Byte_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'spi_master', a pin on submodule 'clk_gate_r_SPI_Clk_Edges_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_3', a pin on submodule 'clk_gate_b_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_3', a pin on submodule 'clk_gate_z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_3', a pin on submodule 'clk_gate_o_Z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_3', a pin on submodule 'clk_gate_sum_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_3', a pin on submodule 'clk_gate_b_m_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_3', a pin on submodule 'clk_gate_b_s_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_3', a pin on submodule 'clk_gate_sticky_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_3', a pin on submodule 'clk_gate_z_e_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_3', a pin on submodule 'clk_gate_a_e_reg_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_3', a pin on submodule 'gte_x_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'float_adder_3', a pin on submodule 'gte_x_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'GE_LT' is connected to logic 1. 
Warning: In design 'float_adder_3', a pin on submodule 'gte_x_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'GE_GT_EQ' is connected to logic 1. 
Warning: In design 'float_multiplier_5', a pin on submodule 'clk_gate_b_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_5', a pin on submodule 'clk_gate_z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_5', a pin on submodule 'clk_gate_o_Z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_5', a pin on submodule 'clk_gate_z_s_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_5', a pin on submodule 'clk_gate_b_e_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_5', a pin on submodule 'clk_gate_a_e_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_5', a pin on submodule 'clk_gate_guard_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_5', a pin on submodule 'clk_gate_z_e_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_5', a pin on submodule 'clk_gate_a_e_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_4', a pin on submodule 'clk_gate_R_40' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_4', a pin on submodule 'clk_gate_z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_4', a pin on submodule 'clk_gate_o_Z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_4', a pin on submodule 'clk_gate_R_35' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_4', a pin on submodule 'clk_gate_R_10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_4', a pin on submodule 'clk_gate_a_e_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_4', a pin on submodule 'clk_gate_guard_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_4', a pin on submodule 'clk_gate_z_e_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_4', a pin on submodule 'clk_gate_a_e_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_2', a pin on submodule 'clk_gate_b_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_2', a pin on submodule 'clk_gate_z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_2', a pin on submodule 'clk_gate_o_Z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_2', a pin on submodule 'clk_gate_sum_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_2', a pin on submodule 'clk_gate_b_m_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_2', a pin on submodule 'clk_gate_b_s_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_2', a pin on submodule 'clk_gate_sticky_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_2', a pin on submodule 'clk_gate_z_e_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_2', a pin on submodule 'clk_gate_a_e_reg_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_2', a pin on submodule 'gte_x_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'float_adder_2', a pin on submodule 'gte_x_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'GE_LT' is connected to logic 1. 
Warning: In design 'float_adder_2', a pin on submodule 'gte_x_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'GE_GT_EQ' is connected to logic 1. 
Warning: In design 'float_adder_1', a pin on submodule 'gte_x_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'float_adder_1', a pin on submodule 'gte_x_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'GE_LT' is connected to logic 1. 
Warning: In design 'float_adder_1', a pin on submodule 'gte_x_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'GE_GT_EQ' is connected to logic 1. 
Warning: In design 'float_adder_1', a pin on submodule 'clk_gate_b_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_1', a pin on submodule 'clk_gate_z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_1', a pin on submodule 'clk_gate_o_Z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_1', a pin on submodule 'clk_gate_sum_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_1', a pin on submodule 'clk_gate_b_m_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_1', a pin on submodule 'clk_gate_b_s_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_1', a pin on submodule 'clk_gate_sticky_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_1', a pin on submodule 'clk_gate_z_e_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_1', a pin on submodule 'clk_gate_a_e_reg_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_3', a pin on submodule 'clk_gate_R_41' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_3', a pin on submodule 'clk_gate_z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_3', a pin on submodule 'clk_gate_o_Z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_3', a pin on submodule 'clk_gate_R_36' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_3', a pin on submodule 'clk_gate_R_16' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_3', a pin on submodule 'clk_gate_a_e_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_3', a pin on submodule 'clk_gate_guard_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_3', a pin on submodule 'clk_gate_z_e_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_3', a pin on submodule 'clk_gate_a_e_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_2', a pin on submodule 'clk_gate_R_42' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_2', a pin on submodule 'clk_gate_z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_2', a pin on submodule 'clk_gate_o_Z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_2', a pin on submodule 'clk_gate_R_37' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_2', a pin on submodule 'clk_gate_R_22' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_2', a pin on submodule 'clk_gate_a_e_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_2', a pin on submodule 'clk_gate_guard_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_2', a pin on submodule 'clk_gate_z_e_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_2', a pin on submodule 'clk_gate_a_e_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_1', a pin on submodule 'clk_gate_R_43' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_1', a pin on submodule 'clk_gate_z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_1', a pin on submodule 'clk_gate_o_Z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_1', a pin on submodule 'clk_gate_R_38' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_1', a pin on submodule 'clk_gate_R_28' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_1', a pin on submodule 'clk_gate_a_e_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_1', a pin on submodule 'clk_gate_guard_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_1', a pin on submodule 'clk_gate_z_e_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_1', a pin on submodule 'clk_gate_a_e_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_0', a pin on submodule 'gte_x_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'float_adder_0', a pin on submodule 'gte_x_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'GE_LT' is connected to logic 1. 
Warning: In design 'float_adder_0', a pin on submodule 'gte_x_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'GE_GT_EQ' is connected to logic 1. 
Warning: In design 'float_adder_0', a pin on submodule 'clk_gate_b_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_0', a pin on submodule 'clk_gate_z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_0', a pin on submodule 'clk_gate_o_Z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_0', a pin on submodule 'clk_gate_sum_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_0', a pin on submodule 'clk_gate_b_m_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_0', a pin on submodule 'clk_gate_b_s_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_0', a pin on submodule 'clk_gate_sticky_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_0', a pin on submodule 'clk_gate_z_e_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_adder_0', a pin on submodule 'clk_gate_a_e_reg_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_0', a pin on submodule 'clk_gate_b_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_0', a pin on submodule 'clk_gate_z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_0', a pin on submodule 'clk_gate_o_Z_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_0', a pin on submodule 'clk_gate_R_39' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_0', a pin on submodule 'clk_gate_b_e_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_0', a pin on submodule 'clk_gate_a_e_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_0', a pin on submodule 'clk_gate_guard_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_0', a pin on submodule 'clk_gate_z_e_reg_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'float_multiplier_0', a pin on submodule 'clk_gate_a_e_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'khu_sensor_top', the same net is connected to more than one pin on submodule 'uart_controller'. (LINT-33)
   Net 'n2' is connected to pins 'i_UART_DATA_TX[52]', 'i_UART_DATA_TX[6]'', 'i_UART_DATA_TX[2]'.
Warning: In design 'khu_sensor_top', the same net is connected to more than one pin on submodule 'uart_controller'. (LINT-33)
   Net 'n1' is connected to pins 'i_UART_DATA_TX[23]', 'i_UART_DATA_TX[22]'', 'i_UART_DATA_TX[21]', 'i_UART_DATA_TX[20]'.
Warning: In design 'converter_i2f', the same net is connected to more than one pin on submodule 'sub_x_1'. (LINT-33)
   Net 'n371' is connected to pins 'A[31]', 'A[30]'', 'A[29]', 'A[28]', 'A[27]', 'A[26]', 'A[25]', 'A[24]', 'A[23]', 'A[22]', 'A[21]', 'A[20]', 'A[19]', 'A[18]', 'A[17]', 'A[16]', 'A[15]', 'A[14]', 'A[13]', 'A[12]', 'A[11]', 'A[10]', 'A[9]', 'A[8]', 'A[7]', 'A[6]', 'A[5]', 'A[4]', 'A[3]', 'A[2]', 'A[1]', 'A[0]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]', 'B[0]', 'CI'.
Warning: In design 'converter_f2i', the same net is connected to more than one pin on submodule 'sub_x_3'. (LINT-33)
   Net 'n406' is connected to pins 'A[31]', 'A[30]'', 'A[29]', 'A[28]', 'A[27]', 'A[26]', 'A[25]', 'A[24]', 'A[23]', 'A[22]', 'A[21]', 'A[20]', 'A[19]', 'A[18]', 'A[17]', 'A[16]', 'A[15]', 'A[14]', 'A[13]', 'A[12]', 'A[11]', 'A[10]', 'A[9]', 'A[8]', 'A[7]', 'A[6]', 'A[5]', 'A[4]', 'A[3]', 'A[2]', 'A[1]', 'A[0]', 'CI'.
Warning: In design 'float_adder_3', the same net is connected to more than one pin on submodule 'gte_x_5'. (LINT-33)
   Net 'n1507' is connected to pins 'GE_LT', 'GE_GT_EQ''.
Warning: In design 'float_adder_2', the same net is connected to more than one pin on submodule 'gte_x_5'. (LINT-33)
   Net 'n1505' is connected to pins 'GE_LT', 'GE_GT_EQ''.
Warning: In design 'float_adder_1', the same net is connected to more than one pin on submodule 'gte_x_5'. (LINT-33)
   Net 'n1490' is connected to pins 'GE_LT', 'GE_GT_EQ''.
Warning: In design 'float_adder_0', the same net is connected to more than one pin on submodule 'gte_x_5'. (LINT-33)
   Net 'n1507' is connected to pins 'GE_LT', 'GE_GT_EQ''.
1
