$date
	Mon May 19 00:30:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module upcounter_4bit_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
1#
0"
b0 !
$end
#1
0#
#2
b1 !
b1 $
1"
#3
0"
#4
b10 !
b10 $
1"
#5
0"
#6
b11 !
b11 $
1"
#7
0"
#8
b100 !
b100 $
1"
#9
0"
#10
b101 !
b101 $
1"
#11
0"
#12
b110 !
b110 $
1"
#13
0"
#14
b111 !
b111 $
1"
#15
0"
#16
b1000 !
b1000 $
1"
#17
0"
#18
b1001 !
b1001 $
1"
#19
0"
#20
b1010 !
b1010 $
1"
#21
0"
#22
b1011 !
b1011 $
1"
#23
0"
#24
b1100 !
b1100 $
1"
#25
0"
#26
b1101 !
b1101 $
1"
#27
0"
#28
b1110 !
b1110 $
1"
#29
0"
#30
b1111 !
b1111 $
1"
#31
0"
