#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Aug 21 12:20:10 2023
# Process ID: 17072
# Current directory: C:/Users/victo/Desktop/Vivados/CMB40_v1/CMB40_v1.runs/zsys_ROController_0_0_synth_1
# Command line: vivado.exe -log zsys_ROController_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_ROController_0_0.tcl
# Log file: C:/Users/victo/Desktop/Vivados/CMB40_v1/CMB40_v1.runs/zsys_ROController_0_0_synth_1/zsys_ROController_0_0.vds
# Journal file: C:/Users/victo/Desktop/Vivados/CMB40_v1/CMB40_v1.runs/zsys_ROController_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source zsys_ROController_0_0.tcl -notrace
Command: synth_design -top zsys_ROController_0_0 -part xc7z015clg485-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z015'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 399.219 ; gain = 103.891
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zsys_ROController_0_0' [c:/Users/victo/Desktop/Vivados/CMB40_v1/CMB40_v1.srcs/sources_1/bd/zsys/ip/zsys_ROController_0_0/synth/zsys_ROController_0_0.vhd:96]
	Parameter Nbits bound to: 12 - type: integer 
	Parameter Nchannels bound to: 8 - type: integer 
	Parameter DRS4_samples bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'ROController' declared at 'C:/Users/victo/Desktop/Vivados/CMB40_v1/CMB40_v1.srcs/sources_1/imports/ADC_sources/ROController.vhd:34' bound to instance 'U0' of component 'ROController' [c:/Users/victo/Desktop/Vivados/CMB40_v1/CMB40_v1.srcs/sources_1/bd/zsys/ip/zsys_ROController_0_0/synth/zsys_ROController_0_0.vhd:170]
INFO: [Synth 8-638] synthesizing module 'ROController' [C:/Users/victo/Desktop/Vivados/CMB40_v1/CMB40_v1.srcs/sources_1/imports/ADC_sources/ROController.vhd:90]
	Parameter Nbits bound to: 12 - type: integer 
	Parameter Nchannels bound to: 8 - type: integer 
	Parameter DRS4_samples bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/Users/victo/Desktop/Vivados/CMB40_v1/CMB40_v1.srcs/sources_1/imports/ADC_sources/ROController.vhd:56]
INFO: [Synth 8-226] default block is never used [C:/Users/victo/Desktop/Vivados/CMB40_v1/CMB40_v1.srcs/sources_1/imports/ADC_sources/ROController.vhd:342]
WARNING: [Synth 8-6014] Unused sequential element wait_fifo_available_reg was removed.  [C:/Users/victo/Desktop/Vivados/CMB40_v1/CMB40_v1.srcs/sources_1/imports/ADC_sources/ROController.vhd:218]
WARNING: [Synth 8-6014] Unused sequential element wr_en_done_reg was removed.  [C:/Users/victo/Desktop/Vivados/CMB40_v1/CMB40_v1.srcs/sources_1/imports/ADC_sources/ROController.vhd:219]
WARNING: [Synth 8-3848] Net o_rd_fifo_clk in module/entity ROController does not have driver. [C:/Users/victo/Desktop/Vivados/CMB40_v1/CMB40_v1.srcs/sources_1/imports/ADC_sources/ROController.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'ROController' (1#1) [C:/Users/victo/Desktop/Vivados/CMB40_v1/CMB40_v1.srcs/sources_1/imports/ADC_sources/ROController.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'zsys_ROController_0_0' (2#1) [c:/Users/victo/Desktop/Vivados/CMB40_v1/CMB40_v1.srcs/sources_1/bd/zsys/ip/zsys_ROController_0_0/synth/zsys_ROController_0_0.vhd:96]
WARNING: [Synth 8-3331] design ROController has unconnected port o_rd_fifo_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 454.828 ; gain = 159.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 454.828 ; gain = 159.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 454.828 ; gain = 159.500
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 796.922 ; gain = 2.777
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 796.922 ; gain = 501.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z015clg485-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 796.922 ; gain = 501.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 796.922 ; gain = 501.594
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'send_proc_st_reg' in module 'ROController'
INFO: [Synth 8-802] inferred FSM for state register 'read_proc_st_reg' in module 'ROController'
INFO: [Synth 8-802] inferred FSM for state register 'ro_proc_st_reg' in module 'ROController'
INFO: [Synth 8-5544] ROM "o_ascii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "send_proc_st" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sending_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_proc_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_proc_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prev_trigger_st" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ro_proc_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ro_proc_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ro_proc_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            00001 |                              000
                    idle |                            00010 |                              001
               recording |                            00100 |                              010
                    trig |                            01000 |                              011
                 end_dly |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ro_proc_st_reg' using encoding 'one-hot' in module 'ROController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
                    idle |                              001 |                              001
                   byte0 |                              010 |                              010
                   byte1 |                              011 |                              011
                   byte2 |                              100 |                              100
                   byte3 |                              101 |                              101
                  ending |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'send_proc_st_reg' using encoding 'sequential' in module 'ROController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                             0000 |                             0000
                    idle |                             0001 |                             0001
           new_ev_header |                             0010 |                             0010
               ev_header |                             0011 |                             0011
                     roi |                             0100 |                             0100
           sample_header |                             0101 |                             0101
                   data0 |                             0110 |                             0110
                   data1 |                             0111 |                             0111
                   data2 |                             1000 |                             1000
                   data3 |                             1001 |                             1001
                   data4 |                             1010 |                             1010
                   data5 |                             1011 |                             1011
                   data6 |                             1100 |                             1100
                   data7 |                             1101 |                             1101
             next_sample |                             1110 |                             1110
               read_next |                             1111 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_proc_st_reg' using encoding 'sequential' in module 'ROController'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 796.922 ; gain = 501.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               97 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   5 Input     12 Bit        Muxes := 1     
	  16 Input     12 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	  16 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ROController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               97 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   5 Input     12 Bit        Muxes := 1     
	  16 Input     12 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	  16 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:60)
BRAMs: 190 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ROController has unconnected port o_rd_fifo_clk
WARNING: [Synth 8-3331] design zsys_ROController_0_0 has unconnected port o_rd_fifo_clk
INFO: [Synth 8-3886] merging instance 'U0/data_to_send_reg[26]' (FDE) to 'U0/data_to_send_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/data_to_send_reg[4]' (FDE) to 'U0/data_to_send_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/data_to_send_reg[28]' (FDE) to 'U0/data_to_send_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/data_to_send_reg[30]' (FDE) to 'U0/data_to_send_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/data_to_send_reg[7]' (FDE) to 'U0/data_to_send_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/data_to_send_reg[15]' (FDE) to 'U0/data_to_send_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/data_to_send_reg[23]' (FDE) to 'U0/data_to_send_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/data_to_send_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/o_ascii_reg[7] )
INFO: [Synth 8-3332] Sequential element (U0/data_to_send_reg[31]) is unused and will be removed from module zsys_ROController_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ascii_reg[7]) is unused and will be removed from module zsys_ROController_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 796.922 ; gain = 501.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 807.020 ; gain = 511.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 807.316 ; gain = 511.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 830.613 ; gain = 535.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 830.613 ; gain = 535.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 830.613 ; gain = 535.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 830.613 ; gain = 535.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 830.613 ; gain = 535.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 830.613 ; gain = 535.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 830.613 ; gain = 535.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    15|
|2     |LUT1   |     4|
|3     |LUT2   |    20|
|4     |LUT3   |    50|
|5     |LUT4   |    56|
|6     |LUT5   |    73|
|7     |LUT6   |   121|
|8     |MUXF7  |    15|
|9     |MUXF8  |     5|
|10    |FDCE   |    18|
|11    |FDPE   |     1|
|12    |FDRE   |   167|
|13    |FDSE   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   562|
|2     |  U0     |ROController |   562|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 830.613 ; gain = 535.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 830.613 ; gain = 193.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 830.613 ; gain = 535.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 830.613 ; gain = 547.297
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/victo/Desktop/Vivados/CMB40_v1/CMB40_v1.runs/zsys_ROController_0_0_synth_1/zsys_ROController_0_0.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/victo/Desktop/Vivados/CMB40_v1/CMB40_v1.runs/zsys_ROController_0_0_synth_1/zsys_ROController_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zsys_ROController_0_0_utilization_synth.rpt -pb zsys_ROController_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 830.613 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 21 12:20:44 2023...
