

================================================================
== Vitis HLS Report for 'StreamingDataWidthConverter_Batch_39u_312u_2704u_s'
================================================================
* Date:           Fri Nov  8 14:19:44 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingDataWidthConverter_hls_2
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.591 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2706|     2706|  27.060 us|  27.060 us|  2706|  2706|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_557_3  |     2704|     2704|         2|          1|          1|  2704|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     91|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    118|    -|
|Register         |        -|    -|     364|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     364|    209|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_1_fu_118_p2                     |         +|   0|  0|  39|          32|           1|
    |t_2_fu_105_p2                     |         +|   0|  0|  12|          12|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_109                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_242                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op33_write_state2    |       and|   0|  0|   2|           1|           1|
    |icmp_ln557_fu_99_p2               |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln566_fu_124_p2              |      icmp|   0|  0|  18|          32|           4|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  91|          93|          23|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm                   |  14|          3|    2|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_p_Val2_load      |   9|          2|  273|        546|
    |ap_sig_allocacmp_p_Val2_load_1    |   9|          2|  273|        546|
    |ap_sig_allocacmp_t_1              |   9|          2|   12|         24|
    |i_fu_60                           |  14|          3|   32|         96|
    |in0_V_TDATA_blk_n                 |   9|          2|    1|          2|
    |intermediate1_blk_n               |   9|          2|    1|          2|
    |p_Val2_s_fu_56                    |   9|          2|  273|        546|
    |t_fu_64                           |   9|          2|   12|         24|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 118|         26|  913|       1860|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_iter0_fsm                   |    1|   0|    1|          0|
    |ap_CS_iter1_fsm                   |    2|   0|    2|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |    1|   0|    1|          0|
    |ei_V_reg_208                      |   39|   0|   39|          0|
    |i_fu_60                           |   32|   0|   32|          0|
    |icmp_ln557_reg_204                |    1|   0|    1|          0|
    |icmp_ln566_reg_214                |    1|   0|    1|          0|
    |p_Val2_s_fu_56                    |  273|   0|  273|          0|
    |t_fu_64                           |   12|   0|   12|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  364|   0|  364|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<39u, 312u, 2704u>|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<39u, 312u, 2704u>|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<39u, 312u, 2704u>|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<39u, 312u, 2704u>|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<39u, 312u, 2704u>|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<39u, 312u, 2704u>|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<39u, 312u, 2704u>|  return value|
|in0_V_TVALID                  |   in|    1|        axis|                                                in0_V|       pointer|
|in0_V_TDATA                   |   in|   40|        axis|                                                in0_V|       pointer|
|in0_V_TREADY                  |  out|    1|        axis|                                                in0_V|       pointer|
|intermediate1_din             |  out|  312|     ap_fifo|                                        intermediate1|       pointer|
|intermediate1_num_data_valid  |   in|    2|     ap_fifo|                                        intermediate1|       pointer|
|intermediate1_fifo_cap        |   in|    2|     ap_fifo|                                        intermediate1|       pointer|
|intermediate1_full_n          |   in|    1|     ap_fifo|                                        intermediate1|       pointer|
|intermediate1_write           |  out|    1|     ap_fifo|                                        intermediate1|       pointer|
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

