#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Sep 16 18:09:41 2025
# Process ID: 17576
# Current directory: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1
# Command line: vivado.exe -log fpga_sipo_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_sipo_test.tcl
# Log file: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/fpga_sipo_test.vds
# Journal file: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1\vivado.jou
# Running On: DESKTOP-98PI6EB, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 16, Host memory: 34013 MB
#-----------------------------------------------------------
source fpga_sipo_test.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/utils_1/imports/synth_1/tinyriscv_soc_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/utils_1/imports/synth_1/tinyriscv_soc_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga_sipo_test -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5008
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1356.043 ; gain = 441.742
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'ADC_WIDTH' is used before its declaration [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:59]
WARNING: [Synth 8-6901] identifier 'ADC_CHANEL' is used before its declaration [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:59]
INFO: [Synth 8-6157] synthesizing module 'fpga_sipo_test' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v:24]
INFO: [Synth 8-6157] synthesizing module 'tinyriscv_soc_top' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:28]
INFO: [Synth 8-6157] synthesizing module 'rst_ctrl' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v:26]
INFO: [Synth 8-6157] synthesizing module 'gen_ticks_sync' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v:26]
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gen_rst_0_dff' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v:54]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_rst_0_dff' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v:54]
INFO: [Synth 8-6155] done synthesizing module 'gen_ticks_sync' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v:26]
INFO: [Synth 8-6155] done synthesizing module 'rst_ctrl' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v:26]
INFO: [Synth 8-6157] synthesizing module 'tinyriscv_core' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v:28]
INFO: [Synth 8-6157] synthesizing module 'ifu' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v:28]
INFO: [Synth 8-6157] synthesizing module 'gen_en_dff' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v:133]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_en_dff' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v:133]
INFO: [Synth 8-6155] done synthesizing module 'ifu' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v:28]
INFO: [Synth 8-6157] synthesizing module 'pipe_ctrl' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'pipe_ctrl' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v:29]
INFO: [Synth 8-6157] synthesizing module 'gpr_reg' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v:28]
INFO: [Synth 8-6157] synthesizing module 'gen_en_dffnr' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v:160]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_en_dffnr' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v:160]
INFO: [Synth 8-6155] done synthesizing module 'gpr_reg' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v:28]
INFO: [Synth 8-6157] synthesizing module 'csr_reg' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v:87]
INFO: [Synth 8-6155] done synthesizing module 'csr_reg' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v:28]
INFO: [Synth 8-6157] synthesizing module 'ifu_idu' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v:28]
INFO: [Synth 8-6155] done synthesizing module 'ifu_idu' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v:28]
INFO: [Synth 8-6157] synthesizing module 'idu' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v:29]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v:276]
INFO: [Synth 8-6155] done synthesizing module 'idu' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v:29]
INFO: [Synth 8-6157] synthesizing module 'idu_exu' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v:28]
INFO: [Synth 8-6157] synthesizing module 'gen_en_dff__parameterized0' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v:133]
	Parameter DW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_en_dff__parameterized0' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v:133]
INFO: [Synth 8-6157] synthesizing module 'gen_en_dff__parameterized1' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v:133]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_en_dff__parameterized1' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v:133]
INFO: [Synth 8-6157] synthesizing module 'gen_en_dff__parameterized2' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v:133]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_en_dff__parameterized2' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v:133]
INFO: [Synth 8-6155] done synthesizing module 'idu_exu' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v:28]
INFO: [Synth 8-6157] synthesizing module 'exu' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v:29]
INFO: [Synth 8-6157] synthesizing module 'exu_dispatch' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v:28]
INFO: [Synth 8-6155] done synthesizing module 'exu_dispatch' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v:28]
INFO: [Synth 8-6157] synthesizing module 'exu_alu_datapath' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v:143]
INFO: [Synth 8-6155] done synthesizing module 'exu_alu_datapath' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v:31]
INFO: [Synth 8-6157] synthesizing module 'exu_mem' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v:88]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v:124]
INFO: [Synth 8-6155] done synthesizing module 'exu_mem' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v:28]
INFO: [Synth 8-6157] synthesizing module 'exu_muldiv' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v:28]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v:88]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v:103]
INFO: [Synth 8-6155] done synthesizing module 'exu_muldiv' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v:28]
INFO: [Synth 8-6157] synthesizing module 'exu_commit' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v:89]
INFO: [Synth 8-6155] done synthesizing module 'exu_commit' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v:28]
INFO: [Synth 8-6155] done synthesizing module 'exu' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v:29]
INFO: [Synth 8-6157] synthesizing module 'clint' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v:128]
INFO: [Synth 8-6155] done synthesizing module 'clint' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v:29]
INFO: [Synth 8-6155] done synthesizing module 'tinyriscv_core' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v:28]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v:28]
	Parameter DP bound to: 8192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gen_ram' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v:28]
	Parameter DP bound to: 8192 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter INIT_HEX_FILE bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'gen_ram' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v:28]
INFO: [Synth 8-6157] synthesizing module 'vld_rdy' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v:26]
	Parameter CUT_READY bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vld_rdy' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v:26]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v:28]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v:28]
	Parameter DP bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gen_ram__parameterized0' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v:28]
	Parameter DP bound to: 4096 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_ram__parameterized0' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v:28]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v:28]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v:28]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v:28]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v:360]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v:27]
INFO: [Synth 8-6157] synthesizing module 'gpio' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v:26]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v:26]
INFO: [Synth 8-6157] synthesizing module 'i2c_controller' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v:12]
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v:328]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v:633]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v:182]
INFO: [Synth 8-6155] done synthesizing module 'i2c_controller' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v:12]
INFO: [Synth 8-6157] synthesizing module 'spi_wrapper' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v:9]
	Parameter SPI_MODE bound to: 0 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v:41]
	Parameter SPI_MODE bound to: 0 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v:41]
INFO: [Synth 8-6155] done synthesizing module 'spi_wrapper' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v:9]
INFO: [Synth 8-6157] synthesizing module 'sipo_converter' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v:3]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v:36]
INFO: [Synth 8-6155] done synthesizing module 'sipo_converter' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v:3]
INFO: [Synth 8-6157] synthesizing module 'ADC_UDP_top' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:3]
	Parameter ADC_WIDTH bound to: 12 - type: integer 
	Parameter DATAWIDTH bound to: 16 - type: integer 
	Parameter ADC_CHANEL bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_ctrl' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_ctrl' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v:22]
INFO: [Synth 8-6157] synthesizing module 'adc_core' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v:22]
	Parameter ADC_WIDTH bound to: 12 - type: integer 
	Parameter ADC_CHANEL bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cdc_sync_level' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/cdc_sync_level.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cdc_sync_level' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/cdc_sync_level.v:3]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_async' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v:7]
	Parameter Width bound to: 32 - type: integer 
	Parameter Depth bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync_v' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v:7]
	Parameter Width bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_v' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v:5]
	Parameter Width bound to: 7 - type: integer 
	Parameter ResetValue bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_v' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v:5]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync_v' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_async' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adc_core' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v:22]
INFO: [Synth 8-6157] synthesizing module 'rib_wr' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v:23]
	Parameter ADC_WIDTH bound to: 12 - type: integer 
	Parameter ADC_CHANEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rib_wr' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v:23]
WARNING: [Synth 8-7071] port 'udp_tx_req' of module 'rib_wr' is unconnected for instance 'u_rib_wr' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:161]
WARNING: [Synth 8-7023] instance 'u_rib_wr' of module 'rib_wr' has 26 connections declared, but only 25 given [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:161]
INFO: [Synth 8-6157] synthesizing module 'udp_core' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v:1]
	Parameter ADC_WIDTH bound to: 12 - type: integer 
	Parameter ADC_CHANEL bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v:136]
INFO: [Synth 8-6157] synthesizing module 'rgmii_tx' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v:10]
INFO: [Synth 8-6157] synthesizing module 'ODDR2' [D:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96729]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR2' (0#1) [D:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96729]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_tx' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v:10]
INFO: [Synth 8-6157] synthesizing module 'udp' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v:10]
	Parameter ADC_CHANEL bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_tx' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v:23]
	Parameter ADC_CHANEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'udp_tx' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'crc32_d8' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'crc32_d8' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'udp' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'udp_core' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v:1]
INFO: [Synth 8-6157] synthesizing module 'Baseline_Volt_Cal' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v:13]
	Parameter ADC_WIDTH bound to: 12 - type: integer 
	Parameter ADC_CHANEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Baseline_Volt_Cal' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ADC_UDP_top' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:3]
INFO: [Synth 8-6157] synthesizing module 'jtag_top' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v:28]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jtag_driver' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v:26]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v:165]
INFO: [Synth 8-6157] synthesizing module 'full_handshake_tx' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v:31]
	Parameter DW bound to: 40 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v:124]
INFO: [Synth 8-6155] done synthesizing module 'full_handshake_tx' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v:31]
INFO: [Synth 8-6157] synthesizing module 'full_handshake_rx' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v:31]
	Parameter DW bound to: 40 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v:113]
INFO: [Synth 8-6155] done synthesizing module 'full_handshake_rx' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v:31]
INFO: [Synth 8-6155] done synthesizing module 'jtag_driver' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v:26]
INFO: [Synth 8-6157] synthesizing module 'jtag_dm' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v:30]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v:254]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v:211]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v:200]
INFO: [Synth 8-6155] done synthesizing module 'jtag_dm' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v:30]
INFO: [Synth 8-6155] done synthesizing module 'jtag_top' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v:28]
INFO: [Synth 8-6157] synthesizing module 'rib' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v:43]
	Parameter MASTER_NUM bound to: 3 - type: integer 
	Parameter SLAVE_NUM bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rib' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v:43]
INFO: [Synth 8-6155] done synthesizing module 'tinyriscv_soc_top' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:28]
WARNING: [Synth 8-7071] port 'gpio' of module 'tinyriscv_soc_top' is unconnected for instance 'tinyriscv_soc_top_0' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v:156]
WARNING: [Synth 8-7071] port 'i2c_scl' of module 'tinyriscv_soc_top' is unconnected for instance 'tinyriscv_soc_top_0' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v:156]
WARNING: [Synth 8-7071] port 'i2c_sda' of module 'tinyriscv_soc_top' is unconnected for instance 'tinyriscv_soc_top_0' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v:156]
WARNING: [Synth 8-7023] instance 'tinyriscv_soc_top_0' of module 'tinyriscv_soc_top' has 26 connections declared, but only 23 given [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v:156]
INFO: [Synth 8-6155] done synthesizing module 'fpga_sipo_test' (0#1) [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v:24]
WARNING: [Synth 8-3848] Net inst_valid_o in module/entity ifu does not have driver. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v:40]
WARNING: [Synth 8-6014] Unused sequential element in_int_context_reg was removed.  [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v:216]
WARNING: [Synth 8-6014] Unused sequential element last_scl_i_reg_reg was removed.  [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v:862]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_SPI_Master'. This will prevent further optimization [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v:48]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'spi_0'. This will prevent further optimization [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:422]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v:87]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_async_fifo'. This will prevent further optimization [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v:156]
WARNING: [Synth 8-6014] Unused sequential element fifo_empty_sync_reg was removed.  [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v:58]
WARNING: [Synth 8-6014] Unused sequential element data_req_d1_reg was removed.  [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v:76]
WARNING: [Synth 8-6014] Unused sequential element fifo_empty_d1_reg was removed.  [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v:77]
WARNING: [Synth 8-6014] Unused sequential element was_empty_before_req_reg was removed.  [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v:78]
WARNING: [Synth 8-6014] Unused sequential element data_valid_reg was removed.  [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v:79]
WARNING: [Synth 8-6014] Unused sequential element test_reg was removed.  [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v:208]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_udp'. This will prevent further optimization [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v:169]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_udp_core'. This will prevent further optimization [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:194]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rgmii_tx'. This will prevent further optimization [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v:158]
WARNING: [Synth 8-6014] Unused sequential element CHANNEL_PROCESSING[0].baseline_reg[0] was removed.  [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v:70]
WARNING: [Synth 8-6014] Unused sequential element CHANNEL_PROCESSING[0].noise_reg[0] was removed.  [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v:71]
WARNING: [Synth 8-6014] Unused sequential element CHANNEL_PROCESSING[1].baseline_reg[1] was removed.  [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v:70]
WARNING: [Synth 8-6014] Unused sequential element CHANNEL_PROCESSING[1].noise_reg[1] was removed.  [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v:71]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ADC_UDP_top_inst'. This will prevent further optimization [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:459]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_top_ctrl'. This will prevent further optimization [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:121]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_baseline_volt_cal'. This will prevent further optimization [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:217]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rib_wr'. This will prevent further optimization [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:161]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_adc_core'. This will prevent further optimization [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:143]
WARNING: [Synth 8-6014] Unused sequential element cfg_udp_tx_enable_sync_reg was removed.  [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:95]
WARNING: [Synth 8-6014] Unused sequential element sbdata0_reg was removed.  [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v:186]
WARNING: [Synth 8-6014] Unused sequential element command_reg was removed.  [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v:187]
WARNING: [Synth 8-3848] Net m3_req_rdy_o in module/entity rib does not have driver. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v:90]
WARNING: [Synth 8-3848] Net m3_rsp_vld_o in module/entity rib does not have driver. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v:91]
WARNING: [Synth 8-3848] Net m3_data_o in module/entity rib does not have driver. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v:92]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sipo_a'. This will prevent further optimization [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:447]
WARNING: [Synth 8-3848] Net jtag_reg_data_i in module/entity tinyriscv_soc_top does not have driver. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:212]
WARNING: [Synth 8-3848] Net m3_addr_i in module/entity tinyriscv_soc_top does not have driver. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:108]
WARNING: [Synth 8-3848] Net m3_data_i in module/entity tinyriscv_soc_top does not have driver. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:109]
WARNING: [Synth 8-3848] Net m3_sel_i in module/entity tinyriscv_soc_top does not have driver. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:110]
WARNING: [Synth 8-3848] Net m3_req_vld_i in module/entity tinyriscv_soc_top does not have driver. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:111]
WARNING: [Synth 8-3848] Net m3_rsp_rdy_i in module/entity tinyriscv_soc_top does not have driver. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:112]
WARNING: [Synth 8-3848] Net m3_we_i in module/entity tinyriscv_soc_top does not have driver. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:113]
WARNING: [Synth 8-7129] Port m3_req_rdy_o in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_rsp_vld_o in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[31] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[30] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[29] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[28] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[27] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[26] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[25] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[24] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[23] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[22] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[21] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[20] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[19] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[18] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[17] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[16] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[15] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[14] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[13] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[12] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[11] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[10] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[9] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[8] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[7] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[6] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[5] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[4] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[3] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[2] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[1] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_o[0] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[31] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[30] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[29] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[28] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[27] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[26] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[25] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[24] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[23] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[22] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[21] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[20] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[19] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[18] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[17] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[16] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[15] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[14] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[13] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[12] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[11] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[10] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[9] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[8] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[7] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[6] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[5] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[4] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[3] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[2] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[1] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_addr_i[0] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[31] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[30] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[29] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[28] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[27] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[26] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[25] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[24] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[23] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[22] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[21] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[20] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[19] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[18] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[17] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[16] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[15] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[14] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[13] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[12] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[11] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[10] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[9] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[8] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[7] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[6] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[5] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[4] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[3] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[2] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[1] in module rib is either unconnected or has no load
WARNING: [Synth 8-7129] Port m3_data_i[0] in module rib is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1529.566 ; gain = 615.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1529.566 ; gain = 615.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1529.566 ; gain = 615.266
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1532.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_rgmii_tx/ODDR_inst' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_rgmii_tx/txdata_bus[0].ODDR_inst' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_rgmii_tx/txdata_bus[1].ODDR_inst' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_rgmii_tx/txdata_bus[2].ODDR_inst' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_rgmii_tx/txdata_bus[3].ODDR_inst' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_sipo_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_sipo_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1640.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  ODDR2 => ODDR: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1640.336 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1640.336 ; gain = 726.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1640.336 ; gain = 726.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1640.336 ; gain = 726.035
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider'
INFO: [Synth 8-802] inferred FSM for state register 'csr_state_reg' in module 'clint'
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_r_reg' and it is trimmed from '32' to '13' bits. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_r_reg' and it is trimmed from '32' to '12' bits. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v:71]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'phy_state_reg_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_controller'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'top_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'full_handshake_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'full_handshake_rx'
INFO: [Synth 8-802] inferred FSM for state register 'jtag_state_reg' in module 'jtag_driver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_dm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fpga_sipo_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                             0001 |                             0001
             STATE_START |                             0010 |                             0010
              STATE_CALC |                             0100 |                             0100
               STATE_END |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'divider'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              S_CSR_IDLE |                            00001 |                            00001
              S_CSR_MEPC |                            00100 |                            00100
           S_CSR_MSTATUS |                            00010 |                            00010
            S_CSR_MCAUSE |                            10000 |                            10000
      S_CSR_MSTATUS_MRET |                            01000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'csr_state_reg' in module 'clint'
WARNING: [Synth 8-6430] The Block RAM "gen_ram:/sel_width[1].i_lt_8.ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (sel_width[1].i_lt_8.ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
WARNING: [Synth 8-6430] The Block RAM "gen_ram__parameterized0:/sel_width[1].i_lt_8.ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                             0001 |                             0001
                 S_START |                             0010 |                             0010
             S_SEND_BYTE |                             0100 |                             0100
                  S_STOP |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                     000000000001 |                            00000
        STATE_START_WAIT |                     000000000010 |                            00011
         STATE_ADDRESS_1 |                     000000000100 |                            00101
         STATE_ADDRESS_2 |                     000000001000 |                            00110
              STATE_READ |                     000000010000 |                            01010
       STATE_ACTIVE_READ |                     000000100000 |                            00010
             STATE_START |                     000001000000 |                            00100
              STATE_STOP |                     000010000000 |                            01011
           STATE_WRITE_1 |                     000100000000 |                            00111
           STATE_WRITE_2 |                     001000000000 |                            01000
           STATE_WRITE_3 |                     010000000000 |                            01001
      STATE_ACTIVE_WRITE |                     100000000000 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          PHY_STATE_IDLE |                             0000 |                            00000
       PHY_STATE_START_1 |                             0001 |                            00100
       PHY_STATE_START_2 |                             0010 |                            00101
        PHY_STATE_ACTIVE |                             0011 |                            00001
PHY_STATE_REPEATED_START_1 |                             0100 |                            00010
PHY_STATE_REPEATED_START_2 |                             0101 |                            00011
   PHY_STATE_WRITE_BIT_1 |                             0110 |                            00110
   PHY_STATE_WRITE_BIT_2 |                             0111 |                            00111
   PHY_STATE_WRITE_BIT_3 |                             1000 |                            01000
    PHY_STATE_READ_BIT_1 |                             1001 |                            01001
    PHY_STATE_READ_BIT_2 |                             1010 |                            01010
    PHY_STATE_READ_BIT_3 |                             1011 |                            01011
    PHY_STATE_READ_BIT_4 |                             1100 |                            01100
        PHY_STATE_STOP_1 |                             1101 |                            01101
        PHY_STATE_STOP_2 |                             1110 |                            01110
        PHY_STATE_STOP_3 |                             1111 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phy_state_reg_reg' using encoding 'sequential' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00000 |                            00000
              S_WR_START |                            00001 |                            00001
            S_WR_CMD_MSB |                            00010 |                            00010
            S_WR_DAT_MSB |                            00011 |                            00011
            S_WR_CMD_LSB |                            00100 |                            00100
            S_WR_DAT_LSB |                            00101 |                            00101
           S_WR_CMD_DATA |                            00110 |                            00110
           S_WR_DAT_DATA |                            00111 |                            00111
               S_WR_STOP |                            01000 |                            01000
              S_WR_DELAY |                            01001 |                            01001
              S_RD_START |                            01010 |                            01011
            S_RD_CMD_MSB |                            01011 |                            01100
            S_RD_DAT_MSB |                            01100 |                            01101
            S_RD_CMD_LSB |                            01101 |                            01110
            S_RD_DAT_LSB |                            01110 |                            01111
               S_RD_EXEC |                            01111 |                            10000
               S_RD_WAIT |                            10000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                             0000
           S_ADC_CAPTURE |                               01 |                             0001
          S_UDP_TRANSMIT |                               10 |                             0010
       S_SENDING_MESSAGE |                               11 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'top_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'rib_data_o_reg' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v:201]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                              001 |                              001
            STATE_ASSERT |                              010 |                              010
          STATE_DEASSERT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'full_handshake_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                               01 |                               01
          STATE_DEASSERT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'full_handshake_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        TEST_LOGIC_RESET |                 0000000000000001 |                             0000
           RUN_TEST_IDLE |                 0000000000000010 |                             0001
               SELECT_DR |                 0000000000000100 |                             0010
               SELECT_IR |                 0000000000001000 |                             1001
              CAPTURE_IR |                 0000000000010000 |                             1010
                SHIFT_IR |                 0000000000100000 |                             1011
                EXIT1_IR |                 0000000001000000 |                             1100
                PAUSE_IR |                 0000000010000000 |                             1101
                EXIT2_IR |                 0000000100000000 |                             1110
               UPDATE_IR |                 0000001000000000 |                             1111
              CAPTURE_DR |                 0000010000000000 |                             0011
                SHIFT_DR |                 0000100000000000 |                             0100
                EXIT1_DR |                 0001000000000000 |                             0101
                PAUSE_DR |                 0010000000000000 |                             0110
                EXIT2_DR |                 0100000000000000 |                             0111
               UPDATE_DR |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'jtag_state_reg' using encoding 'one-hot' in module 'jtag_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                              001 |                              001
               STATE_EXE |                              010 |                              010
               STATE_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_dm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
               S_SENDING |                               01 |                               01
               S_WAITING |                               10 |                               10
              S_CHECKING |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fpga_sipo_test'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1640.336 ; gain = 726.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 12    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 1     
	  10 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 9     
	   2 Input   11 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 4     
	   3 Input    7 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 21    
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               40 Bit    Registers := 8     
	               32 Bit    Registers := 169   
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 31    
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 133   
+---RAMs : 
	             256K Bit	(8192 X 32 bit)          RAMs := 1     
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 2     
	   4 Input   40 Bit        Muxes := 4     
	   3 Input   40 Bit        Muxes := 3     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 108   
	   9 Input   32 Bit        Muxes := 5     
	   3 Input   32 Bit        Muxes := 5     
	   5 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 10    
	   7 Input   32 Bit        Muxes := 5     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	  16 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 30    
	   4 Input   16 Bit        Muxes := 1     
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 25    
	  12 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 8     
	   4 Input   11 Bit        Muxes := 1     
	   7 Input   11 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 10    
	  12 Input    8 Bit        Muxes := 1     
	  17 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 10    
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 16    
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 4     
	  20 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	   9 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	  22 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 13    
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 19    
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 34    
	   2 Input    1 Bit        Muxes := 216   
	   5 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 77    
	   6 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 11    
	  12 Input    1 Bit        Muxes := 16    
	  16 Input    1 Bit        Muxes := 9     
	  17 Input    1 Bit        Muxes := 7     
	   9 Input    1 Bit        Muxes := 9     
	   8 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_res_tmp, operation Mode is: A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: Generating DSP mul_res_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: Generating DSP mul_res_tmp, operation Mode is: A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: Generating DSP mul_res_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "tinyriscv_soc_top_0/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (u_gen_ram/sel_width[1].i_lt_8.ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "tinyriscv_soc_top_0/u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1640.336 ; gain = 726.035
---------------------------------------------------------------------------------
 Sort Area is  mul_res_tmp_0 : 0 0 : 2701 5044 : Used 1 time 0
 Sort Area is  mul_res_tmp_0 : 0 1 : 2343 5044 : Used 1 time 0
 Sort Area is  mul_res_tmp_3 : 0 0 : 2339 4365 : Used 1 time 0
 Sort Area is  mul_res_tmp_3 : 0 1 : 2026 4365 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|tinyriscv_soc_top_0/u_rom | u_gen_ram/sel_width[1].i_lt_8.ram_reg | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|tinyriscv_soc_top_0/u_ram | u_gen_ram/sel_width[1].i_lt_8.ram_reg | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+--------------------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exu_muldiv  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_muldiv  | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_muldiv  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_muldiv  | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1640.336 ; gain = 726.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1793.715 ; gain = 879.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|tinyriscv_soc_top_0/u_rom | u_gen_ram/sel_width[1].i_lt_8.ram_reg | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|tinyriscv_soc_top_0/u_ram | u_gen_ram/sel_width[1].i_lt_8.ram_reg | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+--------------------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance tinyriscv_soc_top_0/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tinyriscv_soc_top_0/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tinyriscv_soc_top_0/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tinyriscv_soc_top_0/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tinyriscv_soc_top_0/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tinyriscv_soc_top_0/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tinyriscv_soc_top_0/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tinyriscv_soc_top_0/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tinyriscv_soc_top_0/u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tinyriscv_soc_top_0/u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tinyriscv_soc_top_0/u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tinyriscv_soc_top_0/u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 1847.512 ; gain = 933.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1860.277 ; gain = 945.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1860.277 ; gain = 945.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1860.277 ; gain = 945.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1860.277 ; gain = 945.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1860.277 ; gain = 945.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1860.277 ; gain = 945.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exu_muldiv  | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_muldiv  | PCIN>>17+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_muldiv  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_muldiv  | PCIN>>17+A*B | 0      | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     4|
|2     |CARRY4   |   270|
|3     |DSP48E1  |     4|
|4     |LUT1     |   396|
|5     |LUT2     |  1031|
|6     |LUT3     |   523|
|7     |LUT4     |   834|
|8     |LUT5     |  1056|
|9     |LUT6     |  3109|
|10    |MUXF7    |   444|
|11    |MUXF8    |    26|
|12    |ODDR2    |     5|
|13    |RAMB36E1 |    12|
|15    |FDCE     |  4510|
|16    |FDPE     |   134|
|17    |FDRE     |  1140|
|18    |FDSE     |     5|
|19    |LD       |    32|
|20    |IBUF     |     9|
|21    |OBUF     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1860.277 ; gain = 945.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 464 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 1860.277 ; gain = 835.207
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1860.277 ; gain = 945.977
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1860.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 793 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_rgmii_tx/ODDR_inst' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_rgmii_tx/txdata_bus[0].ODDR_inst' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_rgmii_tx/txdata_bus[1].ODDR_inst' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_rgmii_tx/txdata_bus[2].ODDR_inst' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_rgmii_tx/txdata_bus[3].ODDR_inst' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1860.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  LD => LDCE: 32 instances
  ODDR2 => ODDR: 5 instances

Synth Design complete | Checksum: cc5a8a67
INFO: [Common 17-83] Releasing license: Synthesis
218 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 1860.277 ; gain = 1353.605
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1860.277 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/fpga_sipo_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_sipo_test_utilization_synth.rpt -pb fpga_sipo_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 16 18:11:11 2025...
