{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1587956010604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1587956010605 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "magical_pug 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"magical_pug\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1587956010640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587956010785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587956010786 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1587956011035 ""}  } { { "altera_pll.v" "" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1587956011035 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1587956011062 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1587956011827 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1587956011864 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1587956012131 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1587956012180 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1587956027494 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 149 global CLKCTRL_G11 " "VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 149 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1587956028230 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1587956028230 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK2_50~inputCLKENA0 345 global CLKCTRL_G7 " "CLOCK2_50~inputCLKENA0 with 345 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1587956028230 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1587956028230 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587956028231 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587956030257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587956030257 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587956030257 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1587956030257 ""}
{ "Info" "ISTA_SDC_FOUND" "VGA_Subsystem/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'VGA_Subsystem/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1587956030263 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SOC_golden_top.sdc " "Synopsys Design Constraints File file not found: 'DE1_SOC_golden_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1587956030266 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1587956030267 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1587956030267 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1587956030268 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956030273 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956030273 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956030273 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1587956030273 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1587956030283 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1587956030283 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1587956030284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1587956030333 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587956030335 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587956030343 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1587956030346 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1587956030347 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1587956030348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1587956030484 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1587956030486 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1587956030486 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587956030753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1587956038588 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1587956039770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587956042818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1587956046894 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1587956047718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587956047718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1587956050498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1587956056502 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1587956056502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1587956057094 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1587956057094 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1587956057094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587956057099 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.37 " "Total time spent on timing analysis during the Fitter is 2.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1587956060459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587956060515 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587956062155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587956062156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587956063641 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587956070132 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1587956070694 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "96 " "Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 217 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1587956070743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/output_files/magical_pug.fit.smsg " "Generated suppressed messages file D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/output_files/magical_pug.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1587956070906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6737 " "Peak virtual memory: 6737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587956071967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 26 20:54:31 2020 " "Processing ended: Sun Apr 26 20:54:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587956071967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587956071967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587956071967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1587956071967 ""}
