This project is an educative project with the goal to implement a basic RISC-V CPU in Verilog for an educative purpose.
