$date
	Sat Oct 22 22:17:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#219099
b101 !
1"
#219102
b101 &
b101 %
1$
#219103
0"
#219106
b10000 &
b10000 %
#219110
b1000 &
b1000 %
#219114
b100 &
b100 %
#219118
b10 &
b10 %
#219122
b1 &
b1 %
1#
#219126
b0 &
0#
b0 %
0$
#1248778
b11100 &
b11100 %
1$
b11100 !
1"
#1248779
0"
#1248782
b1110 &
b1110 %
#1248786
b111 &
b111 %
#1248790
b10110 &
b10110 %
#1248794
b1011 &
b1011 %
#1248798
b100010 &
b100010 %
#1248802
b10001 &
b10001 %
#1248806
b110100 &
b110100 %
#1248810
b11010 &
b11010 %
#1248814
b1101 &
b1101 %
#1248818
b101000 &
b101000 %
#1248822
b10100 &
b10100 %
#1248826
b1010 &
b1010 %
#1248830
b101 &
b101 %
#1248834
b10000 &
b10000 %
#1248838
b1000 &
b1000 %
#1248842
b100 &
b100 %
#1248846
b10 &
b10 %
#1248850
b1 &
b1 %
1#
#1248854
b0 &
0#
b0 %
0$
#2211355
b10100 !
1"
#2211358
b10100 &
b10100 %
1$
#2211359
0"
#2211362
b1010 &
b1010 %
#2211366
b101 &
b101 %
#2211370
b10000 &
b10000 %
#2211374
b1000 &
b1000 %
#2211378
b100 &
b100 %
#2211382
b10 &
b10 %
#2211386
b1 &
b1 %
1#
#2211390
b0 &
0#
b0 %
0$
#4500012
