
JoyStick.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004488  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08004594  08004594  00005594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004654  08004654  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004654  08004654  00006068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004654  08004654  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004654  08004654  00005654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004658  08004658  00005658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800465c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c8  20000068  080046c4  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000330  080046c4  00006330  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e4b1  00000000  00000000  00006091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002478  00000000  00000000  00014542  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e88  00000000  00000000  000169c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b57  00000000  00000000  00017848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001941e  00000000  00000000  0001839f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000107ac  00000000  00000000  000317bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091783  00000000  00000000  00041f69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d36ec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004428  00000000  00000000  000d3730  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000d7b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	0800457c 	.word	0x0800457c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	0800457c 	.word	0x0800457c

0800014c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  if (ch == '\n')
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b0a      	cmp	r3, #10
 8000158:	d106      	bne.n	8000168 <__io_putchar+0x1c>
    HAL_UART_Transmit (&huart2, (uint8_t*) "\r", 1, 0xFFFF);
 800015a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800015e:	2201      	movs	r2, #1
 8000160:	4907      	ldr	r1, [pc, #28]	@ (8000180 <__io_putchar+0x34>)
 8000162:	4808      	ldr	r0, [pc, #32]	@ (8000184 <__io_putchar+0x38>)
 8000164:	f003 f8a0 	bl	80032a8 <HAL_UART_Transmit>
  HAL_UART_Transmit (&huart2, (uint8_t*) &ch, 1, 0xFFFF);
 8000168:	1d39      	adds	r1, r7, #4
 800016a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800016e:	2201      	movs	r2, #1
 8000170:	4804      	ldr	r0, [pc, #16]	@ (8000184 <__io_putchar+0x38>)
 8000172:	f003 f899 	bl	80032a8 <HAL_UART_Transmit>

  return ch;
 8000176:	687b      	ldr	r3, [r7, #4]
}
 8000178:	4618      	mov	r0, r3
 800017a:	3708      	adds	r7, #8
 800017c:	46bd      	mov	sp, r7
 800017e:	bd80      	pop	{r7, pc}
 8000180:	08004594 	.word	0x08004594
 8000184:	20000140 	.word	0x20000140

08000188 <apply_moving_average_filter>:
  * @param  new_value: 새로운 ADC 값
  * @param  filter_buffer: 필터 버퍼 포인터
  * @retval 필터링된 값
  */
uint16_t apply_moving_average_filter(uint16_t new_value, uint32_t *filter_buffer)
{
 8000188:	b480      	push	{r7}
 800018a:	b087      	sub	sp, #28
 800018c:	af00      	add	r7, sp, #0
 800018e:	4603      	mov	r3, r0
 8000190:	6039      	str	r1, [r7, #0]
 8000192:	80fb      	strh	r3, [r7, #6]
    static uint8_t x_init = 0, y_init = 0;
    uint32_t sum = 0;
 8000194:	2300      	movs	r3, #0
 8000196:	617b      	str	r3, [r7, #20]

    // 필터 버퍼 구분 (X축 또는 Y축)
    if (filter_buffer == x_filter_buffer) {
 8000198:	683b      	ldr	r3, [r7, #0]
 800019a:	4a29      	ldr	r2, [pc, #164]	@ (8000240 <apply_moving_average_filter+0xb8>)
 800019c:	4293      	cmp	r3, r2
 800019e:	d117      	bne.n	80001d0 <apply_moving_average_filter+0x48>
        if (!x_init) {
 80001a0:	4b28      	ldr	r3, [pc, #160]	@ (8000244 <apply_moving_average_filter+0xbc>)
 80001a2:	781b      	ldrb	r3, [r3, #0]
 80001a4:	2b00      	cmp	r3, #0
 80001a6:	d12b      	bne.n	8000200 <apply_moving_average_filter+0x78>
            // 초기화: 모든 버퍼를 첫 번째 값으로 채움
            for (int i = 0; i < FILTER_SIZE; i++) {
 80001a8:	2300      	movs	r3, #0
 80001aa:	613b      	str	r3, [r7, #16]
 80001ac:	e008      	b.n	80001c0 <apply_moving_average_filter+0x38>
                filter_buffer[i] = new_value;
 80001ae:	693b      	ldr	r3, [r7, #16]
 80001b0:	009b      	lsls	r3, r3, #2
 80001b2:	683a      	ldr	r2, [r7, #0]
 80001b4:	4413      	add	r3, r2
 80001b6:	88fa      	ldrh	r2, [r7, #6]
 80001b8:	601a      	str	r2, [r3, #0]
            for (int i = 0; i < FILTER_SIZE; i++) {
 80001ba:	693b      	ldr	r3, [r7, #16]
 80001bc:	3301      	adds	r3, #1
 80001be:	613b      	str	r3, [r7, #16]
 80001c0:	693b      	ldr	r3, [r7, #16]
 80001c2:	2b07      	cmp	r3, #7
 80001c4:	ddf3      	ble.n	80001ae <apply_moving_average_filter+0x26>
            }
            x_init = 1;
 80001c6:	4b1f      	ldr	r3, [pc, #124]	@ (8000244 <apply_moving_average_filter+0xbc>)
 80001c8:	2201      	movs	r2, #1
 80001ca:	701a      	strb	r2, [r3, #0]
            return new_value;
 80001cc:	88fb      	ldrh	r3, [r7, #6]
 80001ce:	e032      	b.n	8000236 <apply_moving_average_filter+0xae>
        }
    } else {
        if (!y_init) {
 80001d0:	4b1d      	ldr	r3, [pc, #116]	@ (8000248 <apply_moving_average_filter+0xc0>)
 80001d2:	781b      	ldrb	r3, [r3, #0]
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d113      	bne.n	8000200 <apply_moving_average_filter+0x78>
            // 초기화: 모든 버퍼를 첫 번째 값으로 채움
            for (int i = 0; i < FILTER_SIZE; i++) {
 80001d8:	2300      	movs	r3, #0
 80001da:	60fb      	str	r3, [r7, #12]
 80001dc:	e008      	b.n	80001f0 <apply_moving_average_filter+0x68>
                filter_buffer[i] = new_value;
 80001de:	68fb      	ldr	r3, [r7, #12]
 80001e0:	009b      	lsls	r3, r3, #2
 80001e2:	683a      	ldr	r2, [r7, #0]
 80001e4:	4413      	add	r3, r2
 80001e6:	88fa      	ldrh	r2, [r7, #6]
 80001e8:	601a      	str	r2, [r3, #0]
            for (int i = 0; i < FILTER_SIZE; i++) {
 80001ea:	68fb      	ldr	r3, [r7, #12]
 80001ec:	3301      	adds	r3, #1
 80001ee:	60fb      	str	r3, [r7, #12]
 80001f0:	68fb      	ldr	r3, [r7, #12]
 80001f2:	2b07      	cmp	r3, #7
 80001f4:	ddf3      	ble.n	80001de <apply_moving_average_filter+0x56>
            }
            y_init = 1;
 80001f6:	4b14      	ldr	r3, [pc, #80]	@ (8000248 <apply_moving_average_filter+0xc0>)
 80001f8:	2201      	movs	r2, #1
 80001fa:	701a      	strb	r2, [r3, #0]
            return new_value;
 80001fc:	88fb      	ldrh	r3, [r7, #6]
 80001fe:	e01a      	b.n	8000236 <apply_moving_average_filter+0xae>
        }
    }

    // 새로운 값을 버퍼에 추가
    filter_buffer[filter_index] = new_value;
 8000200:	4b12      	ldr	r3, [pc, #72]	@ (800024c <apply_moving_average_filter+0xc4>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	009b      	lsls	r3, r3, #2
 8000206:	683a      	ldr	r2, [r7, #0]
 8000208:	4413      	add	r3, r2
 800020a:	88fa      	ldrh	r2, [r7, #6]
 800020c:	601a      	str	r2, [r3, #0]

    // 평균 계산
    for (int i = 0; i < FILTER_SIZE; i++) {
 800020e:	2300      	movs	r3, #0
 8000210:	60bb      	str	r3, [r7, #8]
 8000212:	e00a      	b.n	800022a <apply_moving_average_filter+0xa2>
        sum += filter_buffer[i];
 8000214:	68bb      	ldr	r3, [r7, #8]
 8000216:	009b      	lsls	r3, r3, #2
 8000218:	683a      	ldr	r2, [r7, #0]
 800021a:	4413      	add	r3, r2
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	697a      	ldr	r2, [r7, #20]
 8000220:	4413      	add	r3, r2
 8000222:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < FILTER_SIZE; i++) {
 8000224:	68bb      	ldr	r3, [r7, #8]
 8000226:	3301      	adds	r3, #1
 8000228:	60bb      	str	r3, [r7, #8]
 800022a:	68bb      	ldr	r3, [r7, #8]
 800022c:	2b07      	cmp	r3, #7
 800022e:	ddf1      	ble.n	8000214 <apply_moving_average_filter+0x8c>
    }

    return (uint16_t)(sum / FILTER_SIZE);
 8000230:	697b      	ldr	r3, [r7, #20]
 8000232:	08db      	lsrs	r3, r3, #3
 8000234:	b29b      	uxth	r3, r3
}
 8000236:	4618      	mov	r0, r3
 8000238:	371c      	adds	r7, #28
 800023a:	46bd      	mov	sp, r7
 800023c:	bc80      	pop	{r7}
 800023e:	4770      	bx	lr
 8000240:	20000190 	.word	0x20000190
 8000244:	200001da 	.word	0x200001da
 8000248:	200001db 	.word	0x200001db
 800024c:	200001d0 	.word	0x200001d0

08000250 <convert_to_percentage>:
  * @brief  ADC 값을 백분율로 변환 (-100 ~ +100)
  * @param  adc_value: ADC 값 (0 ~ 4095)
  * @retval 백분율 값
  */
int16_t convert_to_percentage(uint16_t adc_value)
{
 8000250:	b480      	push	{r7}
 8000252:	b085      	sub	sp, #20
 8000254:	af00      	add	r7, sp, #0
 8000256:	4603      	mov	r3, r0
 8000258:	80fb      	strh	r3, [r7, #6]
    // ADC 중앙값을 기준으로 -100 ~ +100으로 변환
    int16_t centered_value = (int16_t)adc_value - (ADC_MAX_VALUE / 2);
 800025a:	88fb      	ldrh	r3, [r7, #6]
 800025c:	f2a3 73ff 	subw	r3, r3, #2047	@ 0x7ff
 8000260:	b29b      	uxth	r3, r3
 8000262:	81bb      	strh	r3, [r7, #12]
    int16_t percentage = (centered_value * 100) / (ADC_MAX_VALUE / 2);
 8000264:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000268:	2264      	movs	r2, #100	@ 0x64
 800026a:	fb02 f303 	mul.w	r3, r2, r3
 800026e:	4a0e      	ldr	r2, [pc, #56]	@ (80002a8 <convert_to_percentage+0x58>)
 8000270:	fb82 1203 	smull	r1, r2, r2, r3
 8000274:	441a      	add	r2, r3
 8000276:	1292      	asrs	r2, r2, #10
 8000278:	17db      	asrs	r3, r3, #31
 800027a:	1ad3      	subs	r3, r2, r3
 800027c:	81fb      	strh	r3, [r7, #14]

    // 범위 제한
    if (percentage > 100) percentage = 100;
 800027e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000282:	2b64      	cmp	r3, #100	@ 0x64
 8000284:	dd01      	ble.n	800028a <convert_to_percentage+0x3a>
 8000286:	2364      	movs	r3, #100	@ 0x64
 8000288:	81fb      	strh	r3, [r7, #14]
    if (percentage < -100) percentage = -100;
 800028a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800028e:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8000292:	da02      	bge.n	800029a <convert_to_percentage+0x4a>
 8000294:	f64f 739c 	movw	r3, #65436	@ 0xff9c
 8000298:	81fb      	strh	r3, [r7, #14]

    return percentage;
 800029a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800029e:	4618      	mov	r0, r3
 80002a0:	3714      	adds	r7, #20
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bc80      	pop	{r7}
 80002a6:	4770      	bx	lr
 80002a8:	80100201 	.word	0x80100201

080002ac <process_joystick_data>:
  * @brief  조이스틱 데이터 처리
  * @param  None
  * @retval None
  */
void process_joystick_data(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
    // 원시 ADC 값 읽기
    joystick_x_raw = adc_buffer[0];  // ADC Channel 0 (PA0)
 80002b0:	4b1e      	ldr	r3, [pc, #120]	@ (800032c <process_joystick_data+0x80>)
 80002b2:	881a      	ldrh	r2, [r3, #0]
 80002b4:	4b1e      	ldr	r3, [pc, #120]	@ (8000330 <process_joystick_data+0x84>)
 80002b6:	801a      	strh	r2, [r3, #0]
    joystick_y_raw = adc_buffer[1];  // ADC Channel 1 (PA1)
 80002b8:	4b1c      	ldr	r3, [pc, #112]	@ (800032c <process_joystick_data+0x80>)
 80002ba:	885a      	ldrh	r2, [r3, #2]
 80002bc:	4b1d      	ldr	r3, [pc, #116]	@ (8000334 <process_joystick_data+0x88>)
 80002be:	801a      	strh	r2, [r3, #0]

    // 이동평균 필터 적용
    joystick_x_filtered = apply_moving_average_filter(joystick_x_raw, x_filter_buffer);
 80002c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000330 <process_joystick_data+0x84>)
 80002c2:	881b      	ldrh	r3, [r3, #0]
 80002c4:	491c      	ldr	r1, [pc, #112]	@ (8000338 <process_joystick_data+0x8c>)
 80002c6:	4618      	mov	r0, r3
 80002c8:	f7ff ff5e 	bl	8000188 <apply_moving_average_filter>
 80002cc:	4603      	mov	r3, r0
 80002ce:	461a      	mov	r2, r3
 80002d0:	4b1a      	ldr	r3, [pc, #104]	@ (800033c <process_joystick_data+0x90>)
 80002d2:	801a      	strh	r2, [r3, #0]
    joystick_y_filtered = apply_moving_average_filter(joystick_y_raw, y_filter_buffer);
 80002d4:	4b17      	ldr	r3, [pc, #92]	@ (8000334 <process_joystick_data+0x88>)
 80002d6:	881b      	ldrh	r3, [r3, #0]
 80002d8:	4919      	ldr	r1, [pc, #100]	@ (8000340 <process_joystick_data+0x94>)
 80002da:	4618      	mov	r0, r3
 80002dc:	f7ff ff54 	bl	8000188 <apply_moving_average_filter>
 80002e0:	4603      	mov	r3, r0
 80002e2:	461a      	mov	r2, r3
 80002e4:	4b17      	ldr	r3, [pc, #92]	@ (8000344 <process_joystick_data+0x98>)
 80002e6:	801a      	strh	r2, [r3, #0]

    // 필터 인덱스 업데이트 (두 축 공통 사용)
    filter_index = (filter_index + 1) % FILTER_SIZE;
 80002e8:	4b17      	ldr	r3, [pc, #92]	@ (8000348 <process_joystick_data+0x9c>)
 80002ea:	781b      	ldrb	r3, [r3, #0]
 80002ec:	3301      	adds	r3, #1
 80002ee:	425a      	negs	r2, r3
 80002f0:	f003 0307 	and.w	r3, r3, #7
 80002f4:	f002 0207 	and.w	r2, r2, #7
 80002f8:	bf58      	it	pl
 80002fa:	4253      	negpl	r3, r2
 80002fc:	b2da      	uxtb	r2, r3
 80002fe:	4b12      	ldr	r3, [pc, #72]	@ (8000348 <process_joystick_data+0x9c>)
 8000300:	701a      	strb	r2, [r3, #0]

    // 백분율로 변환
    joystick_x_percent = convert_to_percentage(joystick_x_filtered);
 8000302:	4b0e      	ldr	r3, [pc, #56]	@ (800033c <process_joystick_data+0x90>)
 8000304:	881b      	ldrh	r3, [r3, #0]
 8000306:	4618      	mov	r0, r3
 8000308:	f7ff ffa2 	bl	8000250 <convert_to_percentage>
 800030c:	4603      	mov	r3, r0
 800030e:	461a      	mov	r2, r3
 8000310:	4b0e      	ldr	r3, [pc, #56]	@ (800034c <process_joystick_data+0xa0>)
 8000312:	801a      	strh	r2, [r3, #0]
    joystick_y_percent = convert_to_percentage(joystick_y_filtered);
 8000314:	4b0b      	ldr	r3, [pc, #44]	@ (8000344 <process_joystick_data+0x98>)
 8000316:	881b      	ldrh	r3, [r3, #0]
 8000318:	4618      	mov	r0, r3
 800031a:	f7ff ff99 	bl	8000250 <convert_to_percentage>
 800031e:	4603      	mov	r3, r0
 8000320:	461a      	mov	r2, r3
 8000322:	4b0b      	ldr	r3, [pc, #44]	@ (8000350 <process_joystick_data+0xa4>)
 8000324:	801a      	strh	r2, [r3, #0]
}
 8000326:	bf00      	nop
 8000328:	bd80      	pop	{r7, pc}
 800032a:	bf00      	nop
 800032c:	20000188 	.word	0x20000188
 8000330:	2000018c 	.word	0x2000018c
 8000334:	2000018e 	.word	0x2000018e
 8000338:	20000190 	.word	0x20000190
 800033c:	200001d2 	.word	0x200001d2
 8000340:	200001b0 	.word	0x200001b0
 8000344:	200001d4 	.word	0x200001d4
 8000348:	200001d0 	.word	0x200001d0
 800034c:	200001d6 	.word	0x200001d6
 8000350:	200001d8 	.word	0x200001d8

08000354 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  타이머 콜백 함수 (주기적 ADC 읽기용)
  * @param  htim: 타이머 핸들
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b084      	sub	sp, #16
 8000358:	af02      	add	r7, sp, #8
 800035a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000364:	d113      	bne.n	800038e <HAL_TIM_PeriodElapsedCallback+0x3a>
        // 조이스틱 데이터 처리
        process_joystick_data();
 8000366:	f7ff ffa1 	bl	80002ac <process_joystick_data>

        // UART로 데이터 출력 (디버깅용)
        printf("X: %d%% (%d), Y: %d%% (%d)\n",
 800036a:	4b0b      	ldr	r3, [pc, #44]	@ (8000398 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800036c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000370:	4619      	mov	r1, r3
 8000372:	4b0a      	ldr	r3, [pc, #40]	@ (800039c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000374:	881b      	ldrh	r3, [r3, #0]
 8000376:	461a      	mov	r2, r3
 8000378:	4b09      	ldr	r3, [pc, #36]	@ (80003a0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800037a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800037e:	4618      	mov	r0, r3
 8000380:	4b08      	ldr	r3, [pc, #32]	@ (80003a4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000382:	881b      	ldrh	r3, [r3, #0]
 8000384:	9300      	str	r3, [sp, #0]
 8000386:	4603      	mov	r3, r0
 8000388:	4807      	ldr	r0, [pc, #28]	@ (80003a8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800038a:	f003 fa23 	bl	80037d4 <iprintf>
                joystick_x_percent, joystick_x_filtered,
                joystick_y_percent, joystick_y_filtered);
    }
}
 800038e:	bf00      	nop
 8000390:	3708      	adds	r7, #8
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	200001d6 	.word	0x200001d6
 800039c:	200001d2 	.word	0x200001d2
 80003a0:	200001d8 	.word	0x200001d8
 80003a4:	200001d4 	.word	0x200001d4
 80003a8:	08004598 	.word	0x08004598

080003ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003b0:	f000 fc02 	bl	8000bb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003b4:	f000 f834 	bl	8000420 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003b8:	f000 f96e 	bl	8000698 <MX_GPIO_Init>
  MX_DMA_Init();
 80003bc:	f000 f94e 	bl	800065c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80003c0:	f000 f922 	bl	8000608 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80003c4:	f000 f884 	bl	80004d0 <MX_ADC1_Init>
  MX_TIM2_Init();
 80003c8:	f000 f8d0 	bl	800056c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  if (HAL_DMA_Init(&hdma_adc1) != HAL_OK) {
 80003cc:	480f      	ldr	r0, [pc, #60]	@ (800040c <main+0x60>)
 80003ce:	f001 fa01 	bl	80017d4 <HAL_DMA_Init>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d001      	beq.n	80003dc <main+0x30>
      Error_Handler();
 80003d8:	f000 f9d6 	bl	8000788 <Error_Handler>
  }

  // ADC1 핸들과 DMA 링크
  __HAL_LINKDMA(&hadc1, DMA_Handle, hdma_adc1);
 80003dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000410 <main+0x64>)
 80003de:	4a0b      	ldr	r2, [pc, #44]	@ (800040c <main+0x60>)
 80003e0:	621a      	str	r2, [r3, #32]
 80003e2:	4b0a      	ldr	r3, [pc, #40]	@ (800040c <main+0x60>)
 80003e4:	4a0a      	ldr	r2, [pc, #40]	@ (8000410 <main+0x64>)
 80003e6:	625a      	str	r2, [r3, #36]	@ 0x24

  // ADC 캘리브레이션
  HAL_ADCEx_Calibration_Start(&hadc1);
 80003e8:	4809      	ldr	r0, [pc, #36]	@ (8000410 <main+0x64>)
 80003ea:	f001 f837 	bl	800145c <HAL_ADCEx_Calibration_Start>

  // DMA를 사용한 연속 ADC 변환 시작
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, ADC_BUFFER_SIZE);
 80003ee:	2202      	movs	r2, #2
 80003f0:	4908      	ldr	r1, [pc, #32]	@ (8000414 <main+0x68>)
 80003f2:	4807      	ldr	r0, [pc, #28]	@ (8000410 <main+0x64>)
 80003f4:	f000 fd3e 	bl	8000e74 <HAL_ADC_Start_DMA>

  // 타이머 시작 (50ms 주기로 데이터 처리)
  HAL_TIM_Base_Start_IT(&htim2);
 80003f8:	4807      	ldr	r0, [pc, #28]	@ (8000418 <main+0x6c>)
 80003fa:	f002 fb63 	bl	8002ac4 <HAL_TIM_Base_Start_IT>

  // 시작 메시지
  printf("STM32F103 조이스틱 ADC 읽기 시작\n");
 80003fe:	4807      	ldr	r0, [pc, #28]	@ (800041c <main+0x70>)
 8000400:	f003 fa50 	bl	80038a4 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(10);  // 메인 루프 딜레이
 8000404:	200a      	movs	r0, #10
 8000406:	f000 fc39 	bl	8000c7c <HAL_Delay>
 800040a:	e7fb      	b.n	8000404 <main+0x58>
 800040c:	200000b4 	.word	0x200000b4
 8000410:	20000084 	.word	0x20000084
 8000414:	20000188 	.word	0x20000188
 8000418:	200000f8 	.word	0x200000f8
 800041c:	080045b4 	.word	0x080045b4

08000420 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b094      	sub	sp, #80	@ 0x50
 8000424:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000426:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800042a:	2228      	movs	r2, #40	@ 0x28
 800042c:	2100      	movs	r1, #0
 800042e:	4618      	mov	r0, r3
 8000430:	f003 fb18 	bl	8003a64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000434:	f107 0314 	add.w	r3, r7, #20
 8000438:	2200      	movs	r2, #0
 800043a:	601a      	str	r2, [r3, #0]
 800043c:	605a      	str	r2, [r3, #4]
 800043e:	609a      	str	r2, [r3, #8]
 8000440:	60da      	str	r2, [r3, #12]
 8000442:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000444:	1d3b      	adds	r3, r7, #4
 8000446:	2200      	movs	r2, #0
 8000448:	601a      	str	r2, [r3, #0]
 800044a:	605a      	str	r2, [r3, #4]
 800044c:	609a      	str	r2, [r3, #8]
 800044e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000450:	2302      	movs	r3, #2
 8000452:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000454:	2301      	movs	r3, #1
 8000456:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000458:	2310      	movs	r3, #16
 800045a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800045c:	2302      	movs	r3, #2
 800045e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000460:	2300      	movs	r3, #0
 8000462:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000464:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000468:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800046a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800046e:	4618      	mov	r0, r3
 8000470:	f001 fd5c 	bl	8001f2c <HAL_RCC_OscConfig>
 8000474:	4603      	mov	r3, r0
 8000476:	2b00      	cmp	r3, #0
 8000478:	d001      	beq.n	800047e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800047a:	f000 f985 	bl	8000788 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800047e:	230f      	movs	r3, #15
 8000480:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000482:	2302      	movs	r3, #2
 8000484:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000486:	2300      	movs	r3, #0
 8000488:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800048a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800048e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000490:	2300      	movs	r3, #0
 8000492:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000494:	f107 0314 	add.w	r3, r7, #20
 8000498:	2102      	movs	r1, #2
 800049a:	4618      	mov	r0, r3
 800049c:	f001 ffc8 	bl	8002430 <HAL_RCC_ClockConfig>
 80004a0:	4603      	mov	r3, r0
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d001      	beq.n	80004aa <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80004a6:	f000 f96f 	bl	8000788 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80004aa:	2302      	movs	r3, #2
 80004ac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80004ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80004b2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004b4:	1d3b      	adds	r3, r7, #4
 80004b6:	4618      	mov	r0, r3
 80004b8:	f002 f948 	bl	800274c <HAL_RCCEx_PeriphCLKConfig>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d001      	beq.n	80004c6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80004c2:	f000 f961 	bl	8000788 <Error_Handler>
  }
}
 80004c6:	bf00      	nop
 80004c8:	3750      	adds	r7, #80	@ 0x50
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
	...

080004d0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b084      	sub	sp, #16
 80004d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004d6:	1d3b      	adds	r3, r7, #4
 80004d8:	2200      	movs	r2, #0
 80004da:	601a      	str	r2, [r3, #0]
 80004dc:	605a      	str	r2, [r3, #4]
 80004de:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80004e0:	4b20      	ldr	r3, [pc, #128]	@ (8000564 <MX_ADC1_Init+0x94>)
 80004e2:	4a21      	ldr	r2, [pc, #132]	@ (8000568 <MX_ADC1_Init+0x98>)
 80004e4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80004e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000564 <MX_ADC1_Init+0x94>)
 80004e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80004ec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80004ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000564 <MX_ADC1_Init+0x94>)
 80004f0:	2201      	movs	r2, #1
 80004f2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004f4:	4b1b      	ldr	r3, [pc, #108]	@ (8000564 <MX_ADC1_Init+0x94>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000564 <MX_ADC1_Init+0x94>)
 80004fc:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000500:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000502:	4b18      	ldr	r3, [pc, #96]	@ (8000564 <MX_ADC1_Init+0x94>)
 8000504:	2200      	movs	r2, #0
 8000506:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000508:	4b16      	ldr	r3, [pc, #88]	@ (8000564 <MX_ADC1_Init+0x94>)
 800050a:	2202      	movs	r2, #2
 800050c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800050e:	4815      	ldr	r0, [pc, #84]	@ (8000564 <MX_ADC1_Init+0x94>)
 8000510:	f000 fbd8 	bl	8000cc4 <HAL_ADC_Init>
 8000514:	4603      	mov	r3, r0
 8000516:	2b00      	cmp	r3, #0
 8000518:	d001      	beq.n	800051e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800051a:	f000 f935 	bl	8000788 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800051e:	2300      	movs	r3, #0
 8000520:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000522:	2301      	movs	r3, #1
 8000524:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000526:	2307      	movs	r3, #7
 8000528:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800052a:	1d3b      	adds	r3, r7, #4
 800052c:	4619      	mov	r1, r3
 800052e:	480d      	ldr	r0, [pc, #52]	@ (8000564 <MX_ADC1_Init+0x94>)
 8000530:	f000 fd9a 	bl	8001068 <HAL_ADC_ConfigChannel>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d001      	beq.n	800053e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800053a:	f000 f925 	bl	8000788 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800053e:	2301      	movs	r3, #1
 8000540:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000542:	2302      	movs	r3, #2
 8000544:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000546:	1d3b      	adds	r3, r7, #4
 8000548:	4619      	mov	r1, r3
 800054a:	4806      	ldr	r0, [pc, #24]	@ (8000564 <MX_ADC1_Init+0x94>)
 800054c:	f000 fd8c 	bl	8001068 <HAL_ADC_ConfigChannel>
 8000550:	4603      	mov	r3, r0
 8000552:	2b00      	cmp	r3, #0
 8000554:	d001      	beq.n	800055a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000556:	f000 f917 	bl	8000788 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800055a:	bf00      	nop
 800055c:	3710      	adds	r7, #16
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	20000084 	.word	0x20000084
 8000568:	40012400 	.word	0x40012400

0800056c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b086      	sub	sp, #24
 8000570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000572:	f107 0308 	add.w	r3, r7, #8
 8000576:	2200      	movs	r2, #0
 8000578:	601a      	str	r2, [r3, #0]
 800057a:	605a      	str	r2, [r3, #4]
 800057c:	609a      	str	r2, [r3, #8]
 800057e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000580:	463b      	mov	r3, r7
 8000582:	2200      	movs	r2, #0
 8000584:	601a      	str	r2, [r3, #0]
 8000586:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000588:	4b1e      	ldr	r3, [pc, #120]	@ (8000604 <MX_TIM2_Init+0x98>)
 800058a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800058e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6399;
 8000590:	4b1c      	ldr	r3, [pc, #112]	@ (8000604 <MX_TIM2_Init+0x98>)
 8000592:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8000596:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000598:	4b1a      	ldr	r3, [pc, #104]	@ (8000604 <MX_TIM2_Init+0x98>)
 800059a:	2200      	movs	r2, #0
 800059c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 800059e:	4b19      	ldr	r3, [pc, #100]	@ (8000604 <MX_TIM2_Init+0x98>)
 80005a0:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80005a4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005a6:	4b17      	ldr	r3, [pc, #92]	@ (8000604 <MX_TIM2_Init+0x98>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005ac:	4b15      	ldr	r3, [pc, #84]	@ (8000604 <MX_TIM2_Init+0x98>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005b2:	4814      	ldr	r0, [pc, #80]	@ (8000604 <MX_TIM2_Init+0x98>)
 80005b4:	f002 fa36 	bl	8002a24 <HAL_TIM_Base_Init>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80005be:	f000 f8e3 	bl	8000788 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005c6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80005c8:	f107 0308 	add.w	r3, r7, #8
 80005cc:	4619      	mov	r1, r3
 80005ce:	480d      	ldr	r0, [pc, #52]	@ (8000604 <MX_TIM2_Init+0x98>)
 80005d0:	f002 fbba 	bl	8002d48 <HAL_TIM_ConfigClockSource>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80005da:	f000 f8d5 	bl	8000788 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005de:	2300      	movs	r3, #0
 80005e0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005e2:	2300      	movs	r3, #0
 80005e4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005e6:	463b      	mov	r3, r7
 80005e8:	4619      	mov	r1, r3
 80005ea:	4806      	ldr	r0, [pc, #24]	@ (8000604 <MX_TIM2_Init+0x98>)
 80005ec:	f002 fd9c 	bl	8003128 <HAL_TIMEx_MasterConfigSynchronization>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80005f6:	f000 f8c7 	bl	8000788 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80005fa:	bf00      	nop
 80005fc:	3718      	adds	r7, #24
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	200000f8 	.word	0x200000f8

08000608 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800060c:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <MX_USART2_UART_Init+0x4c>)
 800060e:	4a12      	ldr	r2, [pc, #72]	@ (8000658 <MX_USART2_UART_Init+0x50>)
 8000610:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000612:	4b10      	ldr	r3, [pc, #64]	@ (8000654 <MX_USART2_UART_Init+0x4c>)
 8000614:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000618:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800061a:	4b0e      	ldr	r3, [pc, #56]	@ (8000654 <MX_USART2_UART_Init+0x4c>)
 800061c:	2200      	movs	r2, #0
 800061e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000620:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <MX_USART2_UART_Init+0x4c>)
 8000622:	2200      	movs	r2, #0
 8000624:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000626:	4b0b      	ldr	r3, [pc, #44]	@ (8000654 <MX_USART2_UART_Init+0x4c>)
 8000628:	2200      	movs	r2, #0
 800062a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800062c:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <MX_USART2_UART_Init+0x4c>)
 800062e:	220c      	movs	r2, #12
 8000630:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000632:	4b08      	ldr	r3, [pc, #32]	@ (8000654 <MX_USART2_UART_Init+0x4c>)
 8000634:	2200      	movs	r2, #0
 8000636:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000638:	4b06      	ldr	r3, [pc, #24]	@ (8000654 <MX_USART2_UART_Init+0x4c>)
 800063a:	2200      	movs	r2, #0
 800063c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800063e:	4805      	ldr	r0, [pc, #20]	@ (8000654 <MX_USART2_UART_Init+0x4c>)
 8000640:	f002 fde2 	bl	8003208 <HAL_UART_Init>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800064a:	f000 f89d 	bl	8000788 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800064e:	bf00      	nop
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	20000140 	.word	0x20000140
 8000658:	40004400 	.word	0x40004400

0800065c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000662:	4b0c      	ldr	r3, [pc, #48]	@ (8000694 <MX_DMA_Init+0x38>)
 8000664:	695b      	ldr	r3, [r3, #20]
 8000666:	4a0b      	ldr	r2, [pc, #44]	@ (8000694 <MX_DMA_Init+0x38>)
 8000668:	f043 0301 	orr.w	r3, r3, #1
 800066c:	6153      	str	r3, [r2, #20]
 800066e:	4b09      	ldr	r3, [pc, #36]	@ (8000694 <MX_DMA_Init+0x38>)
 8000670:	695b      	ldr	r3, [r3, #20]
 8000672:	f003 0301 	and.w	r3, r3, #1
 8000676:	607b      	str	r3, [r7, #4]
 8000678:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800067a:	2200      	movs	r2, #0
 800067c:	2100      	movs	r1, #0
 800067e:	200b      	movs	r0, #11
 8000680:	f001 f871 	bl	8001766 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000684:	200b      	movs	r0, #11
 8000686:	f001 f88a 	bl	800179e <HAL_NVIC_EnableIRQ>

}
 800068a:	bf00      	nop
 800068c:	3708      	adds	r7, #8
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	40021000 	.word	0x40021000

08000698 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b088      	sub	sp, #32
 800069c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069e:	f107 0310 	add.w	r3, r7, #16
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
 80006a6:	605a      	str	r2, [r3, #4]
 80006a8:	609a      	str	r2, [r3, #8]
 80006aa:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ac:	4b32      	ldr	r3, [pc, #200]	@ (8000778 <MX_GPIO_Init+0xe0>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	4a31      	ldr	r2, [pc, #196]	@ (8000778 <MX_GPIO_Init+0xe0>)
 80006b2:	f043 0310 	orr.w	r3, r3, #16
 80006b6:	6193      	str	r3, [r2, #24]
 80006b8:	4b2f      	ldr	r3, [pc, #188]	@ (8000778 <MX_GPIO_Init+0xe0>)
 80006ba:	699b      	ldr	r3, [r3, #24]
 80006bc:	f003 0310 	and.w	r3, r3, #16
 80006c0:	60fb      	str	r3, [r7, #12]
 80006c2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006c4:	4b2c      	ldr	r3, [pc, #176]	@ (8000778 <MX_GPIO_Init+0xe0>)
 80006c6:	699b      	ldr	r3, [r3, #24]
 80006c8:	4a2b      	ldr	r2, [pc, #172]	@ (8000778 <MX_GPIO_Init+0xe0>)
 80006ca:	f043 0320 	orr.w	r3, r3, #32
 80006ce:	6193      	str	r3, [r2, #24]
 80006d0:	4b29      	ldr	r3, [pc, #164]	@ (8000778 <MX_GPIO_Init+0xe0>)
 80006d2:	699b      	ldr	r3, [r3, #24]
 80006d4:	f003 0320 	and.w	r3, r3, #32
 80006d8:	60bb      	str	r3, [r7, #8]
 80006da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006dc:	4b26      	ldr	r3, [pc, #152]	@ (8000778 <MX_GPIO_Init+0xe0>)
 80006de:	699b      	ldr	r3, [r3, #24]
 80006e0:	4a25      	ldr	r2, [pc, #148]	@ (8000778 <MX_GPIO_Init+0xe0>)
 80006e2:	f043 0304 	orr.w	r3, r3, #4
 80006e6:	6193      	str	r3, [r2, #24]
 80006e8:	4b23      	ldr	r3, [pc, #140]	@ (8000778 <MX_GPIO_Init+0xe0>)
 80006ea:	699b      	ldr	r3, [r3, #24]
 80006ec:	f003 0304 	and.w	r3, r3, #4
 80006f0:	607b      	str	r3, [r7, #4]
 80006f2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f4:	4b20      	ldr	r3, [pc, #128]	@ (8000778 <MX_GPIO_Init+0xe0>)
 80006f6:	699b      	ldr	r3, [r3, #24]
 80006f8:	4a1f      	ldr	r2, [pc, #124]	@ (8000778 <MX_GPIO_Init+0xe0>)
 80006fa:	f043 0308 	orr.w	r3, r3, #8
 80006fe:	6193      	str	r3, [r2, #24]
 8000700:	4b1d      	ldr	r3, [pc, #116]	@ (8000778 <MX_GPIO_Init+0xe0>)
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	f003 0308 	and.w	r3, r3, #8
 8000708:	603b      	str	r3, [r7, #0]
 800070a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800070c:	2200      	movs	r2, #0
 800070e:	2120      	movs	r1, #32
 8000710:	481a      	ldr	r0, [pc, #104]	@ (800077c <MX_GPIO_Init+0xe4>)
 8000712:	f001 fbd1 	bl	8001eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000716:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800071a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800071c:	4b18      	ldr	r3, [pc, #96]	@ (8000780 <MX_GPIO_Init+0xe8>)
 800071e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000720:	2300      	movs	r3, #0
 8000722:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000724:	f107 0310 	add.w	r3, r7, #16
 8000728:	4619      	mov	r1, r3
 800072a:	4816      	ldr	r0, [pc, #88]	@ (8000784 <MX_GPIO_Init+0xec>)
 800072c:	f001 fa40 	bl	8001bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Joy_Y_Pin */
  GPIO_InitStruct.Pin = Joy_Y_Pin;
 8000730:	2302      	movs	r3, #2
 8000732:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000734:	2303      	movs	r3, #3
 8000736:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Joy_Y_GPIO_Port, &GPIO_InitStruct);
 8000738:	f107 0310 	add.w	r3, r7, #16
 800073c:	4619      	mov	r1, r3
 800073e:	480f      	ldr	r0, [pc, #60]	@ (800077c <MX_GPIO_Init+0xe4>)
 8000740:	f001 fa36 	bl	8001bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000744:	2320      	movs	r3, #32
 8000746:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000748:	2301      	movs	r3, #1
 800074a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074c:	2300      	movs	r3, #0
 800074e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000750:	2302      	movs	r3, #2
 8000752:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000754:	f107 0310 	add.w	r3, r7, #16
 8000758:	4619      	mov	r1, r3
 800075a:	4808      	ldr	r0, [pc, #32]	@ (800077c <MX_GPIO_Init+0xe4>)
 800075c:	f001 fa28 	bl	8001bb0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000760:	2200      	movs	r2, #0
 8000762:	2100      	movs	r1, #0
 8000764:	2028      	movs	r0, #40	@ 0x28
 8000766:	f000 fffe 	bl	8001766 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800076a:	2028      	movs	r0, #40	@ 0x28
 800076c:	f001 f817 	bl	800179e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000770:	bf00      	nop
 8000772:	3720      	adds	r7, #32
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	40021000 	.word	0x40021000
 800077c:	40010800 	.word	0x40010800
 8000780:	10110000 	.word	0x10110000
 8000784:	40011000 	.word	0x40011000

08000788 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800078c:	b672      	cpsid	i
}
 800078e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000790:	bf00      	nop
 8000792:	e7fd      	b.n	8000790 <Error_Handler+0x8>

08000794 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000794:	b480      	push	{r7}
 8000796:	b085      	sub	sp, #20
 8000798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800079a:	4b15      	ldr	r3, [pc, #84]	@ (80007f0 <HAL_MspInit+0x5c>)
 800079c:	699b      	ldr	r3, [r3, #24]
 800079e:	4a14      	ldr	r2, [pc, #80]	@ (80007f0 <HAL_MspInit+0x5c>)
 80007a0:	f043 0301 	orr.w	r3, r3, #1
 80007a4:	6193      	str	r3, [r2, #24]
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <HAL_MspInit+0x5c>)
 80007a8:	699b      	ldr	r3, [r3, #24]
 80007aa:	f003 0301 	and.w	r3, r3, #1
 80007ae:	60bb      	str	r3, [r7, #8]
 80007b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b2:	4b0f      	ldr	r3, [pc, #60]	@ (80007f0 <HAL_MspInit+0x5c>)
 80007b4:	69db      	ldr	r3, [r3, #28]
 80007b6:	4a0e      	ldr	r2, [pc, #56]	@ (80007f0 <HAL_MspInit+0x5c>)
 80007b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007bc:	61d3      	str	r3, [r2, #28]
 80007be:	4b0c      	ldr	r3, [pc, #48]	@ (80007f0 <HAL_MspInit+0x5c>)
 80007c0:	69db      	ldr	r3, [r3, #28]
 80007c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80007ca:	4b0a      	ldr	r3, [pc, #40]	@ (80007f4 <HAL_MspInit+0x60>)
 80007cc:	685b      	ldr	r3, [r3, #4]
 80007ce:	60fb      	str	r3, [r7, #12]
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007de:	60fb      	str	r3, [r7, #12]
 80007e0:	4a04      	ldr	r2, [pc, #16]	@ (80007f4 <HAL_MspInit+0x60>)
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007e6:	bf00      	nop
 80007e8:	3714      	adds	r7, #20
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bc80      	pop	{r7}
 80007ee:	4770      	bx	lr
 80007f0:	40021000 	.word	0x40021000
 80007f4:	40010000 	.word	0x40010000

080007f8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b088      	sub	sp, #32
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000800:	f107 0310 	add.w	r3, r7, #16
 8000804:	2200      	movs	r2, #0
 8000806:	601a      	str	r2, [r3, #0]
 8000808:	605a      	str	r2, [r3, #4]
 800080a:	609a      	str	r2, [r3, #8]
 800080c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4a29      	ldr	r2, [pc, #164]	@ (80008b8 <HAL_ADC_MspInit+0xc0>)
 8000814:	4293      	cmp	r3, r2
 8000816:	d14a      	bne.n	80008ae <HAL_ADC_MspInit+0xb6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000818:	4b28      	ldr	r3, [pc, #160]	@ (80008bc <HAL_ADC_MspInit+0xc4>)
 800081a:	699b      	ldr	r3, [r3, #24]
 800081c:	4a27      	ldr	r2, [pc, #156]	@ (80008bc <HAL_ADC_MspInit+0xc4>)
 800081e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000822:	6193      	str	r3, [r2, #24]
 8000824:	4b25      	ldr	r3, [pc, #148]	@ (80008bc <HAL_ADC_MspInit+0xc4>)
 8000826:	699b      	ldr	r3, [r3, #24]
 8000828:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800082c:	60fb      	str	r3, [r7, #12]
 800082e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000830:	4b22      	ldr	r3, [pc, #136]	@ (80008bc <HAL_ADC_MspInit+0xc4>)
 8000832:	699b      	ldr	r3, [r3, #24]
 8000834:	4a21      	ldr	r2, [pc, #132]	@ (80008bc <HAL_ADC_MspInit+0xc4>)
 8000836:	f043 0304 	orr.w	r3, r3, #4
 800083a:	6193      	str	r3, [r2, #24]
 800083c:	4b1f      	ldr	r3, [pc, #124]	@ (80008bc <HAL_ADC_MspInit+0xc4>)
 800083e:	699b      	ldr	r3, [r3, #24]
 8000840:	f003 0304 	and.w	r3, r3, #4
 8000844:	60bb      	str	r3, [r7, #8]
 8000846:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = Joy_X_Pin|Joy_Y_Pin;
 8000848:	2303      	movs	r3, #3
 800084a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800084c:	2303      	movs	r3, #3
 800084e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000850:	f107 0310 	add.w	r3, r7, #16
 8000854:	4619      	mov	r1, r3
 8000856:	481a      	ldr	r0, [pc, #104]	@ (80008c0 <HAL_ADC_MspInit+0xc8>)
 8000858:	f001 f9aa 	bl	8001bb0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800085c:	4b19      	ldr	r3, [pc, #100]	@ (80008c4 <HAL_ADC_MspInit+0xcc>)
 800085e:	4a1a      	ldr	r2, [pc, #104]	@ (80008c8 <HAL_ADC_MspInit+0xd0>)
 8000860:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000862:	4b18      	ldr	r3, [pc, #96]	@ (80008c4 <HAL_ADC_MspInit+0xcc>)
 8000864:	2200      	movs	r2, #0
 8000866:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000868:	4b16      	ldr	r3, [pc, #88]	@ (80008c4 <HAL_ADC_MspInit+0xcc>)
 800086a:	2200      	movs	r2, #0
 800086c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800086e:	4b15      	ldr	r3, [pc, #84]	@ (80008c4 <HAL_ADC_MspInit+0xcc>)
 8000870:	2280      	movs	r2, #128	@ 0x80
 8000872:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000874:	4b13      	ldr	r3, [pc, #76]	@ (80008c4 <HAL_ADC_MspInit+0xcc>)
 8000876:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800087a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800087c:	4b11      	ldr	r3, [pc, #68]	@ (80008c4 <HAL_ADC_MspInit+0xcc>)
 800087e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000882:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000884:	4b0f      	ldr	r3, [pc, #60]	@ (80008c4 <HAL_ADC_MspInit+0xcc>)
 8000886:	2220      	movs	r2, #32
 8000888:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800088a:	4b0e      	ldr	r3, [pc, #56]	@ (80008c4 <HAL_ADC_MspInit+0xcc>)
 800088c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000890:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000892:	480c      	ldr	r0, [pc, #48]	@ (80008c4 <HAL_ADC_MspInit+0xcc>)
 8000894:	f000 ff9e 	bl	80017d4 <HAL_DMA_Init>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 800089e:	f7ff ff73 	bl	8000788 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	4a07      	ldr	r2, [pc, #28]	@ (80008c4 <HAL_ADC_MspInit+0xcc>)
 80008a6:	621a      	str	r2, [r3, #32]
 80008a8:	4a06      	ldr	r2, [pc, #24]	@ (80008c4 <HAL_ADC_MspInit+0xcc>)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80008ae:	bf00      	nop
 80008b0:	3720      	adds	r7, #32
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	40012400 	.word	0x40012400
 80008bc:	40021000 	.word	0x40021000
 80008c0:	40010800 	.word	0x40010800
 80008c4:	200000b4 	.word	0x200000b4
 80008c8:	40020008 	.word	0x40020008

080008cc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b084      	sub	sp, #16
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80008dc:	d113      	bne.n	8000906 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80008de:	4b0c      	ldr	r3, [pc, #48]	@ (8000910 <HAL_TIM_Base_MspInit+0x44>)
 80008e0:	69db      	ldr	r3, [r3, #28]
 80008e2:	4a0b      	ldr	r2, [pc, #44]	@ (8000910 <HAL_TIM_Base_MspInit+0x44>)
 80008e4:	f043 0301 	orr.w	r3, r3, #1
 80008e8:	61d3      	str	r3, [r2, #28]
 80008ea:	4b09      	ldr	r3, [pc, #36]	@ (8000910 <HAL_TIM_Base_MspInit+0x44>)
 80008ec:	69db      	ldr	r3, [r3, #28]
 80008ee:	f003 0301 	and.w	r3, r3, #1
 80008f2:	60fb      	str	r3, [r7, #12]
 80008f4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80008f6:	2200      	movs	r2, #0
 80008f8:	2100      	movs	r1, #0
 80008fa:	201c      	movs	r0, #28
 80008fc:	f000 ff33 	bl	8001766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000900:	201c      	movs	r0, #28
 8000902:	f000 ff4c 	bl	800179e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000906:	bf00      	nop
 8000908:	3710      	adds	r7, #16
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	40021000 	.word	0x40021000

08000914 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b088      	sub	sp, #32
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091c:	f107 0310 	add.w	r3, r7, #16
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	605a      	str	r2, [r3, #4]
 8000926:	609a      	str	r2, [r3, #8]
 8000928:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	4a15      	ldr	r2, [pc, #84]	@ (8000984 <HAL_UART_MspInit+0x70>)
 8000930:	4293      	cmp	r3, r2
 8000932:	d123      	bne.n	800097c <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000934:	4b14      	ldr	r3, [pc, #80]	@ (8000988 <HAL_UART_MspInit+0x74>)
 8000936:	69db      	ldr	r3, [r3, #28]
 8000938:	4a13      	ldr	r2, [pc, #76]	@ (8000988 <HAL_UART_MspInit+0x74>)
 800093a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800093e:	61d3      	str	r3, [r2, #28]
 8000940:	4b11      	ldr	r3, [pc, #68]	@ (8000988 <HAL_UART_MspInit+0x74>)
 8000942:	69db      	ldr	r3, [r3, #28]
 8000944:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000948:	60fb      	str	r3, [r7, #12]
 800094a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800094c:	4b0e      	ldr	r3, [pc, #56]	@ (8000988 <HAL_UART_MspInit+0x74>)
 800094e:	699b      	ldr	r3, [r3, #24]
 8000950:	4a0d      	ldr	r2, [pc, #52]	@ (8000988 <HAL_UART_MspInit+0x74>)
 8000952:	f043 0304 	orr.w	r3, r3, #4
 8000956:	6193      	str	r3, [r2, #24]
 8000958:	4b0b      	ldr	r3, [pc, #44]	@ (8000988 <HAL_UART_MspInit+0x74>)
 800095a:	699b      	ldr	r3, [r3, #24]
 800095c:	f003 0304 	and.w	r3, r3, #4
 8000960:	60bb      	str	r3, [r7, #8]
 8000962:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000964:	230c      	movs	r3, #12
 8000966:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000968:	2302      	movs	r3, #2
 800096a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800096c:	2302      	movs	r3, #2
 800096e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000970:	f107 0310 	add.w	r3, r7, #16
 8000974:	4619      	mov	r1, r3
 8000976:	4805      	ldr	r0, [pc, #20]	@ (800098c <HAL_UART_MspInit+0x78>)
 8000978:	f001 f91a 	bl	8001bb0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800097c:	bf00      	nop
 800097e:	3720      	adds	r7, #32
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	40004400 	.word	0x40004400
 8000988:	40021000 	.word	0x40021000
 800098c:	40010800 	.word	0x40010800

08000990 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000994:	bf00      	nop
 8000996:	e7fd      	b.n	8000994 <NMI_Handler+0x4>

08000998 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800099c:	bf00      	nop
 800099e:	e7fd      	b.n	800099c <HardFault_Handler+0x4>

080009a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009a4:	bf00      	nop
 80009a6:	e7fd      	b.n	80009a4 <MemManage_Handler+0x4>

080009a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009ac:	bf00      	nop
 80009ae:	e7fd      	b.n	80009ac <BusFault_Handler+0x4>

080009b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009b4:	bf00      	nop
 80009b6:	e7fd      	b.n	80009b4 <UsageFault_Handler+0x4>

080009b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009bc:	bf00      	nop
 80009be:	46bd      	mov	sp, r7
 80009c0:	bc80      	pop	{r7}
 80009c2:	4770      	bx	lr

080009c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bc80      	pop	{r7}
 80009ce:	4770      	bx	lr

080009d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bc80      	pop	{r7}
 80009da:	4770      	bx	lr

080009dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009e0:	f000 f930 	bl	8000c44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009e4:	bf00      	nop
 80009e6:	bd80      	pop	{r7, pc}

080009e8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80009ec:	4802      	ldr	r0, [pc, #8]	@ (80009f8 <DMA1_Channel1_IRQHandler+0x10>)
 80009ee:	f000 ffab 	bl	8001948 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80009f2:	bf00      	nop
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	200000b4 	.word	0x200000b4

080009fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000a00:	4802      	ldr	r0, [pc, #8]	@ (8000a0c <TIM2_IRQHandler+0x10>)
 8000a02:	f002 f8b1 	bl	8002b68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	200000f8 	.word	0x200000f8

08000a10 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000a14:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000a18:	f001 fa66 	bl	8001ee8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000a1c:	bf00      	nop
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b086      	sub	sp, #24
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	60f8      	str	r0, [r7, #12]
 8000a28:	60b9      	str	r1, [r7, #8]
 8000a2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	617b      	str	r3, [r7, #20]
 8000a30:	e00a      	b.n	8000a48 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a32:	f3af 8000 	nop.w
 8000a36:	4601      	mov	r1, r0
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	1c5a      	adds	r2, r3, #1
 8000a3c:	60ba      	str	r2, [r7, #8]
 8000a3e:	b2ca      	uxtb	r2, r1
 8000a40:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	3301      	adds	r3, #1
 8000a46:	617b      	str	r3, [r7, #20]
 8000a48:	697a      	ldr	r2, [r7, #20]
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	429a      	cmp	r2, r3
 8000a4e:	dbf0      	blt.n	8000a32 <_read+0x12>
  }

  return len;
 8000a50:	687b      	ldr	r3, [r7, #4]
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3718      	adds	r7, #24
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	b086      	sub	sp, #24
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	60f8      	str	r0, [r7, #12]
 8000a62:	60b9      	str	r1, [r7, #8]
 8000a64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a66:	2300      	movs	r3, #0
 8000a68:	617b      	str	r3, [r7, #20]
 8000a6a:	e009      	b.n	8000a80 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	1c5a      	adds	r2, r3, #1
 8000a70:	60ba      	str	r2, [r7, #8]
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	4618      	mov	r0, r3
 8000a76:	f7ff fb69 	bl	800014c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	617b      	str	r3, [r7, #20]
 8000a80:	697a      	ldr	r2, [r7, #20]
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	dbf1      	blt.n	8000a6c <_write+0x12>
  }
  return len;
 8000a88:	687b      	ldr	r3, [r7, #4]
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3718      	adds	r7, #24
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}

08000a92 <_close>:

int _close(int file)
{
 8000a92:	b480      	push	{r7}
 8000a94:	b083      	sub	sp, #12
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	370c      	adds	r7, #12
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bc80      	pop	{r7}
 8000aa6:	4770      	bx	lr

08000aa8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ab8:	605a      	str	r2, [r3, #4]
  return 0;
 8000aba:	2300      	movs	r3, #0
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	370c      	adds	r7, #12
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bc80      	pop	{r7}
 8000ac4:	4770      	bx	lr

08000ac6 <_isatty>:

int _isatty(int file)
{
 8000ac6:	b480      	push	{r7}
 8000ac8:	b083      	sub	sp, #12
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ace:	2301      	movs	r3, #1
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	370c      	adds	r7, #12
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bc80      	pop	{r7}
 8000ad8:	4770      	bx	lr

08000ada <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ada:	b480      	push	{r7}
 8000adc:	b085      	sub	sp, #20
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	60f8      	str	r0, [r7, #12]
 8000ae2:	60b9      	str	r1, [r7, #8]
 8000ae4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ae6:	2300      	movs	r3, #0
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3714      	adds	r7, #20
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bc80      	pop	{r7}
 8000af0:	4770      	bx	lr
	...

08000af4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b086      	sub	sp, #24
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000afc:	4a14      	ldr	r2, [pc, #80]	@ (8000b50 <_sbrk+0x5c>)
 8000afe:	4b15      	ldr	r3, [pc, #84]	@ (8000b54 <_sbrk+0x60>)
 8000b00:	1ad3      	subs	r3, r2, r3
 8000b02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b08:	4b13      	ldr	r3, [pc, #76]	@ (8000b58 <_sbrk+0x64>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d102      	bne.n	8000b16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b10:	4b11      	ldr	r3, [pc, #68]	@ (8000b58 <_sbrk+0x64>)
 8000b12:	4a12      	ldr	r2, [pc, #72]	@ (8000b5c <_sbrk+0x68>)
 8000b14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b16:	4b10      	ldr	r3, [pc, #64]	@ (8000b58 <_sbrk+0x64>)
 8000b18:	681a      	ldr	r2, [r3, #0]
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	4413      	add	r3, r2
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d207      	bcs.n	8000b34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b24:	f002 ffec 	bl	8003b00 <__errno>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	220c      	movs	r2, #12
 8000b2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b32:	e009      	b.n	8000b48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b34:	4b08      	ldr	r3, [pc, #32]	@ (8000b58 <_sbrk+0x64>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b3a:	4b07      	ldr	r3, [pc, #28]	@ (8000b58 <_sbrk+0x64>)
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4413      	add	r3, r2
 8000b42:	4a05      	ldr	r2, [pc, #20]	@ (8000b58 <_sbrk+0x64>)
 8000b44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b46:	68fb      	ldr	r3, [r7, #12]
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3718      	adds	r7, #24
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	20005000 	.word	0x20005000
 8000b54:	00000400 	.word	0x00000400
 8000b58:	200001dc 	.word	0x200001dc
 8000b5c:	20000330 	.word	0x20000330

08000b60 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bc80      	pop	{r7}
 8000b6a:	4770      	bx	lr

08000b6c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b6c:	f7ff fff8 	bl	8000b60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b70:	480b      	ldr	r0, [pc, #44]	@ (8000ba0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000b72:	490c      	ldr	r1, [pc, #48]	@ (8000ba4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000b74:	4a0c      	ldr	r2, [pc, #48]	@ (8000ba8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000b76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b78:	e002      	b.n	8000b80 <LoopCopyDataInit>

08000b7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b7e:	3304      	adds	r3, #4

08000b80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b84:	d3f9      	bcc.n	8000b7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b86:	4a09      	ldr	r2, [pc, #36]	@ (8000bac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000b88:	4c09      	ldr	r4, [pc, #36]	@ (8000bb0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b8c:	e001      	b.n	8000b92 <LoopFillZerobss>

08000b8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b90:	3204      	adds	r2, #4

08000b92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b94:	d3fb      	bcc.n	8000b8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b96:	f002 ffb9 	bl	8003b0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b9a:	f7ff fc07 	bl	80003ac <main>
  bx lr
 8000b9e:	4770      	bx	lr
  ldr r0, =_sdata
 8000ba0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ba4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ba8:	0800465c 	.word	0x0800465c
  ldr r2, =_sbss
 8000bac:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000bb0:	20000330 	.word	0x20000330

08000bb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bb4:	e7fe      	b.n	8000bb4 <ADC1_2_IRQHandler>
	...

08000bb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bbc:	4b08      	ldr	r3, [pc, #32]	@ (8000be0 <HAL_Init+0x28>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a07      	ldr	r2, [pc, #28]	@ (8000be0 <HAL_Init+0x28>)
 8000bc2:	f043 0310 	orr.w	r3, r3, #16
 8000bc6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bc8:	2003      	movs	r0, #3
 8000bca:	f000 fdc1 	bl	8001750 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bce:	2000      	movs	r0, #0
 8000bd0:	f000 f808 	bl	8000be4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bd4:	f7ff fdde 	bl	8000794 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bd8:	2300      	movs	r3, #0
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	40022000 	.word	0x40022000

08000be4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bec:	4b12      	ldr	r3, [pc, #72]	@ (8000c38 <HAL_InitTick+0x54>)
 8000bee:	681a      	ldr	r2, [r3, #0]
 8000bf0:	4b12      	ldr	r3, [pc, #72]	@ (8000c3c <HAL_InitTick+0x58>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c02:	4618      	mov	r0, r3
 8000c04:	f000 fdd9 	bl	80017ba <HAL_SYSTICK_Config>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	e00e      	b.n	8000c30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	2b0f      	cmp	r3, #15
 8000c16:	d80a      	bhi.n	8000c2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	6879      	ldr	r1, [r7, #4]
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	f000 fda1 	bl	8001766 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c24:	4a06      	ldr	r2, [pc, #24]	@ (8000c40 <HAL_InitTick+0x5c>)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	e000      	b.n	8000c30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c2e:	2301      	movs	r3, #1
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	3708      	adds	r7, #8
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	20000000 	.word	0x20000000
 8000c3c:	20000008 	.word	0x20000008
 8000c40:	20000004 	.word	0x20000004

08000c44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c48:	4b05      	ldr	r3, [pc, #20]	@ (8000c60 <HAL_IncTick+0x1c>)
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	461a      	mov	r2, r3
 8000c4e:	4b05      	ldr	r3, [pc, #20]	@ (8000c64 <HAL_IncTick+0x20>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	4413      	add	r3, r2
 8000c54:	4a03      	ldr	r2, [pc, #12]	@ (8000c64 <HAL_IncTick+0x20>)
 8000c56:	6013      	str	r3, [r2, #0]
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bc80      	pop	{r7}
 8000c5e:	4770      	bx	lr
 8000c60:	20000008 	.word	0x20000008
 8000c64:	200001e0 	.word	0x200001e0

08000c68 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c6c:	4b02      	ldr	r3, [pc, #8]	@ (8000c78 <HAL_GetTick+0x10>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bc80      	pop	{r7}
 8000c76:	4770      	bx	lr
 8000c78:	200001e0 	.word	0x200001e0

08000c7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b084      	sub	sp, #16
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c84:	f7ff fff0 	bl	8000c68 <HAL_GetTick>
 8000c88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c94:	d005      	beq.n	8000ca2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c96:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc0 <HAL_Delay+0x44>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ca2:	bf00      	nop
 8000ca4:	f7ff ffe0 	bl	8000c68 <HAL_GetTick>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	68bb      	ldr	r3, [r7, #8]
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	68fa      	ldr	r2, [r7, #12]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d8f7      	bhi.n	8000ca4 <HAL_Delay+0x28>
  {
  }
}
 8000cb4:	bf00      	nop
 8000cb6:	bf00      	nop
 8000cb8:	3710      	adds	r7, #16
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	20000008 	.word	0x20000008

08000cc4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b086      	sub	sp, #24
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d101      	bne.n	8000ce6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	e0be      	b.n	8000e64 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	689b      	ldr	r3, [r3, #8]
 8000cea:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d109      	bne.n	8000d08 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f7ff fd78 	bl	80007f8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	f000 faff 	bl	800130c <ADC_ConversionStop_Disable>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d16:	f003 0310 	and.w	r3, r3, #16
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	f040 8099 	bne.w	8000e52 <HAL_ADC_Init+0x18e>
 8000d20:	7dfb      	ldrb	r3, [r7, #23]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	f040 8095 	bne.w	8000e52 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d2c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000d30:	f023 0302 	bic.w	r3, r3, #2
 8000d34:	f043 0202 	orr.w	r2, r3, #2
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d44:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	7b1b      	ldrb	r3, [r3, #12]
 8000d4a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000d4c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d4e:	68ba      	ldr	r2, [r7, #8]
 8000d50:	4313      	orrs	r3, r2
 8000d52:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	689b      	ldr	r3, [r3, #8]
 8000d58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000d5c:	d003      	beq.n	8000d66 <HAL_ADC_Init+0xa2>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d102      	bne.n	8000d6c <HAL_ADC_Init+0xa8>
 8000d66:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d6a:	e000      	b.n	8000d6e <HAL_ADC_Init+0xaa>
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	7d1b      	ldrb	r3, [r3, #20]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d119      	bne.n	8000db0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	7b1b      	ldrb	r3, [r3, #12]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d109      	bne.n	8000d98 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	699b      	ldr	r3, [r3, #24]
 8000d88:	3b01      	subs	r3, #1
 8000d8a:	035a      	lsls	r2, r3, #13
 8000d8c:	693b      	ldr	r3, [r7, #16]
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000d94:	613b      	str	r3, [r7, #16]
 8000d96:	e00b      	b.n	8000db0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d9c:	f043 0220 	orr.w	r2, r3, #32
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000da8:	f043 0201 	orr.w	r2, r3, #1
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	693a      	ldr	r2, [r7, #16]
 8000dc0:	430a      	orrs	r2, r1
 8000dc2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	689a      	ldr	r2, [r3, #8]
 8000dca:	4b28      	ldr	r3, [pc, #160]	@ (8000e6c <HAL_ADC_Init+0x1a8>)
 8000dcc:	4013      	ands	r3, r2
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	6812      	ldr	r2, [r2, #0]
 8000dd2:	68b9      	ldr	r1, [r7, #8]
 8000dd4:	430b      	orrs	r3, r1
 8000dd6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	689b      	ldr	r3, [r3, #8]
 8000ddc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000de0:	d003      	beq.n	8000dea <HAL_ADC_Init+0x126>
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	2b01      	cmp	r3, #1
 8000de8:	d104      	bne.n	8000df4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	691b      	ldr	r3, [r3, #16]
 8000dee:	3b01      	subs	r3, #1
 8000df0:	051b      	lsls	r3, r3, #20
 8000df2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000dfa:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	68fa      	ldr	r2, [r7, #12]
 8000e04:	430a      	orrs	r2, r1
 8000e06:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	689a      	ldr	r2, [r3, #8]
 8000e0e:	4b18      	ldr	r3, [pc, #96]	@ (8000e70 <HAL_ADC_Init+0x1ac>)
 8000e10:	4013      	ands	r3, r2
 8000e12:	68ba      	ldr	r2, [r7, #8]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	d10b      	bne.n	8000e30 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e22:	f023 0303 	bic.w	r3, r3, #3
 8000e26:	f043 0201 	orr.w	r2, r3, #1
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e2e:	e018      	b.n	8000e62 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e34:	f023 0312 	bic.w	r3, r3, #18
 8000e38:	f043 0210 	orr.w	r2, r3, #16
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e44:	f043 0201 	orr.w	r2, r3, #1
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e50:	e007      	b.n	8000e62 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e56:	f043 0210 	orr.w	r2, r3, #16
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000e62:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3718      	adds	r7, #24
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	ffe1f7fd 	.word	0xffe1f7fd
 8000e70:	ff1f0efe 	.word	0xff1f0efe

08000e74 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b086      	sub	sp, #24
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	60f8      	str	r0, [r7, #12]
 8000e7c:	60b9      	str	r1, [r7, #8]
 8000e7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e80:	2300      	movs	r3, #0
 8000e82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a64      	ldr	r2, [pc, #400]	@ (800101c <HAL_ADC_Start_DMA+0x1a8>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d004      	beq.n	8000e98 <HAL_ADC_Start_DMA+0x24>
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a63      	ldr	r2, [pc, #396]	@ (8001020 <HAL_ADC_Start_DMA+0x1ac>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d106      	bne.n	8000ea6 <HAL_ADC_Start_DMA+0x32>
 8000e98:	4b60      	ldr	r3, [pc, #384]	@ (800101c <HAL_ADC_Start_DMA+0x1a8>)
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	f040 80b3 	bne.w	800100c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d101      	bne.n	8000eb4 <HAL_ADC_Start_DMA+0x40>
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	e0ae      	b.n	8001012 <HAL_ADC_Start_DMA+0x19e>
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000ebc:	68f8      	ldr	r0, [r7, #12]
 8000ebe:	f000 f9cb 	bl	8001258 <ADC_Enable>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000ec6:	7dfb      	ldrb	r3, [r7, #23]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	f040 809a 	bne.w	8001002 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ed2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000ed6:	f023 0301 	bic.w	r3, r3, #1
 8000eda:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4a4e      	ldr	r2, [pc, #312]	@ (8001020 <HAL_ADC_Start_DMA+0x1ac>)
 8000ee8:	4293      	cmp	r3, r2
 8000eea:	d105      	bne.n	8000ef8 <HAL_ADC_Start_DMA+0x84>
 8000eec:	4b4b      	ldr	r3, [pc, #300]	@ (800101c <HAL_ADC_Start_DMA+0x1a8>)
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d115      	bne.n	8000f24 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000efc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d026      	beq.n	8000f60 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f16:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000f1a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000f22:	e01d      	b.n	8000f60 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f28:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a39      	ldr	r2, [pc, #228]	@ (800101c <HAL_ADC_Start_DMA+0x1a8>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d004      	beq.n	8000f44 <HAL_ADC_Start_DMA+0xd0>
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a38      	ldr	r2, [pc, #224]	@ (8001020 <HAL_ADC_Start_DMA+0x1ac>)
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d10d      	bne.n	8000f60 <HAL_ADC_Start_DMA+0xec>
 8000f44:	4b35      	ldr	r3, [pc, #212]	@ (800101c <HAL_ADC_Start_DMA+0x1a8>)
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d007      	beq.n	8000f60 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f54:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000f58:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d006      	beq.n	8000f7a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f70:	f023 0206 	bic.w	r2, r3, #6
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f78:	e002      	b.n	8000f80 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	2200      	movs	r2, #0
 8000f84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	6a1b      	ldr	r3, [r3, #32]
 8000f8c:	4a25      	ldr	r2, [pc, #148]	@ (8001024 <HAL_ADC_Start_DMA+0x1b0>)
 8000f8e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	6a1b      	ldr	r3, [r3, #32]
 8000f94:	4a24      	ldr	r2, [pc, #144]	@ (8001028 <HAL_ADC_Start_DMA+0x1b4>)
 8000f96:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	6a1b      	ldr	r3, [r3, #32]
 8000f9c:	4a23      	ldr	r2, [pc, #140]	@ (800102c <HAL_ADC_Start_DMA+0x1b8>)
 8000f9e:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f06f 0202 	mvn.w	r2, #2
 8000fa8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	689a      	ldr	r2, [r3, #8]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000fb8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	6a18      	ldr	r0, [r3, #32]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	334c      	adds	r3, #76	@ 0x4c
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	68ba      	ldr	r2, [r7, #8]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f000 fc5d 	bl	8001888 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000fd8:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000fdc:	d108      	bne.n	8000ff0 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	689a      	ldr	r2, [r3, #8]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8000fec:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000fee:	e00f      	b.n	8001010 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	689a      	ldr	r2, [r3, #8]
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8000ffe:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001000:	e006      	b.n	8001010 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	2200      	movs	r2, #0
 8001006:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 800100a:	e001      	b.n	8001010 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800100c:	2301      	movs	r3, #1
 800100e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001010:	7dfb      	ldrb	r3, [r7, #23]
}
 8001012:	4618      	mov	r0, r3
 8001014:	3718      	adds	r7, #24
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40012400 	.word	0x40012400
 8001020:	40012800 	.word	0x40012800
 8001024:	0800138f 	.word	0x0800138f
 8001028:	0800140b 	.word	0x0800140b
 800102c:	08001427 	.word	0x08001427

08001030 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001038:	bf00      	nop
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	bc80      	pop	{r7}
 8001040:	4770      	bx	lr

08001042 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001042:	b480      	push	{r7}
 8001044:	b083      	sub	sp, #12
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800104a:	bf00      	nop
 800104c:	370c      	adds	r7, #12
 800104e:	46bd      	mov	sp, r7
 8001050:	bc80      	pop	{r7}
 8001052:	4770      	bx	lr

08001054 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800105c:	bf00      	nop
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	bc80      	pop	{r7}
 8001064:	4770      	bx	lr
	...

08001068 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001068:	b480      	push	{r7}
 800106a:	b085      	sub	sp, #20
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001072:	2300      	movs	r3, #0
 8001074:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001076:	2300      	movs	r3, #0
 8001078:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001080:	2b01      	cmp	r3, #1
 8001082:	d101      	bne.n	8001088 <HAL_ADC_ConfigChannel+0x20>
 8001084:	2302      	movs	r3, #2
 8001086:	e0dc      	b.n	8001242 <HAL_ADC_ConfigChannel+0x1da>
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2201      	movs	r2, #1
 800108c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	2b06      	cmp	r3, #6
 8001096:	d81c      	bhi.n	80010d2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685a      	ldr	r2, [r3, #4]
 80010a2:	4613      	mov	r3, r2
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	4413      	add	r3, r2
 80010a8:	3b05      	subs	r3, #5
 80010aa:	221f      	movs	r2, #31
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	43db      	mvns	r3, r3
 80010b2:	4019      	ands	r1, r3
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	6818      	ldr	r0, [r3, #0]
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685a      	ldr	r2, [r3, #4]
 80010bc:	4613      	mov	r3, r2
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	4413      	add	r3, r2
 80010c2:	3b05      	subs	r3, #5
 80010c4:	fa00 f203 	lsl.w	r2, r0, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	430a      	orrs	r2, r1
 80010ce:	635a      	str	r2, [r3, #52]	@ 0x34
 80010d0:	e03c      	b.n	800114c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	2b0c      	cmp	r3, #12
 80010d8:	d81c      	bhi.n	8001114 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	685a      	ldr	r2, [r3, #4]
 80010e4:	4613      	mov	r3, r2
 80010e6:	009b      	lsls	r3, r3, #2
 80010e8:	4413      	add	r3, r2
 80010ea:	3b23      	subs	r3, #35	@ 0x23
 80010ec:	221f      	movs	r2, #31
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	43db      	mvns	r3, r3
 80010f4:	4019      	ands	r1, r3
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	6818      	ldr	r0, [r3, #0]
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	685a      	ldr	r2, [r3, #4]
 80010fe:	4613      	mov	r3, r2
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	4413      	add	r3, r2
 8001104:	3b23      	subs	r3, #35	@ 0x23
 8001106:	fa00 f203 	lsl.w	r2, r0, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	430a      	orrs	r2, r1
 8001110:	631a      	str	r2, [r3, #48]	@ 0x30
 8001112:	e01b      	b.n	800114c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	685a      	ldr	r2, [r3, #4]
 800111e:	4613      	mov	r3, r2
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	4413      	add	r3, r2
 8001124:	3b41      	subs	r3, #65	@ 0x41
 8001126:	221f      	movs	r2, #31
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	43db      	mvns	r3, r3
 800112e:	4019      	ands	r1, r3
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	6818      	ldr	r0, [r3, #0]
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	685a      	ldr	r2, [r3, #4]
 8001138:	4613      	mov	r3, r2
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	4413      	add	r3, r2
 800113e:	3b41      	subs	r3, #65	@ 0x41
 8001140:	fa00 f203 	lsl.w	r2, r0, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	430a      	orrs	r2, r1
 800114a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b09      	cmp	r3, #9
 8001152:	d91c      	bls.n	800118e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	68d9      	ldr	r1, [r3, #12]
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	4613      	mov	r3, r2
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	4413      	add	r3, r2
 8001164:	3b1e      	subs	r3, #30
 8001166:	2207      	movs	r2, #7
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	43db      	mvns	r3, r3
 800116e:	4019      	ands	r1, r3
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	6898      	ldr	r0, [r3, #8]
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	4613      	mov	r3, r2
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	4413      	add	r3, r2
 800117e:	3b1e      	subs	r3, #30
 8001180:	fa00 f203 	lsl.w	r2, r0, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	430a      	orrs	r2, r1
 800118a:	60da      	str	r2, [r3, #12]
 800118c:	e019      	b.n	80011c2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	6919      	ldr	r1, [r3, #16]
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	4613      	mov	r3, r2
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	4413      	add	r3, r2
 800119e:	2207      	movs	r2, #7
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	43db      	mvns	r3, r3
 80011a6:	4019      	ands	r1, r3
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	6898      	ldr	r0, [r3, #8]
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	4613      	mov	r3, r2
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	4413      	add	r3, r2
 80011b6:	fa00 f203 	lsl.w	r2, r0, r3
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	430a      	orrs	r2, r1
 80011c0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	2b10      	cmp	r3, #16
 80011c8:	d003      	beq.n	80011d2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80011ce:	2b11      	cmp	r3, #17
 80011d0:	d132      	bne.n	8001238 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4a1d      	ldr	r2, [pc, #116]	@ (800124c <HAL_ADC_ConfigChannel+0x1e4>)
 80011d8:	4293      	cmp	r3, r2
 80011da:	d125      	bne.n	8001228 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d126      	bne.n	8001238 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	689a      	ldr	r2, [r3, #8]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80011f8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	2b10      	cmp	r3, #16
 8001200:	d11a      	bne.n	8001238 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001202:	4b13      	ldr	r3, [pc, #76]	@ (8001250 <HAL_ADC_ConfigChannel+0x1e8>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a13      	ldr	r2, [pc, #76]	@ (8001254 <HAL_ADC_ConfigChannel+0x1ec>)
 8001208:	fba2 2303 	umull	r2, r3, r2, r3
 800120c:	0c9a      	lsrs	r2, r3, #18
 800120e:	4613      	mov	r3, r2
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	4413      	add	r3, r2
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001218:	e002      	b.n	8001220 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	3b01      	subs	r3, #1
 800121e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d1f9      	bne.n	800121a <HAL_ADC_ConfigChannel+0x1b2>
 8001226:	e007      	b.n	8001238 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800122c:	f043 0220 	orr.w	r2, r3, #32
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001234:	2301      	movs	r3, #1
 8001236:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2200      	movs	r2, #0
 800123c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001240:	7bfb      	ldrb	r3, [r7, #15]
}
 8001242:	4618      	mov	r0, r3
 8001244:	3714      	adds	r7, #20
 8001246:	46bd      	mov	sp, r7
 8001248:	bc80      	pop	{r7}
 800124a:	4770      	bx	lr
 800124c:	40012400 	.word	0x40012400
 8001250:	20000000 	.word	0x20000000
 8001254:	431bde83 	.word	0x431bde83

08001258 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001264:	2300      	movs	r3, #0
 8001266:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	689b      	ldr	r3, [r3, #8]
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	2b01      	cmp	r3, #1
 8001274:	d040      	beq.n	80012f8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	689a      	ldr	r2, [r3, #8]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f042 0201 	orr.w	r2, r2, #1
 8001284:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001286:	4b1f      	ldr	r3, [pc, #124]	@ (8001304 <ADC_Enable+0xac>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4a1f      	ldr	r2, [pc, #124]	@ (8001308 <ADC_Enable+0xb0>)
 800128c:	fba2 2303 	umull	r2, r3, r2, r3
 8001290:	0c9b      	lsrs	r3, r3, #18
 8001292:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001294:	e002      	b.n	800129c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	3b01      	subs	r3, #1
 800129a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d1f9      	bne.n	8001296 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80012a2:	f7ff fce1 	bl	8000c68 <HAL_GetTick>
 80012a6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80012a8:	e01f      	b.n	80012ea <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80012aa:	f7ff fcdd 	bl	8000c68 <HAL_GetTick>
 80012ae:	4602      	mov	r2, r0
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d918      	bls.n	80012ea <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d011      	beq.n	80012ea <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012ca:	f043 0210 	orr.w	r2, r3, #16
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012d6:	f043 0201 	orr.w	r2, r3, #1
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e007      	b.n	80012fa <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	f003 0301 	and.w	r3, r3, #1
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d1d8      	bne.n	80012aa <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000000 	.word	0x20000000
 8001308:	431bde83 	.word	0x431bde83

0800130c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001314:	2300      	movs	r3, #0
 8001316:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	2b01      	cmp	r3, #1
 8001324:	d12e      	bne.n	8001384 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	689a      	ldr	r2, [r3, #8]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f022 0201 	bic.w	r2, r2, #1
 8001334:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001336:	f7ff fc97 	bl	8000c68 <HAL_GetTick>
 800133a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800133c:	e01b      	b.n	8001376 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800133e:	f7ff fc93 	bl	8000c68 <HAL_GetTick>
 8001342:	4602      	mov	r2, r0
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	2b02      	cmp	r3, #2
 800134a:	d914      	bls.n	8001376 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	2b01      	cmp	r3, #1
 8001358:	d10d      	bne.n	8001376 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800135e:	f043 0210 	orr.w	r2, r3, #16
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800136a:	f043 0201 	orr.w	r2, r3, #1
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e007      	b.n	8001386 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	f003 0301 	and.w	r3, r3, #1
 8001380:	2b01      	cmp	r3, #1
 8001382:	d0dc      	beq.n	800133e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800138e:	b580      	push	{r7, lr}
 8001390:	b084      	sub	sp, #16
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800139a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013a0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d127      	bne.n	80013f8 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013ac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80013be:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80013c2:	d115      	bne.n	80013f0 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d111      	bne.n	80013f0 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d105      	bne.n	80013f0 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013e8:	f043 0201 	orr.w	r2, r3, #1
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80013f0:	68f8      	ldr	r0, [r7, #12]
 80013f2:	f7ff fe1d 	bl	8001030 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80013f6:	e004      	b.n	8001402 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	6a1b      	ldr	r3, [r3, #32]
 80013fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	4798      	blx	r3
}
 8001402:	bf00      	nop
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}

0800140a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800140a:	b580      	push	{r7, lr}
 800140c:	b084      	sub	sp, #16
 800140e:	af00      	add	r7, sp, #0
 8001410:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001416:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001418:	68f8      	ldr	r0, [r7, #12]
 800141a:	f7ff fe12 	bl	8001042 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800141e:	bf00      	nop
 8001420:	3710      	adds	r7, #16
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}

08001426 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001426:	b580      	push	{r7, lr}
 8001428:	b084      	sub	sp, #16
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001432:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001438:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001444:	f043 0204 	orr.w	r2, r3, #4
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800144c:	68f8      	ldr	r0, [r7, #12]
 800144e:	f7ff fe01 	bl	8001054 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001452:	bf00      	nop
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
	...

0800145c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800145c:	b590      	push	{r4, r7, lr}
 800145e:	b087      	sub	sp, #28
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001464:	2300      	movs	r3, #0
 8001466:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001468:	2300      	movs	r3, #0
 800146a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001472:	2b01      	cmp	r3, #1
 8001474:	d101      	bne.n	800147a <HAL_ADCEx_Calibration_Start+0x1e>
 8001476:	2302      	movs	r3, #2
 8001478:	e097      	b.n	80015aa <HAL_ADCEx_Calibration_Start+0x14e>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2201      	movs	r2, #1
 800147e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f7ff ff42 	bl	800130c <ADC_ConversionStop_Disable>
 8001488:	4603      	mov	r3, r0
 800148a:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f7ff fee3 	bl	8001258 <ADC_Enable>
 8001492:	4603      	mov	r3, r0
 8001494:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8001496:	7dfb      	ldrb	r3, [r7, #23]
 8001498:	2b00      	cmp	r3, #0
 800149a:	f040 8081 	bne.w	80015a0 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80014a6:	f023 0302 	bic.w	r3, r3, #2
 80014aa:	f043 0202 	orr.w	r2, r3, #2
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80014b2:	4b40      	ldr	r3, [pc, #256]	@ (80015b4 <HAL_ADCEx_Calibration_Start+0x158>)
 80014b4:	681c      	ldr	r4, [r3, #0]
 80014b6:	2002      	movs	r0, #2
 80014b8:	f001 f9fe 	bl	80028b8 <HAL_RCCEx_GetPeriphCLKFreq>
 80014bc:	4603      	mov	r3, r0
 80014be:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80014c2:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80014c4:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80014c6:	e002      	b.n	80014ce <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	3b01      	subs	r3, #1
 80014cc:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d1f9      	bne.n	80014c8 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	689a      	ldr	r2, [r3, #8]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f042 0208 	orr.w	r2, r2, #8
 80014e2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80014e4:	f7ff fbc0 	bl	8000c68 <HAL_GetTick>
 80014e8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80014ea:	e01b      	b.n	8001524 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80014ec:	f7ff fbbc 	bl	8000c68 <HAL_GetTick>
 80014f0:	4602      	mov	r2, r0
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	2b0a      	cmp	r3, #10
 80014f8:	d914      	bls.n	8001524 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	f003 0308 	and.w	r3, r3, #8
 8001504:	2b00      	cmp	r3, #0
 8001506:	d00d      	beq.n	8001524 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800150c:	f023 0312 	bic.w	r3, r3, #18
 8001510:	f043 0210 	orr.w	r2, r3, #16
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2200      	movs	r2, #0
 800151c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001520:	2301      	movs	r3, #1
 8001522:	e042      	b.n	80015aa <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	f003 0308 	and.w	r3, r3, #8
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1dc      	bne.n	80014ec <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	689a      	ldr	r2, [r3, #8]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f042 0204 	orr.w	r2, r2, #4
 8001540:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001542:	f7ff fb91 	bl	8000c68 <HAL_GetTick>
 8001546:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001548:	e01b      	b.n	8001582 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800154a:	f7ff fb8d 	bl	8000c68 <HAL_GetTick>
 800154e:	4602      	mov	r2, r0
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	2b0a      	cmp	r3, #10
 8001556:	d914      	bls.n	8001582 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	f003 0304 	and.w	r3, r3, #4
 8001562:	2b00      	cmp	r3, #0
 8001564:	d00d      	beq.n	8001582 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800156a:	f023 0312 	bic.w	r3, r3, #18
 800156e:	f043 0210 	orr.w	r2, r3, #16
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2200      	movs	r2, #0
 800157a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e013      	b.n	80015aa <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	f003 0304 	and.w	r3, r3, #4
 800158c:	2b00      	cmp	r3, #0
 800158e:	d1dc      	bne.n	800154a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001594:	f023 0303 	bic.w	r3, r3, #3
 8001598:	f043 0201 	orr.w	r2, r3, #1
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2200      	movs	r2, #0
 80015a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80015a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	371c      	adds	r7, #28
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd90      	pop	{r4, r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20000000 	.word	0x20000000

080015b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	f003 0307 	and.w	r3, r3, #7
 80015c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015c8:	4b0c      	ldr	r3, [pc, #48]	@ (80015fc <__NVIC_SetPriorityGrouping+0x44>)
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ce:	68ba      	ldr	r2, [r7, #8]
 80015d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015d4:	4013      	ands	r3, r2
 80015d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ea:	4a04      	ldr	r2, [pc, #16]	@ (80015fc <__NVIC_SetPriorityGrouping+0x44>)
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	60d3      	str	r3, [r2, #12]
}
 80015f0:	bf00      	nop
 80015f2:	3714      	adds	r7, #20
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bc80      	pop	{r7}
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	e000ed00 	.word	0xe000ed00

08001600 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001604:	4b04      	ldr	r3, [pc, #16]	@ (8001618 <__NVIC_GetPriorityGrouping+0x18>)
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	0a1b      	lsrs	r3, r3, #8
 800160a:	f003 0307 	and.w	r3, r3, #7
}
 800160e:	4618      	mov	r0, r3
 8001610:	46bd      	mov	sp, r7
 8001612:	bc80      	pop	{r7}
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	e000ed00 	.word	0xe000ed00

0800161c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162a:	2b00      	cmp	r3, #0
 800162c:	db0b      	blt.n	8001646 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	f003 021f 	and.w	r2, r3, #31
 8001634:	4906      	ldr	r1, [pc, #24]	@ (8001650 <__NVIC_EnableIRQ+0x34>)
 8001636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163a:	095b      	lsrs	r3, r3, #5
 800163c:	2001      	movs	r0, #1
 800163e:	fa00 f202 	lsl.w	r2, r0, r2
 8001642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001646:	bf00      	nop
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr
 8001650:	e000e100 	.word	0xe000e100

08001654 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	6039      	str	r1, [r7, #0]
 800165e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001664:	2b00      	cmp	r3, #0
 8001666:	db0a      	blt.n	800167e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	b2da      	uxtb	r2, r3
 800166c:	490c      	ldr	r1, [pc, #48]	@ (80016a0 <__NVIC_SetPriority+0x4c>)
 800166e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001672:	0112      	lsls	r2, r2, #4
 8001674:	b2d2      	uxtb	r2, r2
 8001676:	440b      	add	r3, r1
 8001678:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800167c:	e00a      	b.n	8001694 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	b2da      	uxtb	r2, r3
 8001682:	4908      	ldr	r1, [pc, #32]	@ (80016a4 <__NVIC_SetPriority+0x50>)
 8001684:	79fb      	ldrb	r3, [r7, #7]
 8001686:	f003 030f 	and.w	r3, r3, #15
 800168a:	3b04      	subs	r3, #4
 800168c:	0112      	lsls	r2, r2, #4
 800168e:	b2d2      	uxtb	r2, r2
 8001690:	440b      	add	r3, r1
 8001692:	761a      	strb	r2, [r3, #24]
}
 8001694:	bf00      	nop
 8001696:	370c      	adds	r7, #12
 8001698:	46bd      	mov	sp, r7
 800169a:	bc80      	pop	{r7}
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	e000e100 	.word	0xe000e100
 80016a4:	e000ed00 	.word	0xe000ed00

080016a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b089      	sub	sp, #36	@ 0x24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f003 0307 	and.w	r3, r3, #7
 80016ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	f1c3 0307 	rsb	r3, r3, #7
 80016c2:	2b04      	cmp	r3, #4
 80016c4:	bf28      	it	cs
 80016c6:	2304      	movcs	r3, #4
 80016c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	3304      	adds	r3, #4
 80016ce:	2b06      	cmp	r3, #6
 80016d0:	d902      	bls.n	80016d8 <NVIC_EncodePriority+0x30>
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	3b03      	subs	r3, #3
 80016d6:	e000      	b.n	80016da <NVIC_EncodePriority+0x32>
 80016d8:	2300      	movs	r3, #0
 80016da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016dc:	f04f 32ff 	mov.w	r2, #4294967295
 80016e0:	69bb      	ldr	r3, [r7, #24]
 80016e2:	fa02 f303 	lsl.w	r3, r2, r3
 80016e6:	43da      	mvns	r2, r3
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	401a      	ands	r2, r3
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016f0:	f04f 31ff 	mov.w	r1, #4294967295
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	fa01 f303 	lsl.w	r3, r1, r3
 80016fa:	43d9      	mvns	r1, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001700:	4313      	orrs	r3, r2
         );
}
 8001702:	4618      	mov	r0, r3
 8001704:	3724      	adds	r7, #36	@ 0x24
 8001706:	46bd      	mov	sp, r7
 8001708:	bc80      	pop	{r7}
 800170a:	4770      	bx	lr

0800170c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	3b01      	subs	r3, #1
 8001718:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800171c:	d301      	bcc.n	8001722 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800171e:	2301      	movs	r3, #1
 8001720:	e00f      	b.n	8001742 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001722:	4a0a      	ldr	r2, [pc, #40]	@ (800174c <SysTick_Config+0x40>)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	3b01      	subs	r3, #1
 8001728:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800172a:	210f      	movs	r1, #15
 800172c:	f04f 30ff 	mov.w	r0, #4294967295
 8001730:	f7ff ff90 	bl	8001654 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001734:	4b05      	ldr	r3, [pc, #20]	@ (800174c <SysTick_Config+0x40>)
 8001736:	2200      	movs	r2, #0
 8001738:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800173a:	4b04      	ldr	r3, [pc, #16]	@ (800174c <SysTick_Config+0x40>)
 800173c:	2207      	movs	r2, #7
 800173e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001740:	2300      	movs	r3, #0
}
 8001742:	4618      	mov	r0, r3
 8001744:	3708      	adds	r7, #8
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	e000e010 	.word	0xe000e010

08001750 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f7ff ff2d 	bl	80015b8 <__NVIC_SetPriorityGrouping>
}
 800175e:	bf00      	nop
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}

08001766 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001766:	b580      	push	{r7, lr}
 8001768:	b086      	sub	sp, #24
 800176a:	af00      	add	r7, sp, #0
 800176c:	4603      	mov	r3, r0
 800176e:	60b9      	str	r1, [r7, #8]
 8001770:	607a      	str	r2, [r7, #4]
 8001772:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001774:	2300      	movs	r3, #0
 8001776:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001778:	f7ff ff42 	bl	8001600 <__NVIC_GetPriorityGrouping>
 800177c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	68b9      	ldr	r1, [r7, #8]
 8001782:	6978      	ldr	r0, [r7, #20]
 8001784:	f7ff ff90 	bl	80016a8 <NVIC_EncodePriority>
 8001788:	4602      	mov	r2, r0
 800178a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800178e:	4611      	mov	r1, r2
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff ff5f 	bl	8001654 <__NVIC_SetPriority>
}
 8001796:	bf00      	nop
 8001798:	3718      	adds	r7, #24
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800179e:	b580      	push	{r7, lr}
 80017a0:	b082      	sub	sp, #8
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	4603      	mov	r3, r0
 80017a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff ff35 	bl	800161c <__NVIC_EnableIRQ>
}
 80017b2:	bf00      	nop
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}

080017ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ba:	b580      	push	{r7, lr}
 80017bc:	b082      	sub	sp, #8
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	f7ff ffa2 	bl	800170c <SysTick_Config>
 80017c8:	4603      	mov	r3, r0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
	...

080017d4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80017dc:	2300      	movs	r3, #0
 80017de:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d101      	bne.n	80017ea <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e043      	b.n	8001872 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	461a      	mov	r2, r3
 80017f0:	4b22      	ldr	r3, [pc, #136]	@ (800187c <HAL_DMA_Init+0xa8>)
 80017f2:	4413      	add	r3, r2
 80017f4:	4a22      	ldr	r2, [pc, #136]	@ (8001880 <HAL_DMA_Init+0xac>)
 80017f6:	fba2 2303 	umull	r2, r3, r2, r3
 80017fa:	091b      	lsrs	r3, r3, #4
 80017fc:	009a      	lsls	r2, r3, #2
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4a1f      	ldr	r2, [pc, #124]	@ (8001884 <HAL_DMA_Init+0xb0>)
 8001806:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2202      	movs	r2, #2
 800180c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800181e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001822:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800182c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	68db      	ldr	r3, [r3, #12]
 8001832:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001838:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	695b      	ldr	r3, [r3, #20]
 800183e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001844:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	69db      	ldr	r3, [r3, #28]
 800184a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800184c:	68fa      	ldr	r2, [r7, #12]
 800184e:	4313      	orrs	r3, r2
 8001850:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	68fa      	ldr	r2, [r7, #12]
 8001858:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2200      	movs	r2, #0
 800185e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2201      	movs	r2, #1
 8001864:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2200      	movs	r2, #0
 800186c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3714      	adds	r7, #20
 8001876:	46bd      	mov	sp, r7
 8001878:	bc80      	pop	{r7}
 800187a:	4770      	bx	lr
 800187c:	bffdfff8 	.word	0xbffdfff8
 8001880:	cccccccd 	.word	0xcccccccd
 8001884:	40020000 	.word	0x40020000

08001888 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
 8001894:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001896:	2300      	movs	r3, #0
 8001898:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d101      	bne.n	80018a8 <HAL_DMA_Start_IT+0x20>
 80018a4:	2302      	movs	r3, #2
 80018a6:	e04b      	b.n	8001940 <HAL_DMA_Start_IT+0xb8>
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	2201      	movs	r2, #1
 80018ac:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d13a      	bne.n	8001932 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2202      	movs	r2, #2
 80018c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2200      	movs	r2, #0
 80018c8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f022 0201 	bic.w	r2, r2, #1
 80018d8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	68b9      	ldr	r1, [r7, #8]
 80018e0:	68f8      	ldr	r0, [r7, #12]
 80018e2:	f000 f937 	bl	8001b54 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d008      	beq.n	8001900 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f042 020e 	orr.w	r2, r2, #14
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	e00f      	b.n	8001920 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f022 0204 	bic.w	r2, r2, #4
 800190e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f042 020a 	orr.w	r2, r2, #10
 800191e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f042 0201 	orr.w	r2, r2, #1
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	e005      	b.n	800193e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	2200      	movs	r2, #0
 8001936:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800193a:	2302      	movs	r3, #2
 800193c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800193e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001940:	4618      	mov	r0, r3
 8001942:	3718      	adds	r7, #24
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}

08001948 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001964:	2204      	movs	r2, #4
 8001966:	409a      	lsls	r2, r3
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	4013      	ands	r3, r2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d04f      	beq.n	8001a10 <HAL_DMA_IRQHandler+0xc8>
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	f003 0304 	and.w	r3, r3, #4
 8001976:	2b00      	cmp	r3, #0
 8001978:	d04a      	beq.n	8001a10 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 0320 	and.w	r3, r3, #32
 8001984:	2b00      	cmp	r3, #0
 8001986:	d107      	bne.n	8001998 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f022 0204 	bic.w	r2, r2, #4
 8001996:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a66      	ldr	r2, [pc, #408]	@ (8001b38 <HAL_DMA_IRQHandler+0x1f0>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d029      	beq.n	80019f6 <HAL_DMA_IRQHandler+0xae>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a65      	ldr	r2, [pc, #404]	@ (8001b3c <HAL_DMA_IRQHandler+0x1f4>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d022      	beq.n	80019f2 <HAL_DMA_IRQHandler+0xaa>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a63      	ldr	r2, [pc, #396]	@ (8001b40 <HAL_DMA_IRQHandler+0x1f8>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d01a      	beq.n	80019ec <HAL_DMA_IRQHandler+0xa4>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a62      	ldr	r2, [pc, #392]	@ (8001b44 <HAL_DMA_IRQHandler+0x1fc>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d012      	beq.n	80019e6 <HAL_DMA_IRQHandler+0x9e>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a60      	ldr	r2, [pc, #384]	@ (8001b48 <HAL_DMA_IRQHandler+0x200>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d00a      	beq.n	80019e0 <HAL_DMA_IRQHandler+0x98>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a5f      	ldr	r2, [pc, #380]	@ (8001b4c <HAL_DMA_IRQHandler+0x204>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d102      	bne.n	80019da <HAL_DMA_IRQHandler+0x92>
 80019d4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80019d8:	e00e      	b.n	80019f8 <HAL_DMA_IRQHandler+0xb0>
 80019da:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80019de:	e00b      	b.n	80019f8 <HAL_DMA_IRQHandler+0xb0>
 80019e0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80019e4:	e008      	b.n	80019f8 <HAL_DMA_IRQHandler+0xb0>
 80019e6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80019ea:	e005      	b.n	80019f8 <HAL_DMA_IRQHandler+0xb0>
 80019ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019f0:	e002      	b.n	80019f8 <HAL_DMA_IRQHandler+0xb0>
 80019f2:	2340      	movs	r3, #64	@ 0x40
 80019f4:	e000      	b.n	80019f8 <HAL_DMA_IRQHandler+0xb0>
 80019f6:	2304      	movs	r3, #4
 80019f8:	4a55      	ldr	r2, [pc, #340]	@ (8001b50 <HAL_DMA_IRQHandler+0x208>)
 80019fa:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	f000 8094 	beq.w	8001b2e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001a0e:	e08e      	b.n	8001b2e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a14:	2202      	movs	r2, #2
 8001a16:	409a      	lsls	r2, r3
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d056      	beq.n	8001ace <HAL_DMA_IRQHandler+0x186>
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d051      	beq.n	8001ace <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0320 	and.w	r3, r3, #32
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d10b      	bne.n	8001a50 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f022 020a 	bic.w	r2, r2, #10
 8001a46:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a38      	ldr	r2, [pc, #224]	@ (8001b38 <HAL_DMA_IRQHandler+0x1f0>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d029      	beq.n	8001aae <HAL_DMA_IRQHandler+0x166>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a37      	ldr	r2, [pc, #220]	@ (8001b3c <HAL_DMA_IRQHandler+0x1f4>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d022      	beq.n	8001aaa <HAL_DMA_IRQHandler+0x162>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a35      	ldr	r2, [pc, #212]	@ (8001b40 <HAL_DMA_IRQHandler+0x1f8>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d01a      	beq.n	8001aa4 <HAL_DMA_IRQHandler+0x15c>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a34      	ldr	r2, [pc, #208]	@ (8001b44 <HAL_DMA_IRQHandler+0x1fc>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d012      	beq.n	8001a9e <HAL_DMA_IRQHandler+0x156>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a32      	ldr	r2, [pc, #200]	@ (8001b48 <HAL_DMA_IRQHandler+0x200>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d00a      	beq.n	8001a98 <HAL_DMA_IRQHandler+0x150>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a31      	ldr	r2, [pc, #196]	@ (8001b4c <HAL_DMA_IRQHandler+0x204>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d102      	bne.n	8001a92 <HAL_DMA_IRQHandler+0x14a>
 8001a8c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001a90:	e00e      	b.n	8001ab0 <HAL_DMA_IRQHandler+0x168>
 8001a92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a96:	e00b      	b.n	8001ab0 <HAL_DMA_IRQHandler+0x168>
 8001a98:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a9c:	e008      	b.n	8001ab0 <HAL_DMA_IRQHandler+0x168>
 8001a9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001aa2:	e005      	b.n	8001ab0 <HAL_DMA_IRQHandler+0x168>
 8001aa4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001aa8:	e002      	b.n	8001ab0 <HAL_DMA_IRQHandler+0x168>
 8001aaa:	2320      	movs	r3, #32
 8001aac:	e000      	b.n	8001ab0 <HAL_DMA_IRQHandler+0x168>
 8001aae:	2302      	movs	r3, #2
 8001ab0:	4a27      	ldr	r2, [pc, #156]	@ (8001b50 <HAL_DMA_IRQHandler+0x208>)
 8001ab2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d034      	beq.n	8001b2e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001acc:	e02f      	b.n	8001b2e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad2:	2208      	movs	r2, #8
 8001ad4:	409a      	lsls	r2, r3
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d028      	beq.n	8001b30 <HAL_DMA_IRQHandler+0x1e8>
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	f003 0308 	and.w	r3, r3, #8
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d023      	beq.n	8001b30 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f022 020e 	bic.w	r2, r2, #14
 8001af6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b00:	2101      	movs	r1, #1
 8001b02:	fa01 f202 	lsl.w	r2, r1, r2
 8001b06:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2201      	movs	r2, #1
 8001b12:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d004      	beq.n	8001b30 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	4798      	blx	r3
    }
  }
  return;
 8001b2e:	bf00      	nop
 8001b30:	bf00      	nop
}
 8001b32:	3710      	adds	r7, #16
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40020008 	.word	0x40020008
 8001b3c:	4002001c 	.word	0x4002001c
 8001b40:	40020030 	.word	0x40020030
 8001b44:	40020044 	.word	0x40020044
 8001b48:	40020058 	.word	0x40020058
 8001b4c:	4002006c 	.word	0x4002006c
 8001b50:	40020000 	.word	0x40020000

08001b54 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
 8001b60:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b6a:	2101      	movs	r1, #1
 8001b6c:	fa01 f202 	lsl.w	r2, r1, r2
 8001b70:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	683a      	ldr	r2, [r7, #0]
 8001b78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	2b10      	cmp	r3, #16
 8001b80:	d108      	bne.n	8001b94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	68ba      	ldr	r2, [r7, #8]
 8001b90:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001b92:	e007      	b.n	8001ba4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	68ba      	ldr	r2, [r7, #8]
 8001b9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	687a      	ldr	r2, [r7, #4]
 8001ba2:	60da      	str	r2, [r3, #12]
}
 8001ba4:	bf00      	nop
 8001ba6:	3714      	adds	r7, #20
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bc80      	pop	{r7}
 8001bac:	4770      	bx	lr
	...

08001bb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b08b      	sub	sp, #44	@ 0x2c
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bc2:	e169      	b.n	8001e98 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	69fa      	ldr	r2, [r7, #28]
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	f040 8158 	bne.w	8001e92 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	4a9a      	ldr	r2, [pc, #616]	@ (8001e50 <HAL_GPIO_Init+0x2a0>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d05e      	beq.n	8001caa <HAL_GPIO_Init+0xfa>
 8001bec:	4a98      	ldr	r2, [pc, #608]	@ (8001e50 <HAL_GPIO_Init+0x2a0>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d875      	bhi.n	8001cde <HAL_GPIO_Init+0x12e>
 8001bf2:	4a98      	ldr	r2, [pc, #608]	@ (8001e54 <HAL_GPIO_Init+0x2a4>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d058      	beq.n	8001caa <HAL_GPIO_Init+0xfa>
 8001bf8:	4a96      	ldr	r2, [pc, #600]	@ (8001e54 <HAL_GPIO_Init+0x2a4>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d86f      	bhi.n	8001cde <HAL_GPIO_Init+0x12e>
 8001bfe:	4a96      	ldr	r2, [pc, #600]	@ (8001e58 <HAL_GPIO_Init+0x2a8>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d052      	beq.n	8001caa <HAL_GPIO_Init+0xfa>
 8001c04:	4a94      	ldr	r2, [pc, #592]	@ (8001e58 <HAL_GPIO_Init+0x2a8>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d869      	bhi.n	8001cde <HAL_GPIO_Init+0x12e>
 8001c0a:	4a94      	ldr	r2, [pc, #592]	@ (8001e5c <HAL_GPIO_Init+0x2ac>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d04c      	beq.n	8001caa <HAL_GPIO_Init+0xfa>
 8001c10:	4a92      	ldr	r2, [pc, #584]	@ (8001e5c <HAL_GPIO_Init+0x2ac>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d863      	bhi.n	8001cde <HAL_GPIO_Init+0x12e>
 8001c16:	4a92      	ldr	r2, [pc, #584]	@ (8001e60 <HAL_GPIO_Init+0x2b0>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d046      	beq.n	8001caa <HAL_GPIO_Init+0xfa>
 8001c1c:	4a90      	ldr	r2, [pc, #576]	@ (8001e60 <HAL_GPIO_Init+0x2b0>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d85d      	bhi.n	8001cde <HAL_GPIO_Init+0x12e>
 8001c22:	2b12      	cmp	r3, #18
 8001c24:	d82a      	bhi.n	8001c7c <HAL_GPIO_Init+0xcc>
 8001c26:	2b12      	cmp	r3, #18
 8001c28:	d859      	bhi.n	8001cde <HAL_GPIO_Init+0x12e>
 8001c2a:	a201      	add	r2, pc, #4	@ (adr r2, 8001c30 <HAL_GPIO_Init+0x80>)
 8001c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c30:	08001cab 	.word	0x08001cab
 8001c34:	08001c85 	.word	0x08001c85
 8001c38:	08001c97 	.word	0x08001c97
 8001c3c:	08001cd9 	.word	0x08001cd9
 8001c40:	08001cdf 	.word	0x08001cdf
 8001c44:	08001cdf 	.word	0x08001cdf
 8001c48:	08001cdf 	.word	0x08001cdf
 8001c4c:	08001cdf 	.word	0x08001cdf
 8001c50:	08001cdf 	.word	0x08001cdf
 8001c54:	08001cdf 	.word	0x08001cdf
 8001c58:	08001cdf 	.word	0x08001cdf
 8001c5c:	08001cdf 	.word	0x08001cdf
 8001c60:	08001cdf 	.word	0x08001cdf
 8001c64:	08001cdf 	.word	0x08001cdf
 8001c68:	08001cdf 	.word	0x08001cdf
 8001c6c:	08001cdf 	.word	0x08001cdf
 8001c70:	08001cdf 	.word	0x08001cdf
 8001c74:	08001c8d 	.word	0x08001c8d
 8001c78:	08001ca1 	.word	0x08001ca1
 8001c7c:	4a79      	ldr	r2, [pc, #484]	@ (8001e64 <HAL_GPIO_Init+0x2b4>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d013      	beq.n	8001caa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c82:	e02c      	b.n	8001cde <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	623b      	str	r3, [r7, #32]
          break;
 8001c8a:	e029      	b.n	8001ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	3304      	adds	r3, #4
 8001c92:	623b      	str	r3, [r7, #32]
          break;
 8001c94:	e024      	b.n	8001ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	68db      	ldr	r3, [r3, #12]
 8001c9a:	3308      	adds	r3, #8
 8001c9c:	623b      	str	r3, [r7, #32]
          break;
 8001c9e:	e01f      	b.n	8001ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	330c      	adds	r3, #12
 8001ca6:	623b      	str	r3, [r7, #32]
          break;
 8001ca8:	e01a      	b.n	8001ce0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d102      	bne.n	8001cb8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001cb2:	2304      	movs	r3, #4
 8001cb4:	623b      	str	r3, [r7, #32]
          break;
 8001cb6:	e013      	b.n	8001ce0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d105      	bne.n	8001ccc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cc0:	2308      	movs	r3, #8
 8001cc2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	69fa      	ldr	r2, [r7, #28]
 8001cc8:	611a      	str	r2, [r3, #16]
          break;
 8001cca:	e009      	b.n	8001ce0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ccc:	2308      	movs	r3, #8
 8001cce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	69fa      	ldr	r2, [r7, #28]
 8001cd4:	615a      	str	r2, [r3, #20]
          break;
 8001cd6:	e003      	b.n	8001ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	623b      	str	r3, [r7, #32]
          break;
 8001cdc:	e000      	b.n	8001ce0 <HAL_GPIO_Init+0x130>
          break;
 8001cde:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	2bff      	cmp	r3, #255	@ 0xff
 8001ce4:	d801      	bhi.n	8001cea <HAL_GPIO_Init+0x13a>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	e001      	b.n	8001cee <HAL_GPIO_Init+0x13e>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	3304      	adds	r3, #4
 8001cee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	2bff      	cmp	r3, #255	@ 0xff
 8001cf4:	d802      	bhi.n	8001cfc <HAL_GPIO_Init+0x14c>
 8001cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cf8:	009b      	lsls	r3, r3, #2
 8001cfa:	e002      	b.n	8001d02 <HAL_GPIO_Init+0x152>
 8001cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cfe:	3b08      	subs	r3, #8
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	210f      	movs	r1, #15
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d10:	43db      	mvns	r3, r3
 8001d12:	401a      	ands	r2, r3
 8001d14:	6a39      	ldr	r1, [r7, #32]
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1c:	431a      	orrs	r2, r3
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	f000 80b1 	beq.w	8001e92 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d30:	4b4d      	ldr	r3, [pc, #308]	@ (8001e68 <HAL_GPIO_Init+0x2b8>)
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	4a4c      	ldr	r2, [pc, #304]	@ (8001e68 <HAL_GPIO_Init+0x2b8>)
 8001d36:	f043 0301 	orr.w	r3, r3, #1
 8001d3a:	6193      	str	r3, [r2, #24]
 8001d3c:	4b4a      	ldr	r3, [pc, #296]	@ (8001e68 <HAL_GPIO_Init+0x2b8>)
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	f003 0301 	and.w	r3, r3, #1
 8001d44:	60bb      	str	r3, [r7, #8]
 8001d46:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d48:	4a48      	ldr	r2, [pc, #288]	@ (8001e6c <HAL_GPIO_Init+0x2bc>)
 8001d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d4c:	089b      	lsrs	r3, r3, #2
 8001d4e:	3302      	adds	r3, #2
 8001d50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d54:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d58:	f003 0303 	and.w	r3, r3, #3
 8001d5c:	009b      	lsls	r3, r3, #2
 8001d5e:	220f      	movs	r2, #15
 8001d60:	fa02 f303 	lsl.w	r3, r2, r3
 8001d64:	43db      	mvns	r3, r3
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	4a40      	ldr	r2, [pc, #256]	@ (8001e70 <HAL_GPIO_Init+0x2c0>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d013      	beq.n	8001d9c <HAL_GPIO_Init+0x1ec>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	4a3f      	ldr	r2, [pc, #252]	@ (8001e74 <HAL_GPIO_Init+0x2c4>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d00d      	beq.n	8001d98 <HAL_GPIO_Init+0x1e8>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	4a3e      	ldr	r2, [pc, #248]	@ (8001e78 <HAL_GPIO_Init+0x2c8>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d007      	beq.n	8001d94 <HAL_GPIO_Init+0x1e4>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	4a3d      	ldr	r2, [pc, #244]	@ (8001e7c <HAL_GPIO_Init+0x2cc>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d101      	bne.n	8001d90 <HAL_GPIO_Init+0x1e0>
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	e006      	b.n	8001d9e <HAL_GPIO_Init+0x1ee>
 8001d90:	2304      	movs	r3, #4
 8001d92:	e004      	b.n	8001d9e <HAL_GPIO_Init+0x1ee>
 8001d94:	2302      	movs	r3, #2
 8001d96:	e002      	b.n	8001d9e <HAL_GPIO_Init+0x1ee>
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e000      	b.n	8001d9e <HAL_GPIO_Init+0x1ee>
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001da0:	f002 0203 	and.w	r2, r2, #3
 8001da4:	0092      	lsls	r2, r2, #2
 8001da6:	4093      	lsls	r3, r2
 8001da8:	68fa      	ldr	r2, [r7, #12]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001dae:	492f      	ldr	r1, [pc, #188]	@ (8001e6c <HAL_GPIO_Init+0x2bc>)
 8001db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db2:	089b      	lsrs	r3, r3, #2
 8001db4:	3302      	adds	r3, #2
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d006      	beq.n	8001dd6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001dc8:	4b2d      	ldr	r3, [pc, #180]	@ (8001e80 <HAL_GPIO_Init+0x2d0>)
 8001dca:	689a      	ldr	r2, [r3, #8]
 8001dcc:	492c      	ldr	r1, [pc, #176]	@ (8001e80 <HAL_GPIO_Init+0x2d0>)
 8001dce:	69bb      	ldr	r3, [r7, #24]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	608b      	str	r3, [r1, #8]
 8001dd4:	e006      	b.n	8001de4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001dd6:	4b2a      	ldr	r3, [pc, #168]	@ (8001e80 <HAL_GPIO_Init+0x2d0>)
 8001dd8:	689a      	ldr	r2, [r3, #8]
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	4928      	ldr	r1, [pc, #160]	@ (8001e80 <HAL_GPIO_Init+0x2d0>)
 8001de0:	4013      	ands	r3, r2
 8001de2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d006      	beq.n	8001dfe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001df0:	4b23      	ldr	r3, [pc, #140]	@ (8001e80 <HAL_GPIO_Init+0x2d0>)
 8001df2:	68da      	ldr	r2, [r3, #12]
 8001df4:	4922      	ldr	r1, [pc, #136]	@ (8001e80 <HAL_GPIO_Init+0x2d0>)
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	60cb      	str	r3, [r1, #12]
 8001dfc:	e006      	b.n	8001e0c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001dfe:	4b20      	ldr	r3, [pc, #128]	@ (8001e80 <HAL_GPIO_Init+0x2d0>)
 8001e00:	68da      	ldr	r2, [r3, #12]
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	43db      	mvns	r3, r3
 8001e06:	491e      	ldr	r1, [pc, #120]	@ (8001e80 <HAL_GPIO_Init+0x2d0>)
 8001e08:	4013      	ands	r3, r2
 8001e0a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d006      	beq.n	8001e26 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e18:	4b19      	ldr	r3, [pc, #100]	@ (8001e80 <HAL_GPIO_Init+0x2d0>)
 8001e1a:	685a      	ldr	r2, [r3, #4]
 8001e1c:	4918      	ldr	r1, [pc, #96]	@ (8001e80 <HAL_GPIO_Init+0x2d0>)
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	4313      	orrs	r3, r2
 8001e22:	604b      	str	r3, [r1, #4]
 8001e24:	e006      	b.n	8001e34 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e26:	4b16      	ldr	r3, [pc, #88]	@ (8001e80 <HAL_GPIO_Init+0x2d0>)
 8001e28:	685a      	ldr	r2, [r3, #4]
 8001e2a:	69bb      	ldr	r3, [r7, #24]
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	4914      	ldr	r1, [pc, #80]	@ (8001e80 <HAL_GPIO_Init+0x2d0>)
 8001e30:	4013      	ands	r3, r2
 8001e32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d021      	beq.n	8001e84 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e40:	4b0f      	ldr	r3, [pc, #60]	@ (8001e80 <HAL_GPIO_Init+0x2d0>)
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	490e      	ldr	r1, [pc, #56]	@ (8001e80 <HAL_GPIO_Init+0x2d0>)
 8001e46:	69bb      	ldr	r3, [r7, #24]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	600b      	str	r3, [r1, #0]
 8001e4c:	e021      	b.n	8001e92 <HAL_GPIO_Init+0x2e2>
 8001e4e:	bf00      	nop
 8001e50:	10320000 	.word	0x10320000
 8001e54:	10310000 	.word	0x10310000
 8001e58:	10220000 	.word	0x10220000
 8001e5c:	10210000 	.word	0x10210000
 8001e60:	10120000 	.word	0x10120000
 8001e64:	10110000 	.word	0x10110000
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	40010000 	.word	0x40010000
 8001e70:	40010800 	.word	0x40010800
 8001e74:	40010c00 	.word	0x40010c00
 8001e78:	40011000 	.word	0x40011000
 8001e7c:	40011400 	.word	0x40011400
 8001e80:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e84:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb4 <HAL_GPIO_Init+0x304>)
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	69bb      	ldr	r3, [r7, #24]
 8001e8a:	43db      	mvns	r3, r3
 8001e8c:	4909      	ldr	r1, [pc, #36]	@ (8001eb4 <HAL_GPIO_Init+0x304>)
 8001e8e:	4013      	ands	r3, r2
 8001e90:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e94:	3301      	adds	r3, #1
 8001e96:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	f47f ae8e 	bne.w	8001bc4 <HAL_GPIO_Init+0x14>
  }
}
 8001ea8:	bf00      	nop
 8001eaa:	bf00      	nop
 8001eac:	372c      	adds	r7, #44	@ 0x2c
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bc80      	pop	{r7}
 8001eb2:	4770      	bx	lr
 8001eb4:	40010400 	.word	0x40010400

08001eb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	807b      	strh	r3, [r7, #2]
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ec8:	787b      	ldrb	r3, [r7, #1]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d003      	beq.n	8001ed6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ece:	887a      	ldrh	r2, [r7, #2]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ed4:	e003      	b.n	8001ede <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ed6:	887b      	ldrh	r3, [r7, #2]
 8001ed8:	041a      	lsls	r2, r3, #16
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	611a      	str	r2, [r3, #16]
}
 8001ede:	bf00      	nop
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bc80      	pop	{r7}
 8001ee6:	4770      	bx	lr

08001ee8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001ef2:	4b08      	ldr	r3, [pc, #32]	@ (8001f14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ef4:	695a      	ldr	r2, [r3, #20]
 8001ef6:	88fb      	ldrh	r3, [r7, #6]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d006      	beq.n	8001f0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001efe:	4a05      	ldr	r2, [pc, #20]	@ (8001f14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f00:	88fb      	ldrh	r3, [r7, #6]
 8001f02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001f04:	88fb      	ldrh	r3, [r7, #6]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f000 f806 	bl	8001f18 <HAL_GPIO_EXTI_Callback>
  }
}
 8001f0c:	bf00      	nop
 8001f0e:	3708      	adds	r7, #8
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	40010400 	.word	0x40010400

08001f18 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	4603      	mov	r3, r0
 8001f20:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001f22:	bf00      	nop
 8001f24:	370c      	adds	r7, #12
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bc80      	pop	{r7}
 8001f2a:	4770      	bx	lr

08001f2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b086      	sub	sp, #24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e272      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f000 8087 	beq.w	800205a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f4c:	4b92      	ldr	r3, [pc, #584]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f003 030c 	and.w	r3, r3, #12
 8001f54:	2b04      	cmp	r3, #4
 8001f56:	d00c      	beq.n	8001f72 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f58:	4b8f      	ldr	r3, [pc, #572]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f003 030c 	and.w	r3, r3, #12
 8001f60:	2b08      	cmp	r3, #8
 8001f62:	d112      	bne.n	8001f8a <HAL_RCC_OscConfig+0x5e>
 8001f64:	4b8c      	ldr	r3, [pc, #560]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f70:	d10b      	bne.n	8001f8a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f72:	4b89      	ldr	r3, [pc, #548]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d06c      	beq.n	8002058 <HAL_RCC_OscConfig+0x12c>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d168      	bne.n	8002058 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e24c      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f92:	d106      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x76>
 8001f94:	4b80      	ldr	r3, [pc, #512]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a7f      	ldr	r2, [pc, #508]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001f9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f9e:	6013      	str	r3, [r2, #0]
 8001fa0:	e02e      	b.n	8002000 <HAL_RCC_OscConfig+0xd4>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d10c      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x98>
 8001faa:	4b7b      	ldr	r3, [pc, #492]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a7a      	ldr	r2, [pc, #488]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fb4:	6013      	str	r3, [r2, #0]
 8001fb6:	4b78      	ldr	r3, [pc, #480]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a77      	ldr	r2, [pc, #476]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fc0:	6013      	str	r3, [r2, #0]
 8001fc2:	e01d      	b.n	8002000 <HAL_RCC_OscConfig+0xd4>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fcc:	d10c      	bne.n	8001fe8 <HAL_RCC_OscConfig+0xbc>
 8001fce:	4b72      	ldr	r3, [pc, #456]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a71      	ldr	r2, [pc, #452]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fd8:	6013      	str	r3, [r2, #0]
 8001fda:	4b6f      	ldr	r3, [pc, #444]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a6e      	ldr	r2, [pc, #440]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fe0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fe4:	6013      	str	r3, [r2, #0]
 8001fe6:	e00b      	b.n	8002000 <HAL_RCC_OscConfig+0xd4>
 8001fe8:	4b6b      	ldr	r3, [pc, #428]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a6a      	ldr	r2, [pc, #424]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ff2:	6013      	str	r3, [r2, #0]
 8001ff4:	4b68      	ldr	r3, [pc, #416]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a67      	ldr	r2, [pc, #412]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001ffa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ffe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d013      	beq.n	8002030 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002008:	f7fe fe2e 	bl	8000c68 <HAL_GetTick>
 800200c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800200e:	e008      	b.n	8002022 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002010:	f7fe fe2a 	bl	8000c68 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	2b64      	cmp	r3, #100	@ 0x64
 800201c:	d901      	bls.n	8002022 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e200      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002022:	4b5d      	ldr	r3, [pc, #372]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d0f0      	beq.n	8002010 <HAL_RCC_OscConfig+0xe4>
 800202e:	e014      	b.n	800205a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002030:	f7fe fe1a 	bl	8000c68 <HAL_GetTick>
 8002034:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002036:	e008      	b.n	800204a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002038:	f7fe fe16 	bl	8000c68 <HAL_GetTick>
 800203c:	4602      	mov	r2, r0
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	2b64      	cmp	r3, #100	@ 0x64
 8002044:	d901      	bls.n	800204a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e1ec      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800204a:	4b53      	ldr	r3, [pc, #332]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002052:	2b00      	cmp	r3, #0
 8002054:	d1f0      	bne.n	8002038 <HAL_RCC_OscConfig+0x10c>
 8002056:	e000      	b.n	800205a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002058:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	2b00      	cmp	r3, #0
 8002064:	d063      	beq.n	800212e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002066:	4b4c      	ldr	r3, [pc, #304]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f003 030c 	and.w	r3, r3, #12
 800206e:	2b00      	cmp	r3, #0
 8002070:	d00b      	beq.n	800208a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002072:	4b49      	ldr	r3, [pc, #292]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f003 030c 	and.w	r3, r3, #12
 800207a:	2b08      	cmp	r3, #8
 800207c:	d11c      	bne.n	80020b8 <HAL_RCC_OscConfig+0x18c>
 800207e:	4b46      	ldr	r3, [pc, #280]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d116      	bne.n	80020b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800208a:	4b43      	ldr	r3, [pc, #268]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	2b00      	cmp	r3, #0
 8002094:	d005      	beq.n	80020a2 <HAL_RCC_OscConfig+0x176>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	691b      	ldr	r3, [r3, #16]
 800209a:	2b01      	cmp	r3, #1
 800209c:	d001      	beq.n	80020a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e1c0      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020a2:	4b3d      	ldr	r3, [pc, #244]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	00db      	lsls	r3, r3, #3
 80020b0:	4939      	ldr	r1, [pc, #228]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 80020b2:	4313      	orrs	r3, r2
 80020b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020b6:	e03a      	b.n	800212e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	691b      	ldr	r3, [r3, #16]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d020      	beq.n	8002102 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020c0:	4b36      	ldr	r3, [pc, #216]	@ (800219c <HAL_RCC_OscConfig+0x270>)
 80020c2:	2201      	movs	r2, #1
 80020c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c6:	f7fe fdcf 	bl	8000c68 <HAL_GetTick>
 80020ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020cc:	e008      	b.n	80020e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020ce:	f7fe fdcb 	bl	8000c68 <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d901      	bls.n	80020e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020dc:	2303      	movs	r3, #3
 80020de:	e1a1      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020e0:	4b2d      	ldr	r3, [pc, #180]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0302 	and.w	r3, r3, #2
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d0f0      	beq.n	80020ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	695b      	ldr	r3, [r3, #20]
 80020f8:	00db      	lsls	r3, r3, #3
 80020fa:	4927      	ldr	r1, [pc, #156]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 80020fc:	4313      	orrs	r3, r2
 80020fe:	600b      	str	r3, [r1, #0]
 8002100:	e015      	b.n	800212e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002102:	4b26      	ldr	r3, [pc, #152]	@ (800219c <HAL_RCC_OscConfig+0x270>)
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002108:	f7fe fdae 	bl	8000c68 <HAL_GetTick>
 800210c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800210e:	e008      	b.n	8002122 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002110:	f7fe fdaa 	bl	8000c68 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b02      	cmp	r3, #2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e180      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002122:	4b1d      	ldr	r3, [pc, #116]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0302 	and.w	r3, r3, #2
 800212a:	2b00      	cmp	r3, #0
 800212c:	d1f0      	bne.n	8002110 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0308 	and.w	r3, r3, #8
 8002136:	2b00      	cmp	r3, #0
 8002138:	d03a      	beq.n	80021b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d019      	beq.n	8002176 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002142:	4b17      	ldr	r3, [pc, #92]	@ (80021a0 <HAL_RCC_OscConfig+0x274>)
 8002144:	2201      	movs	r2, #1
 8002146:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002148:	f7fe fd8e 	bl	8000c68 <HAL_GetTick>
 800214c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800214e:	e008      	b.n	8002162 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002150:	f7fe fd8a 	bl	8000c68 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	2b02      	cmp	r3, #2
 800215c:	d901      	bls.n	8002162 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800215e:	2303      	movs	r3, #3
 8002160:	e160      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002162:	4b0d      	ldr	r3, [pc, #52]	@ (8002198 <HAL_RCC_OscConfig+0x26c>)
 8002164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002166:	f003 0302 	and.w	r3, r3, #2
 800216a:	2b00      	cmp	r3, #0
 800216c:	d0f0      	beq.n	8002150 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800216e:	2001      	movs	r0, #1
 8002170:	f000 face 	bl	8002710 <RCC_Delay>
 8002174:	e01c      	b.n	80021b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002176:	4b0a      	ldr	r3, [pc, #40]	@ (80021a0 <HAL_RCC_OscConfig+0x274>)
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800217c:	f7fe fd74 	bl	8000c68 <HAL_GetTick>
 8002180:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002182:	e00f      	b.n	80021a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002184:	f7fe fd70 	bl	8000c68 <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b02      	cmp	r3, #2
 8002190:	d908      	bls.n	80021a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e146      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>
 8002196:	bf00      	nop
 8002198:	40021000 	.word	0x40021000
 800219c:	42420000 	.word	0x42420000
 80021a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021a4:	4b92      	ldr	r3, [pc, #584]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 80021a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a8:	f003 0302 	and.w	r3, r3, #2
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d1e9      	bne.n	8002184 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0304 	and.w	r3, r3, #4
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	f000 80a6 	beq.w	800230a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021be:	2300      	movs	r3, #0
 80021c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021c2:	4b8b      	ldr	r3, [pc, #556]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 80021c4:	69db      	ldr	r3, [r3, #28]
 80021c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d10d      	bne.n	80021ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021ce:	4b88      	ldr	r3, [pc, #544]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	4a87      	ldr	r2, [pc, #540]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 80021d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021d8:	61d3      	str	r3, [r2, #28]
 80021da:	4b85      	ldr	r3, [pc, #532]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021e2:	60bb      	str	r3, [r7, #8]
 80021e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021e6:	2301      	movs	r3, #1
 80021e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ea:	4b82      	ldr	r3, [pc, #520]	@ (80023f4 <HAL_RCC_OscConfig+0x4c8>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d118      	bne.n	8002228 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021f6:	4b7f      	ldr	r3, [pc, #508]	@ (80023f4 <HAL_RCC_OscConfig+0x4c8>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a7e      	ldr	r2, [pc, #504]	@ (80023f4 <HAL_RCC_OscConfig+0x4c8>)
 80021fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002200:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002202:	f7fe fd31 	bl	8000c68 <HAL_GetTick>
 8002206:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002208:	e008      	b.n	800221c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800220a:	f7fe fd2d 	bl	8000c68 <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b64      	cmp	r3, #100	@ 0x64
 8002216:	d901      	bls.n	800221c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e103      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800221c:	4b75      	ldr	r3, [pc, #468]	@ (80023f4 <HAL_RCC_OscConfig+0x4c8>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002224:	2b00      	cmp	r3, #0
 8002226:	d0f0      	beq.n	800220a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	2b01      	cmp	r3, #1
 800222e:	d106      	bne.n	800223e <HAL_RCC_OscConfig+0x312>
 8002230:	4b6f      	ldr	r3, [pc, #444]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 8002232:	6a1b      	ldr	r3, [r3, #32]
 8002234:	4a6e      	ldr	r2, [pc, #440]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 8002236:	f043 0301 	orr.w	r3, r3, #1
 800223a:	6213      	str	r3, [r2, #32]
 800223c:	e02d      	b.n	800229a <HAL_RCC_OscConfig+0x36e>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d10c      	bne.n	8002260 <HAL_RCC_OscConfig+0x334>
 8002246:	4b6a      	ldr	r3, [pc, #424]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 8002248:	6a1b      	ldr	r3, [r3, #32]
 800224a:	4a69      	ldr	r2, [pc, #420]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 800224c:	f023 0301 	bic.w	r3, r3, #1
 8002250:	6213      	str	r3, [r2, #32]
 8002252:	4b67      	ldr	r3, [pc, #412]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 8002254:	6a1b      	ldr	r3, [r3, #32]
 8002256:	4a66      	ldr	r2, [pc, #408]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 8002258:	f023 0304 	bic.w	r3, r3, #4
 800225c:	6213      	str	r3, [r2, #32]
 800225e:	e01c      	b.n	800229a <HAL_RCC_OscConfig+0x36e>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	2b05      	cmp	r3, #5
 8002266:	d10c      	bne.n	8002282 <HAL_RCC_OscConfig+0x356>
 8002268:	4b61      	ldr	r3, [pc, #388]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 800226a:	6a1b      	ldr	r3, [r3, #32]
 800226c:	4a60      	ldr	r2, [pc, #384]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 800226e:	f043 0304 	orr.w	r3, r3, #4
 8002272:	6213      	str	r3, [r2, #32]
 8002274:	4b5e      	ldr	r3, [pc, #376]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 8002276:	6a1b      	ldr	r3, [r3, #32]
 8002278:	4a5d      	ldr	r2, [pc, #372]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 800227a:	f043 0301 	orr.w	r3, r3, #1
 800227e:	6213      	str	r3, [r2, #32]
 8002280:	e00b      	b.n	800229a <HAL_RCC_OscConfig+0x36e>
 8002282:	4b5b      	ldr	r3, [pc, #364]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 8002284:	6a1b      	ldr	r3, [r3, #32]
 8002286:	4a5a      	ldr	r2, [pc, #360]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 8002288:	f023 0301 	bic.w	r3, r3, #1
 800228c:	6213      	str	r3, [r2, #32]
 800228e:	4b58      	ldr	r3, [pc, #352]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 8002290:	6a1b      	ldr	r3, [r3, #32]
 8002292:	4a57      	ldr	r2, [pc, #348]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 8002294:	f023 0304 	bic.w	r3, r3, #4
 8002298:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	68db      	ldr	r3, [r3, #12]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d015      	beq.n	80022ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022a2:	f7fe fce1 	bl	8000c68 <HAL_GetTick>
 80022a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022a8:	e00a      	b.n	80022c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022aa:	f7fe fcdd 	bl	8000c68 <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d901      	bls.n	80022c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e0b1      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022c0:	4b4b      	ldr	r3, [pc, #300]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 80022c2:	6a1b      	ldr	r3, [r3, #32]
 80022c4:	f003 0302 	and.w	r3, r3, #2
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d0ee      	beq.n	80022aa <HAL_RCC_OscConfig+0x37e>
 80022cc:	e014      	b.n	80022f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ce:	f7fe fccb 	bl	8000c68 <HAL_GetTick>
 80022d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022d4:	e00a      	b.n	80022ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022d6:	f7fe fcc7 	bl	8000c68 <HAL_GetTick>
 80022da:	4602      	mov	r2, r0
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	1ad3      	subs	r3, r2, r3
 80022e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d901      	bls.n	80022ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e09b      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022ec:	4b40      	ldr	r3, [pc, #256]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d1ee      	bne.n	80022d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022f8:	7dfb      	ldrb	r3, [r7, #23]
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d105      	bne.n	800230a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022fe:	4b3c      	ldr	r3, [pc, #240]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	4a3b      	ldr	r2, [pc, #236]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 8002304:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002308:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	69db      	ldr	r3, [r3, #28]
 800230e:	2b00      	cmp	r3, #0
 8002310:	f000 8087 	beq.w	8002422 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002314:	4b36      	ldr	r3, [pc, #216]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f003 030c 	and.w	r3, r3, #12
 800231c:	2b08      	cmp	r3, #8
 800231e:	d061      	beq.n	80023e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	69db      	ldr	r3, [r3, #28]
 8002324:	2b02      	cmp	r3, #2
 8002326:	d146      	bne.n	80023b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002328:	4b33      	ldr	r3, [pc, #204]	@ (80023f8 <HAL_RCC_OscConfig+0x4cc>)
 800232a:	2200      	movs	r2, #0
 800232c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800232e:	f7fe fc9b 	bl	8000c68 <HAL_GetTick>
 8002332:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002334:	e008      	b.n	8002348 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002336:	f7fe fc97 	bl	8000c68 <HAL_GetTick>
 800233a:	4602      	mov	r2, r0
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	2b02      	cmp	r3, #2
 8002342:	d901      	bls.n	8002348 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e06d      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002348:	4b29      	ldr	r3, [pc, #164]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002350:	2b00      	cmp	r3, #0
 8002352:	d1f0      	bne.n	8002336 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a1b      	ldr	r3, [r3, #32]
 8002358:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800235c:	d108      	bne.n	8002370 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800235e:	4b24      	ldr	r3, [pc, #144]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	4921      	ldr	r1, [pc, #132]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 800236c:	4313      	orrs	r3, r2
 800236e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002370:	4b1f      	ldr	r3, [pc, #124]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6a19      	ldr	r1, [r3, #32]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002380:	430b      	orrs	r3, r1
 8002382:	491b      	ldr	r1, [pc, #108]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 8002384:	4313      	orrs	r3, r2
 8002386:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002388:	4b1b      	ldr	r3, [pc, #108]	@ (80023f8 <HAL_RCC_OscConfig+0x4cc>)
 800238a:	2201      	movs	r2, #1
 800238c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800238e:	f7fe fc6b 	bl	8000c68 <HAL_GetTick>
 8002392:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002394:	e008      	b.n	80023a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002396:	f7fe fc67 	bl	8000c68 <HAL_GetTick>
 800239a:	4602      	mov	r2, r0
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d901      	bls.n	80023a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80023a4:	2303      	movs	r3, #3
 80023a6:	e03d      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023a8:	4b11      	ldr	r3, [pc, #68]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d0f0      	beq.n	8002396 <HAL_RCC_OscConfig+0x46a>
 80023b4:	e035      	b.n	8002422 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023b6:	4b10      	ldr	r3, [pc, #64]	@ (80023f8 <HAL_RCC_OscConfig+0x4cc>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023bc:	f7fe fc54 	bl	8000c68 <HAL_GetTick>
 80023c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023c2:	e008      	b.n	80023d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023c4:	f7fe fc50 	bl	8000c68 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d901      	bls.n	80023d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e026      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023d6:	4b06      	ldr	r3, [pc, #24]	@ (80023f0 <HAL_RCC_OscConfig+0x4c4>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d1f0      	bne.n	80023c4 <HAL_RCC_OscConfig+0x498>
 80023e2:	e01e      	b.n	8002422 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	69db      	ldr	r3, [r3, #28]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d107      	bne.n	80023fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e019      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>
 80023f0:	40021000 	.word	0x40021000
 80023f4:	40007000 	.word	0x40007000
 80023f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023fc:	4b0b      	ldr	r3, [pc, #44]	@ (800242c <HAL_RCC_OscConfig+0x500>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	429a      	cmp	r2, r3
 800240e:	d106      	bne.n	800241e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800241a:	429a      	cmp	r2, r3
 800241c:	d001      	beq.n	8002422 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e000      	b.n	8002424 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002422:	2300      	movs	r3, #0
}
 8002424:	4618      	mov	r0, r3
 8002426:	3718      	adds	r7, #24
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	40021000 	.word	0x40021000

08002430 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d101      	bne.n	8002444 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e0d0      	b.n	80025e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002444:	4b6a      	ldr	r3, [pc, #424]	@ (80025f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 0307 	and.w	r3, r3, #7
 800244c:	683a      	ldr	r2, [r7, #0]
 800244e:	429a      	cmp	r2, r3
 8002450:	d910      	bls.n	8002474 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002452:	4b67      	ldr	r3, [pc, #412]	@ (80025f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f023 0207 	bic.w	r2, r3, #7
 800245a:	4965      	ldr	r1, [pc, #404]	@ (80025f0 <HAL_RCC_ClockConfig+0x1c0>)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	4313      	orrs	r3, r2
 8002460:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002462:	4b63      	ldr	r3, [pc, #396]	@ (80025f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0307 	and.w	r3, r3, #7
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	429a      	cmp	r2, r3
 800246e:	d001      	beq.n	8002474 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	e0b8      	b.n	80025e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0302 	and.w	r3, r3, #2
 800247c:	2b00      	cmp	r3, #0
 800247e:	d020      	beq.n	80024c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0304 	and.w	r3, r3, #4
 8002488:	2b00      	cmp	r3, #0
 800248a:	d005      	beq.n	8002498 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800248c:	4b59      	ldr	r3, [pc, #356]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	4a58      	ldr	r2, [pc, #352]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002492:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002496:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0308 	and.w	r3, r3, #8
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d005      	beq.n	80024b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024a4:	4b53      	ldr	r3, [pc, #332]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	4a52      	ldr	r2, [pc, #328]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 80024aa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80024ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024b0:	4b50      	ldr	r3, [pc, #320]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	494d      	ldr	r1, [pc, #308]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 80024be:	4313      	orrs	r3, r2
 80024c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d040      	beq.n	8002550 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d107      	bne.n	80024e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024d6:	4b47      	ldr	r3, [pc, #284]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d115      	bne.n	800250e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e07f      	b.n	80025e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d107      	bne.n	80024fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024ee:	4b41      	ldr	r3, [pc, #260]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d109      	bne.n	800250e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e073      	b.n	80025e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024fe:	4b3d      	ldr	r3, [pc, #244]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 0302 	and.w	r3, r3, #2
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e06b      	b.n	80025e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800250e:	4b39      	ldr	r3, [pc, #228]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f023 0203 	bic.w	r2, r3, #3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	4936      	ldr	r1, [pc, #216]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 800251c:	4313      	orrs	r3, r2
 800251e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002520:	f7fe fba2 	bl	8000c68 <HAL_GetTick>
 8002524:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002526:	e00a      	b.n	800253e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002528:	f7fe fb9e 	bl	8000c68 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002536:	4293      	cmp	r3, r2
 8002538:	d901      	bls.n	800253e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e053      	b.n	80025e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800253e:	4b2d      	ldr	r3, [pc, #180]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f003 020c 	and.w	r2, r3, #12
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	429a      	cmp	r2, r3
 800254e:	d1eb      	bne.n	8002528 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002550:	4b27      	ldr	r3, [pc, #156]	@ (80025f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0307 	and.w	r3, r3, #7
 8002558:	683a      	ldr	r2, [r7, #0]
 800255a:	429a      	cmp	r2, r3
 800255c:	d210      	bcs.n	8002580 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800255e:	4b24      	ldr	r3, [pc, #144]	@ (80025f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f023 0207 	bic.w	r2, r3, #7
 8002566:	4922      	ldr	r1, [pc, #136]	@ (80025f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	4313      	orrs	r3, r2
 800256c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800256e:	4b20      	ldr	r3, [pc, #128]	@ (80025f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0307 	and.w	r3, r3, #7
 8002576:	683a      	ldr	r2, [r7, #0]
 8002578:	429a      	cmp	r2, r3
 800257a:	d001      	beq.n	8002580 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e032      	b.n	80025e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0304 	and.w	r3, r3, #4
 8002588:	2b00      	cmp	r3, #0
 800258a:	d008      	beq.n	800259e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800258c:	4b19      	ldr	r3, [pc, #100]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	4916      	ldr	r1, [pc, #88]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 800259a:	4313      	orrs	r3, r2
 800259c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f003 0308 	and.w	r3, r3, #8
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d009      	beq.n	80025be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80025aa:	4b12      	ldr	r3, [pc, #72]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	691b      	ldr	r3, [r3, #16]
 80025b6:	00db      	lsls	r3, r3, #3
 80025b8:	490e      	ldr	r1, [pc, #56]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 80025ba:	4313      	orrs	r3, r2
 80025bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80025be:	f000 f821 	bl	8002604 <HAL_RCC_GetSysClockFreq>
 80025c2:	4602      	mov	r2, r0
 80025c4:	4b0b      	ldr	r3, [pc, #44]	@ (80025f4 <HAL_RCC_ClockConfig+0x1c4>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	091b      	lsrs	r3, r3, #4
 80025ca:	f003 030f 	and.w	r3, r3, #15
 80025ce:	490a      	ldr	r1, [pc, #40]	@ (80025f8 <HAL_RCC_ClockConfig+0x1c8>)
 80025d0:	5ccb      	ldrb	r3, [r1, r3]
 80025d2:	fa22 f303 	lsr.w	r3, r2, r3
 80025d6:	4a09      	ldr	r2, [pc, #36]	@ (80025fc <HAL_RCC_ClockConfig+0x1cc>)
 80025d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80025da:	4b09      	ldr	r3, [pc, #36]	@ (8002600 <HAL_RCC_ClockConfig+0x1d0>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4618      	mov	r0, r3
 80025e0:	f7fe fb00 	bl	8000be4 <HAL_InitTick>

  return HAL_OK;
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	40022000 	.word	0x40022000
 80025f4:	40021000 	.word	0x40021000
 80025f8:	080045e0 	.word	0x080045e0
 80025fc:	20000000 	.word	0x20000000
 8002600:	20000004 	.word	0x20000004

08002604 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002604:	b480      	push	{r7}
 8002606:	b087      	sub	sp, #28
 8002608:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800260a:	2300      	movs	r3, #0
 800260c:	60fb      	str	r3, [r7, #12]
 800260e:	2300      	movs	r3, #0
 8002610:	60bb      	str	r3, [r7, #8]
 8002612:	2300      	movs	r3, #0
 8002614:	617b      	str	r3, [r7, #20]
 8002616:	2300      	movs	r3, #0
 8002618:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800261a:	2300      	movs	r3, #0
 800261c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800261e:	4b1e      	ldr	r3, [pc, #120]	@ (8002698 <HAL_RCC_GetSysClockFreq+0x94>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f003 030c 	and.w	r3, r3, #12
 800262a:	2b04      	cmp	r3, #4
 800262c:	d002      	beq.n	8002634 <HAL_RCC_GetSysClockFreq+0x30>
 800262e:	2b08      	cmp	r3, #8
 8002630:	d003      	beq.n	800263a <HAL_RCC_GetSysClockFreq+0x36>
 8002632:	e027      	b.n	8002684 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002634:	4b19      	ldr	r3, [pc, #100]	@ (800269c <HAL_RCC_GetSysClockFreq+0x98>)
 8002636:	613b      	str	r3, [r7, #16]
      break;
 8002638:	e027      	b.n	800268a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	0c9b      	lsrs	r3, r3, #18
 800263e:	f003 030f 	and.w	r3, r3, #15
 8002642:	4a17      	ldr	r2, [pc, #92]	@ (80026a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002644:	5cd3      	ldrb	r3, [r2, r3]
 8002646:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d010      	beq.n	8002674 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002652:	4b11      	ldr	r3, [pc, #68]	@ (8002698 <HAL_RCC_GetSysClockFreq+0x94>)
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	0c5b      	lsrs	r3, r3, #17
 8002658:	f003 0301 	and.w	r3, r3, #1
 800265c:	4a11      	ldr	r2, [pc, #68]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800265e:	5cd3      	ldrb	r3, [r2, r3]
 8002660:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a0d      	ldr	r2, [pc, #52]	@ (800269c <HAL_RCC_GetSysClockFreq+0x98>)
 8002666:	fb03 f202 	mul.w	r2, r3, r2
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002670:	617b      	str	r3, [r7, #20]
 8002672:	e004      	b.n	800267e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	4a0c      	ldr	r2, [pc, #48]	@ (80026a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002678:	fb02 f303 	mul.w	r3, r2, r3
 800267c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	613b      	str	r3, [r7, #16]
      break;
 8002682:	e002      	b.n	800268a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002684:	4b05      	ldr	r3, [pc, #20]	@ (800269c <HAL_RCC_GetSysClockFreq+0x98>)
 8002686:	613b      	str	r3, [r7, #16]
      break;
 8002688:	bf00      	nop
    }
  }
  return sysclockfreq;
 800268a:	693b      	ldr	r3, [r7, #16]
}
 800268c:	4618      	mov	r0, r3
 800268e:	371c      	adds	r7, #28
 8002690:	46bd      	mov	sp, r7
 8002692:	bc80      	pop	{r7}
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop
 8002698:	40021000 	.word	0x40021000
 800269c:	007a1200 	.word	0x007a1200
 80026a0:	080045f8 	.word	0x080045f8
 80026a4:	08004608 	.word	0x08004608
 80026a8:	003d0900 	.word	0x003d0900

080026ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026b0:	4b02      	ldr	r3, [pc, #8]	@ (80026bc <HAL_RCC_GetHCLKFreq+0x10>)
 80026b2:	681b      	ldr	r3, [r3, #0]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr
 80026bc:	20000000 	.word	0x20000000

080026c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80026c4:	f7ff fff2 	bl	80026ac <HAL_RCC_GetHCLKFreq>
 80026c8:	4602      	mov	r2, r0
 80026ca:	4b05      	ldr	r3, [pc, #20]	@ (80026e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	0a1b      	lsrs	r3, r3, #8
 80026d0:	f003 0307 	and.w	r3, r3, #7
 80026d4:	4903      	ldr	r1, [pc, #12]	@ (80026e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026d6:	5ccb      	ldrb	r3, [r1, r3]
 80026d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026dc:	4618      	mov	r0, r3
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40021000 	.word	0x40021000
 80026e4:	080045f0 	.word	0x080045f0

080026e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026ec:	f7ff ffde 	bl	80026ac <HAL_RCC_GetHCLKFreq>
 80026f0:	4602      	mov	r2, r0
 80026f2:	4b05      	ldr	r3, [pc, #20]	@ (8002708 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	0adb      	lsrs	r3, r3, #11
 80026f8:	f003 0307 	and.w	r3, r3, #7
 80026fc:	4903      	ldr	r1, [pc, #12]	@ (800270c <HAL_RCC_GetPCLK2Freq+0x24>)
 80026fe:	5ccb      	ldrb	r3, [r1, r3]
 8002700:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002704:	4618      	mov	r0, r3
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40021000 	.word	0x40021000
 800270c:	080045f0 	.word	0x080045f0

08002710 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002710:	b480      	push	{r7}
 8002712:	b085      	sub	sp, #20
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002718:	4b0a      	ldr	r3, [pc, #40]	@ (8002744 <RCC_Delay+0x34>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a0a      	ldr	r2, [pc, #40]	@ (8002748 <RCC_Delay+0x38>)
 800271e:	fba2 2303 	umull	r2, r3, r2, r3
 8002722:	0a5b      	lsrs	r3, r3, #9
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	fb02 f303 	mul.w	r3, r2, r3
 800272a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800272c:	bf00      	nop
  }
  while (Delay --);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	1e5a      	subs	r2, r3, #1
 8002732:	60fa      	str	r2, [r7, #12]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d1f9      	bne.n	800272c <RCC_Delay+0x1c>
}
 8002738:	bf00      	nop
 800273a:	bf00      	nop
 800273c:	3714      	adds	r7, #20
 800273e:	46bd      	mov	sp, r7
 8002740:	bc80      	pop	{r7}
 8002742:	4770      	bx	lr
 8002744:	20000000 	.word	0x20000000
 8002748:	10624dd3 	.word	0x10624dd3

0800274c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b086      	sub	sp, #24
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002754:	2300      	movs	r3, #0
 8002756:	613b      	str	r3, [r7, #16]
 8002758:	2300      	movs	r3, #0
 800275a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	2b00      	cmp	r3, #0
 8002766:	d07d      	beq.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002768:	2300      	movs	r3, #0
 800276a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800276c:	4b4f      	ldr	r3, [pc, #316]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800276e:	69db      	ldr	r3, [r3, #28]
 8002770:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d10d      	bne.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002778:	4b4c      	ldr	r3, [pc, #304]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800277a:	69db      	ldr	r3, [r3, #28]
 800277c:	4a4b      	ldr	r2, [pc, #300]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800277e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002782:	61d3      	str	r3, [r2, #28]
 8002784:	4b49      	ldr	r3, [pc, #292]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002786:	69db      	ldr	r3, [r3, #28]
 8002788:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800278c:	60bb      	str	r3, [r7, #8]
 800278e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002790:	2301      	movs	r3, #1
 8002792:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002794:	4b46      	ldr	r3, [pc, #280]	@ (80028b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800279c:	2b00      	cmp	r3, #0
 800279e:	d118      	bne.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027a0:	4b43      	ldr	r3, [pc, #268]	@ (80028b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a42      	ldr	r2, [pc, #264]	@ (80028b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80027a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027aa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027ac:	f7fe fa5c 	bl	8000c68 <HAL_GetTick>
 80027b0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027b2:	e008      	b.n	80027c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027b4:	f7fe fa58 	bl	8000c68 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	2b64      	cmp	r3, #100	@ 0x64
 80027c0:	d901      	bls.n	80027c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e06d      	b.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027c6:	4b3a      	ldr	r3, [pc, #232]	@ (80028b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d0f0      	beq.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80027d2:	4b36      	ldr	r3, [pc, #216]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027d4:	6a1b      	ldr	r3, [r3, #32]
 80027d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027da:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d02e      	beq.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027ea:	68fa      	ldr	r2, [r7, #12]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d027      	beq.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80027f0:	4b2e      	ldr	r3, [pc, #184]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027f2:	6a1b      	ldr	r3, [r3, #32]
 80027f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027f8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80027fa:	4b2e      	ldr	r3, [pc, #184]	@ (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80027fc:	2201      	movs	r2, #1
 80027fe:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002800:	4b2c      	ldr	r3, [pc, #176]	@ (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002806:	4a29      	ldr	r2, [pc, #164]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	2b00      	cmp	r3, #0
 8002814:	d014      	beq.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002816:	f7fe fa27 	bl	8000c68 <HAL_GetTick>
 800281a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800281c:	e00a      	b.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800281e:	f7fe fa23 	bl	8000c68 <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	f241 3288 	movw	r2, #5000	@ 0x1388
 800282c:	4293      	cmp	r3, r2
 800282e:	d901      	bls.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e036      	b.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002834:	4b1d      	ldr	r3, [pc, #116]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002836:	6a1b      	ldr	r3, [r3, #32]
 8002838:	f003 0302 	and.w	r3, r3, #2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d0ee      	beq.n	800281e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002840:	4b1a      	ldr	r3, [pc, #104]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002842:	6a1b      	ldr	r3, [r3, #32]
 8002844:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	4917      	ldr	r1, [pc, #92]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800284e:	4313      	orrs	r3, r2
 8002850:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002852:	7dfb      	ldrb	r3, [r7, #23]
 8002854:	2b01      	cmp	r3, #1
 8002856:	d105      	bne.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002858:	4b14      	ldr	r3, [pc, #80]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800285a:	69db      	ldr	r3, [r3, #28]
 800285c:	4a13      	ldr	r2, [pc, #76]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800285e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002862:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0302 	and.w	r3, r3, #2
 800286c:	2b00      	cmp	r3, #0
 800286e:	d008      	beq.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002870:	4b0e      	ldr	r3, [pc, #56]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	490b      	ldr	r1, [pc, #44]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800287e:	4313      	orrs	r3, r2
 8002880:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0310 	and.w	r3, r3, #16
 800288a:	2b00      	cmp	r3, #0
 800288c:	d008      	beq.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800288e:	4b07      	ldr	r3, [pc, #28]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	68db      	ldr	r3, [r3, #12]
 800289a:	4904      	ldr	r1, [pc, #16]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800289c:	4313      	orrs	r3, r2
 800289e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3718      	adds	r7, #24
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40021000 	.word	0x40021000
 80028b0:	40007000 	.word	0x40007000
 80028b4:	42420440 	.word	0x42420440

080028b8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b088      	sub	sp, #32
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80028c0:	2300      	movs	r3, #0
 80028c2:	617b      	str	r3, [r7, #20]
 80028c4:	2300      	movs	r3, #0
 80028c6:	61fb      	str	r3, [r7, #28]
 80028c8:	2300      	movs	r3, #0
 80028ca:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80028cc:	2300      	movs	r3, #0
 80028ce:	60fb      	str	r3, [r7, #12]
 80028d0:	2300      	movs	r3, #0
 80028d2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2b10      	cmp	r3, #16
 80028d8:	d00a      	beq.n	80028f0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2b10      	cmp	r3, #16
 80028de:	f200 808a 	bhi.w	80029f6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d045      	beq.n	8002974 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d075      	beq.n	80029da <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80028ee:	e082      	b.n	80029f6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80028f0:	4b46      	ldr	r3, [pc, #280]	@ (8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80028f6:	4b45      	ldr	r3, [pc, #276]	@ (8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d07b      	beq.n	80029fa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	0c9b      	lsrs	r3, r3, #18
 8002906:	f003 030f 	and.w	r3, r3, #15
 800290a:	4a41      	ldr	r2, [pc, #260]	@ (8002a10 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800290c:	5cd3      	ldrb	r3, [r2, r3]
 800290e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d015      	beq.n	8002946 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800291a:	4b3c      	ldr	r3, [pc, #240]	@ (8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	0c5b      	lsrs	r3, r3, #17
 8002920:	f003 0301 	and.w	r3, r3, #1
 8002924:	4a3b      	ldr	r2, [pc, #236]	@ (8002a14 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002926:	5cd3      	ldrb	r3, [r2, r3]
 8002928:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d00d      	beq.n	8002950 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002934:	4a38      	ldr	r2, [pc, #224]	@ (8002a18 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	fbb2 f2f3 	udiv	r2, r2, r3
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	fb02 f303 	mul.w	r3, r2, r3
 8002942:	61fb      	str	r3, [r7, #28]
 8002944:	e004      	b.n	8002950 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	4a34      	ldr	r2, [pc, #208]	@ (8002a1c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800294a:	fb02 f303 	mul.w	r3, r2, r3
 800294e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002950:	4b2e      	ldr	r3, [pc, #184]	@ (8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002958:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800295c:	d102      	bne.n	8002964 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	61bb      	str	r3, [r7, #24]
      break;
 8002962:	e04a      	b.n	80029fa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	005b      	lsls	r3, r3, #1
 8002968:	4a2d      	ldr	r2, [pc, #180]	@ (8002a20 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800296a:	fba2 2303 	umull	r2, r3, r2, r3
 800296e:	085b      	lsrs	r3, r3, #1
 8002970:	61bb      	str	r3, [r7, #24]
      break;
 8002972:	e042      	b.n	80029fa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002974:	4b25      	ldr	r3, [pc, #148]	@ (8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002976:	6a1b      	ldr	r3, [r3, #32]
 8002978:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002980:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002984:	d108      	bne.n	8002998 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d003      	beq.n	8002998 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002990:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002994:	61bb      	str	r3, [r7, #24]
 8002996:	e01f      	b.n	80029d8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800299e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029a2:	d109      	bne.n	80029b8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80029a4:	4b19      	ldr	r3, [pc, #100]	@ (8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80029a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a8:	f003 0302 	and.w	r3, r3, #2
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d003      	beq.n	80029b8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80029b0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80029b4:	61bb      	str	r3, [r7, #24]
 80029b6:	e00f      	b.n	80029d8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80029c2:	d11c      	bne.n	80029fe <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80029c4:	4b11      	ldr	r3, [pc, #68]	@ (8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d016      	beq.n	80029fe <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80029d0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80029d4:	61bb      	str	r3, [r7, #24]
      break;
 80029d6:	e012      	b.n	80029fe <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80029d8:	e011      	b.n	80029fe <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80029da:	f7ff fe85 	bl	80026e8 <HAL_RCC_GetPCLK2Freq>
 80029de:	4602      	mov	r2, r0
 80029e0:	4b0a      	ldr	r3, [pc, #40]	@ (8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	0b9b      	lsrs	r3, r3, #14
 80029e6:	f003 0303 	and.w	r3, r3, #3
 80029ea:	3301      	adds	r3, #1
 80029ec:	005b      	lsls	r3, r3, #1
 80029ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80029f2:	61bb      	str	r3, [r7, #24]
      break;
 80029f4:	e004      	b.n	8002a00 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80029f6:	bf00      	nop
 80029f8:	e002      	b.n	8002a00 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80029fa:	bf00      	nop
 80029fc:	e000      	b.n	8002a00 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80029fe:	bf00      	nop
    }
  }
  return (frequency);
 8002a00:	69bb      	ldr	r3, [r7, #24]
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3720      	adds	r7, #32
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	0800460c 	.word	0x0800460c
 8002a14:	0800461c 	.word	0x0800461c
 8002a18:	007a1200 	.word	0x007a1200
 8002a1c:	003d0900 	.word	0x003d0900
 8002a20:	aaaaaaab 	.word	0xaaaaaaab

08002a24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d101      	bne.n	8002a36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e041      	b.n	8002aba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d106      	bne.n	8002a50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f7fd ff3e 	bl	80008cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2202      	movs	r2, #2
 8002a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	3304      	adds	r3, #4
 8002a60:	4619      	mov	r1, r3
 8002a62:	4610      	mov	r0, r2
 8002a64:	f000 fa5c 	bl	8002f20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2201      	movs	r2, #1
 8002a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2201      	movs	r2, #1
 8002a84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
	...

08002ac4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b085      	sub	sp, #20
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d001      	beq.n	8002adc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e03a      	b.n	8002b52 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2202      	movs	r2, #2
 8002ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	68da      	ldr	r2, [r3, #12]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f042 0201 	orr.w	r2, r2, #1
 8002af2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a18      	ldr	r2, [pc, #96]	@ (8002b5c <HAL_TIM_Base_Start_IT+0x98>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d00e      	beq.n	8002b1c <HAL_TIM_Base_Start_IT+0x58>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b06:	d009      	beq.n	8002b1c <HAL_TIM_Base_Start_IT+0x58>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a14      	ldr	r2, [pc, #80]	@ (8002b60 <HAL_TIM_Base_Start_IT+0x9c>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d004      	beq.n	8002b1c <HAL_TIM_Base_Start_IT+0x58>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a13      	ldr	r2, [pc, #76]	@ (8002b64 <HAL_TIM_Base_Start_IT+0xa0>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d111      	bne.n	8002b40 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f003 0307 	and.w	r3, r3, #7
 8002b26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2b06      	cmp	r3, #6
 8002b2c:	d010      	beq.n	8002b50 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f042 0201 	orr.w	r2, r2, #1
 8002b3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b3e:	e007      	b.n	8002b50 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f042 0201 	orr.w	r2, r2, #1
 8002b4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3714      	adds	r7, #20
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bc80      	pop	{r7}
 8002b5a:	4770      	bx	lr
 8002b5c:	40012c00 	.word	0x40012c00
 8002b60:	40000400 	.word	0x40000400
 8002b64:	40000800 	.word	0x40000800

08002b68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	691b      	ldr	r3, [r3, #16]
 8002b7e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d020      	beq.n	8002bcc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f003 0302 	and.w	r3, r3, #2
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d01b      	beq.n	8002bcc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f06f 0202 	mvn.w	r2, #2
 8002b9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	699b      	ldr	r3, [r3, #24]
 8002baa:	f003 0303 	and.w	r3, r3, #3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d003      	beq.n	8002bba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 f998 	bl	8002ee8 <HAL_TIM_IC_CaptureCallback>
 8002bb8:	e005      	b.n	8002bc6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f000 f98b 	bl	8002ed6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f000 f99a 	bl	8002efa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	f003 0304 	and.w	r3, r3, #4
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d020      	beq.n	8002c18 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f003 0304 	and.w	r3, r3, #4
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d01b      	beq.n	8002c18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f06f 0204 	mvn.w	r2, #4
 8002be8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2202      	movs	r2, #2
 8002bee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d003      	beq.n	8002c06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 f972 	bl	8002ee8 <HAL_TIM_IC_CaptureCallback>
 8002c04:	e005      	b.n	8002c12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 f965 	bl	8002ed6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f000 f974 	bl	8002efa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	f003 0308 	and.w	r3, r3, #8
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d020      	beq.n	8002c64 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f003 0308 	and.w	r3, r3, #8
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d01b      	beq.n	8002c64 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f06f 0208 	mvn.w	r2, #8
 8002c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2204      	movs	r2, #4
 8002c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	69db      	ldr	r3, [r3, #28]
 8002c42:	f003 0303 	and.w	r3, r3, #3
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d003      	beq.n	8002c52 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f000 f94c 	bl	8002ee8 <HAL_TIM_IC_CaptureCallback>
 8002c50:	e005      	b.n	8002c5e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 f93f 	bl	8002ed6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f000 f94e 	bl	8002efa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	f003 0310 	and.w	r3, r3, #16
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d020      	beq.n	8002cb0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	f003 0310 	and.w	r3, r3, #16
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d01b      	beq.n	8002cb0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f06f 0210 	mvn.w	r2, #16
 8002c80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2208      	movs	r2, #8
 8002c86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	69db      	ldr	r3, [r3, #28]
 8002c8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d003      	beq.n	8002c9e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f000 f926 	bl	8002ee8 <HAL_TIM_IC_CaptureCallback>
 8002c9c:	e005      	b.n	8002caa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f000 f919 	bl	8002ed6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f000 f928 	bl	8002efa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d00c      	beq.n	8002cd4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	f003 0301 	and.w	r3, r3, #1
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d007      	beq.n	8002cd4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f06f 0201 	mvn.w	r2, #1
 8002ccc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f7fd fb40 	bl	8000354 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00c      	beq.n	8002cf8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d007      	beq.n	8002cf8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002cf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f000 fa7f 	bl	80031f6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d00c      	beq.n	8002d1c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d007      	beq.n	8002d1c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002d14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 f8f8 	bl	8002f0c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	f003 0320 	and.w	r3, r3, #32
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d00c      	beq.n	8002d40 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f003 0320 	and.w	r3, r3, #32
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d007      	beq.n	8002d40 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f06f 0220 	mvn.w	r2, #32
 8002d38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f000 fa52 	bl	80031e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d40:	bf00      	nop
 8002d42:	3710      	adds	r7, #16
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d52:	2300      	movs	r3, #0
 8002d54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d101      	bne.n	8002d64 <HAL_TIM_ConfigClockSource+0x1c>
 8002d60:	2302      	movs	r3, #2
 8002d62:	e0b4      	b.n	8002ece <HAL_TIM_ConfigClockSource+0x186>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2202      	movs	r2, #2
 8002d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002d82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002d8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	68ba      	ldr	r2, [r7, #8]
 8002d92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d9c:	d03e      	beq.n	8002e1c <HAL_TIM_ConfigClockSource+0xd4>
 8002d9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002da2:	f200 8087 	bhi.w	8002eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8002da6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002daa:	f000 8086 	beq.w	8002eba <HAL_TIM_ConfigClockSource+0x172>
 8002dae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002db2:	d87f      	bhi.n	8002eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8002db4:	2b70      	cmp	r3, #112	@ 0x70
 8002db6:	d01a      	beq.n	8002dee <HAL_TIM_ConfigClockSource+0xa6>
 8002db8:	2b70      	cmp	r3, #112	@ 0x70
 8002dba:	d87b      	bhi.n	8002eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8002dbc:	2b60      	cmp	r3, #96	@ 0x60
 8002dbe:	d050      	beq.n	8002e62 <HAL_TIM_ConfigClockSource+0x11a>
 8002dc0:	2b60      	cmp	r3, #96	@ 0x60
 8002dc2:	d877      	bhi.n	8002eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8002dc4:	2b50      	cmp	r3, #80	@ 0x50
 8002dc6:	d03c      	beq.n	8002e42 <HAL_TIM_ConfigClockSource+0xfa>
 8002dc8:	2b50      	cmp	r3, #80	@ 0x50
 8002dca:	d873      	bhi.n	8002eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8002dcc:	2b40      	cmp	r3, #64	@ 0x40
 8002dce:	d058      	beq.n	8002e82 <HAL_TIM_ConfigClockSource+0x13a>
 8002dd0:	2b40      	cmp	r3, #64	@ 0x40
 8002dd2:	d86f      	bhi.n	8002eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8002dd4:	2b30      	cmp	r3, #48	@ 0x30
 8002dd6:	d064      	beq.n	8002ea2 <HAL_TIM_ConfigClockSource+0x15a>
 8002dd8:	2b30      	cmp	r3, #48	@ 0x30
 8002dda:	d86b      	bhi.n	8002eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ddc:	2b20      	cmp	r3, #32
 8002dde:	d060      	beq.n	8002ea2 <HAL_TIM_ConfigClockSource+0x15a>
 8002de0:	2b20      	cmp	r3, #32
 8002de2:	d867      	bhi.n	8002eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d05c      	beq.n	8002ea2 <HAL_TIM_ConfigClockSource+0x15a>
 8002de8:	2b10      	cmp	r3, #16
 8002dea:	d05a      	beq.n	8002ea2 <HAL_TIM_ConfigClockSource+0x15a>
 8002dec:	e062      	b.n	8002eb4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002dfe:	f000 f974 	bl	80030ea <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002e10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	68ba      	ldr	r2, [r7, #8]
 8002e18:	609a      	str	r2, [r3, #8]
      break;
 8002e1a:	e04f      	b.n	8002ebc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e2c:	f000 f95d 	bl	80030ea <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	689a      	ldr	r2, [r3, #8]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e3e:	609a      	str	r2, [r3, #8]
      break;
 8002e40:	e03c      	b.n	8002ebc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e4e:	461a      	mov	r2, r3
 8002e50:	f000 f8d4 	bl	8002ffc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2150      	movs	r1, #80	@ 0x50
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f000 f92b 	bl	80030b6 <TIM_ITRx_SetConfig>
      break;
 8002e60:	e02c      	b.n	8002ebc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e6e:	461a      	mov	r2, r3
 8002e70:	f000 f8f2 	bl	8003058 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2160      	movs	r1, #96	@ 0x60
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f000 f91b 	bl	80030b6 <TIM_ITRx_SetConfig>
      break;
 8002e80:	e01c      	b.n	8002ebc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e8e:	461a      	mov	r2, r3
 8002e90:	f000 f8b4 	bl	8002ffc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2140      	movs	r1, #64	@ 0x40
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f000 f90b 	bl	80030b6 <TIM_ITRx_SetConfig>
      break;
 8002ea0:	e00c      	b.n	8002ebc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4619      	mov	r1, r3
 8002eac:	4610      	mov	r0, r2
 8002eae:	f000 f902 	bl	80030b6 <TIM_ITRx_SetConfig>
      break;
 8002eb2:	e003      	b.n	8002ebc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	73fb      	strb	r3, [r7, #15]
      break;
 8002eb8:	e000      	b.n	8002ebc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002eba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3710      	adds	r7, #16
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ed6:	b480      	push	{r7}
 8002ed8:	b083      	sub	sp, #12
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ede:	bf00      	nop
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bc80      	pop	{r7}
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bc80      	pop	{r7}
 8002ef8:	4770      	bx	lr

08002efa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002efa:	b480      	push	{r7}
 8002efc:	b083      	sub	sp, #12
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f02:	bf00      	nop
 8002f04:	370c      	adds	r7, #12
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bc80      	pop	{r7}
 8002f0a:	4770      	bx	lr

08002f0c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f14:	bf00      	nop
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bc80      	pop	{r7}
 8002f1c:	4770      	bx	lr
	...

08002f20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a2f      	ldr	r2, [pc, #188]	@ (8002ff0 <TIM_Base_SetConfig+0xd0>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d00b      	beq.n	8002f50 <TIM_Base_SetConfig+0x30>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f3e:	d007      	beq.n	8002f50 <TIM_Base_SetConfig+0x30>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	4a2c      	ldr	r2, [pc, #176]	@ (8002ff4 <TIM_Base_SetConfig+0xd4>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d003      	beq.n	8002f50 <TIM_Base_SetConfig+0x30>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	4a2b      	ldr	r2, [pc, #172]	@ (8002ff8 <TIM_Base_SetConfig+0xd8>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d108      	bne.n	8002f62 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	68fa      	ldr	r2, [r7, #12]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a22      	ldr	r2, [pc, #136]	@ (8002ff0 <TIM_Base_SetConfig+0xd0>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d00b      	beq.n	8002f82 <TIM_Base_SetConfig+0x62>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f70:	d007      	beq.n	8002f82 <TIM_Base_SetConfig+0x62>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a1f      	ldr	r2, [pc, #124]	@ (8002ff4 <TIM_Base_SetConfig+0xd4>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d003      	beq.n	8002f82 <TIM_Base_SetConfig+0x62>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a1e      	ldr	r2, [pc, #120]	@ (8002ff8 <TIM_Base_SetConfig+0xd8>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d108      	bne.n	8002f94 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	68fa      	ldr	r2, [r7, #12]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	695b      	ldr	r3, [r3, #20]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	689a      	ldr	r2, [r3, #8]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a0d      	ldr	r2, [pc, #52]	@ (8002ff0 <TIM_Base_SetConfig+0xd0>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d103      	bne.n	8002fc8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	691a      	ldr	r2, [r3, #16]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d005      	beq.n	8002fe6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	691b      	ldr	r3, [r3, #16]
 8002fde:	f023 0201 	bic.w	r2, r3, #1
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	611a      	str	r2, [r3, #16]
  }
}
 8002fe6:	bf00      	nop
 8002fe8:	3714      	adds	r7, #20
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bc80      	pop	{r7}
 8002fee:	4770      	bx	lr
 8002ff0:	40012c00 	.word	0x40012c00
 8002ff4:	40000400 	.word	0x40000400
 8002ff8:	40000800 	.word	0x40000800

08002ffc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b087      	sub	sp, #28
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6a1b      	ldr	r3, [r3, #32]
 800300c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6a1b      	ldr	r3, [r3, #32]
 8003012:	f023 0201 	bic.w	r2, r3, #1
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003026:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	011b      	lsls	r3, r3, #4
 800302c:	693a      	ldr	r2, [r7, #16]
 800302e:	4313      	orrs	r3, r2
 8003030:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	f023 030a 	bic.w	r3, r3, #10
 8003038:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800303a:	697a      	ldr	r2, [r7, #20]
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	4313      	orrs	r3, r2
 8003040:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	693a      	ldr	r2, [r7, #16]
 8003046:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	697a      	ldr	r2, [r7, #20]
 800304c:	621a      	str	r2, [r3, #32]
}
 800304e:	bf00      	nop
 8003050:	371c      	adds	r7, #28
 8003052:	46bd      	mov	sp, r7
 8003054:	bc80      	pop	{r7}
 8003056:	4770      	bx	lr

08003058 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003058:	b480      	push	{r7}
 800305a:	b087      	sub	sp, #28
 800305c:	af00      	add	r7, sp, #0
 800305e:	60f8      	str	r0, [r7, #12]
 8003060:	60b9      	str	r1, [r7, #8]
 8003062:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6a1b      	ldr	r3, [r3, #32]
 8003068:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6a1b      	ldr	r3, [r3, #32]
 800306e:	f023 0210 	bic.w	r2, r3, #16
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	699b      	ldr	r3, [r3, #24]
 800307a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003082:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	031b      	lsls	r3, r3, #12
 8003088:	693a      	ldr	r2, [r7, #16]
 800308a:	4313      	orrs	r3, r2
 800308c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003094:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	011b      	lsls	r3, r3, #4
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	4313      	orrs	r3, r2
 800309e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	693a      	ldr	r2, [r7, #16]
 80030a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	697a      	ldr	r2, [r7, #20]
 80030aa:	621a      	str	r2, [r3, #32]
}
 80030ac:	bf00      	nop
 80030ae:	371c      	adds	r7, #28
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bc80      	pop	{r7}
 80030b4:	4770      	bx	lr

080030b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80030b6:	b480      	push	{r7}
 80030b8:	b085      	sub	sp, #20
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	6078      	str	r0, [r7, #4]
 80030be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	f043 0307 	orr.w	r3, r3, #7
 80030d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	609a      	str	r2, [r3, #8]
}
 80030e0:	bf00      	nop
 80030e2:	3714      	adds	r7, #20
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bc80      	pop	{r7}
 80030e8:	4770      	bx	lr

080030ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80030ea:	b480      	push	{r7}
 80030ec:	b087      	sub	sp, #28
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	60f8      	str	r0, [r7, #12]
 80030f2:	60b9      	str	r1, [r7, #8]
 80030f4:	607a      	str	r2, [r7, #4]
 80030f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003104:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	021a      	lsls	r2, r3, #8
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	431a      	orrs	r2, r3
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	4313      	orrs	r3, r2
 8003112:	697a      	ldr	r2, [r7, #20]
 8003114:	4313      	orrs	r3, r2
 8003116:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	697a      	ldr	r2, [r7, #20]
 800311c:	609a      	str	r2, [r3, #8]
}
 800311e:	bf00      	nop
 8003120:	371c      	adds	r7, #28
 8003122:	46bd      	mov	sp, r7
 8003124:	bc80      	pop	{r7}
 8003126:	4770      	bx	lr

08003128 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003138:	2b01      	cmp	r3, #1
 800313a:	d101      	bne.n	8003140 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800313c:	2302      	movs	r3, #2
 800313e:	e046      	b.n	80031ce <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2202      	movs	r2, #2
 800314c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003166:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	4313      	orrs	r3, r2
 8003170:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a16      	ldr	r2, [pc, #88]	@ (80031d8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d00e      	beq.n	80031a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800318c:	d009      	beq.n	80031a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a12      	ldr	r2, [pc, #72]	@ (80031dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d004      	beq.n	80031a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a10      	ldr	r2, [pc, #64]	@ (80031e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d10c      	bne.n	80031bc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	68ba      	ldr	r2, [r7, #8]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	68ba      	ldr	r2, [r7, #8]
 80031ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3714      	adds	r7, #20
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bc80      	pop	{r7}
 80031d6:	4770      	bx	lr
 80031d8:	40012c00 	.word	0x40012c00
 80031dc:	40000400 	.word	0x40000400
 80031e0:	40000800 	.word	0x40000800

080031e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80031ec:	bf00      	nop
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bc80      	pop	{r7}
 80031f4:	4770      	bx	lr

080031f6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031f6:	b480      	push	{r7}
 80031f8:	b083      	sub	sp, #12
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80031fe:	bf00      	nop
 8003200:	370c      	adds	r7, #12
 8003202:	46bd      	mov	sp, r7
 8003204:	bc80      	pop	{r7}
 8003206:	4770      	bx	lr

08003208 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e042      	b.n	80032a0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b00      	cmp	r3, #0
 8003224:	d106      	bne.n	8003234 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f7fd fb70 	bl	8000914 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2224      	movs	r2, #36	@ 0x24
 8003238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	68da      	ldr	r2, [r3, #12]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800324a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f000 f971 	bl	8003534 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	691a      	ldr	r2, [r3, #16]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003260:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	695a      	ldr	r2, [r3, #20]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003270:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	68da      	ldr	r2, [r3, #12]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003280:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2200      	movs	r2, #0
 8003286:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2220      	movs	r2, #32
 800328c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2220      	movs	r2, #32
 8003294:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3708      	adds	r7, #8
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b08a      	sub	sp, #40	@ 0x28
 80032ac:	af02      	add	r7, sp, #8
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	60b9      	str	r1, [r7, #8]
 80032b2:	603b      	str	r3, [r7, #0]
 80032b4:	4613      	mov	r3, r2
 80032b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80032b8:	2300      	movs	r3, #0
 80032ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	2b20      	cmp	r3, #32
 80032c6:	d175      	bne.n	80033b4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d002      	beq.n	80032d4 <HAL_UART_Transmit+0x2c>
 80032ce:	88fb      	ldrh	r3, [r7, #6]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d101      	bne.n	80032d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e06e      	b.n	80033b6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2221      	movs	r2, #33	@ 0x21
 80032e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032e6:	f7fd fcbf 	bl	8000c68 <HAL_GetTick>
 80032ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	88fa      	ldrh	r2, [r7, #6]
 80032f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	88fa      	ldrh	r2, [r7, #6]
 80032f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003300:	d108      	bne.n	8003314 <HAL_UART_Transmit+0x6c>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d104      	bne.n	8003314 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800330a:	2300      	movs	r3, #0
 800330c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	61bb      	str	r3, [r7, #24]
 8003312:	e003      	b.n	800331c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003318:	2300      	movs	r3, #0
 800331a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800331c:	e02e      	b.n	800337c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	9300      	str	r3, [sp, #0]
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	2200      	movs	r2, #0
 8003326:	2180      	movs	r1, #128	@ 0x80
 8003328:	68f8      	ldr	r0, [r7, #12]
 800332a:	f000 f848 	bl	80033be <UART_WaitOnFlagUntilTimeout>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d005      	beq.n	8003340 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2220      	movs	r2, #32
 8003338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e03a      	b.n	80033b6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d10b      	bne.n	800335e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003346:	69bb      	ldr	r3, [r7, #24]
 8003348:	881b      	ldrh	r3, [r3, #0]
 800334a:	461a      	mov	r2, r3
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003354:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003356:	69bb      	ldr	r3, [r7, #24]
 8003358:	3302      	adds	r3, #2
 800335a:	61bb      	str	r3, [r7, #24]
 800335c:	e007      	b.n	800336e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	781a      	ldrb	r2, [r3, #0]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	3301      	adds	r3, #1
 800336c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003372:	b29b      	uxth	r3, r3
 8003374:	3b01      	subs	r3, #1
 8003376:	b29a      	uxth	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003380:	b29b      	uxth	r3, r3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1cb      	bne.n	800331e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	9300      	str	r3, [sp, #0]
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	2200      	movs	r2, #0
 800338e:	2140      	movs	r1, #64	@ 0x40
 8003390:	68f8      	ldr	r0, [r7, #12]
 8003392:	f000 f814 	bl	80033be <UART_WaitOnFlagUntilTimeout>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d005      	beq.n	80033a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2220      	movs	r2, #32
 80033a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e006      	b.n	80033b6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2220      	movs	r2, #32
 80033ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80033b0:	2300      	movs	r3, #0
 80033b2:	e000      	b.n	80033b6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80033b4:	2302      	movs	r3, #2
  }
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3720      	adds	r7, #32
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}

080033be <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80033be:	b580      	push	{r7, lr}
 80033c0:	b086      	sub	sp, #24
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	60f8      	str	r0, [r7, #12]
 80033c6:	60b9      	str	r1, [r7, #8]
 80033c8:	603b      	str	r3, [r7, #0]
 80033ca:	4613      	mov	r3, r2
 80033cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033ce:	e03b      	b.n	8003448 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033d0:	6a3b      	ldr	r3, [r7, #32]
 80033d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033d6:	d037      	beq.n	8003448 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033d8:	f7fd fc46 	bl	8000c68 <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	6a3a      	ldr	r2, [r7, #32]
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d302      	bcc.n	80033ee <UART_WaitOnFlagUntilTimeout+0x30>
 80033e8:	6a3b      	ldr	r3, [r7, #32]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80033ee:	2303      	movs	r3, #3
 80033f0:	e03a      	b.n	8003468 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	f003 0304 	and.w	r3, r3, #4
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d023      	beq.n	8003448 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	2b80      	cmp	r3, #128	@ 0x80
 8003404:	d020      	beq.n	8003448 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	2b40      	cmp	r3, #64	@ 0x40
 800340a:	d01d      	beq.n	8003448 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0308 	and.w	r3, r3, #8
 8003416:	2b08      	cmp	r3, #8
 8003418:	d116      	bne.n	8003448 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800341a:	2300      	movs	r3, #0
 800341c:	617b      	str	r3, [r7, #20]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	617b      	str	r3, [r7, #20]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	617b      	str	r3, [r7, #20]
 800342e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f000 f81d 	bl	8003470 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2208      	movs	r2, #8
 800343a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2200      	movs	r2, #0
 8003440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e00f      	b.n	8003468 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	4013      	ands	r3, r2
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	429a      	cmp	r2, r3
 8003456:	bf0c      	ite	eq
 8003458:	2301      	moveq	r3, #1
 800345a:	2300      	movne	r3, #0
 800345c:	b2db      	uxtb	r3, r3
 800345e:	461a      	mov	r2, r3
 8003460:	79fb      	ldrb	r3, [r7, #7]
 8003462:	429a      	cmp	r2, r3
 8003464:	d0b4      	beq.n	80033d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003466:	2300      	movs	r3, #0
}
 8003468:	4618      	mov	r0, r3
 800346a:	3718      	adds	r7, #24
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003470:	b480      	push	{r7}
 8003472:	b095      	sub	sp, #84	@ 0x54
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	330c      	adds	r3, #12
 800347e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003480:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003482:	e853 3f00 	ldrex	r3, [r3]
 8003486:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800348a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800348e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	330c      	adds	r3, #12
 8003496:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003498:	643a      	str	r2, [r7, #64]	@ 0x40
 800349a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800349c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800349e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80034a0:	e841 2300 	strex	r3, r2, [r1]
 80034a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80034a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1e5      	bne.n	8003478 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	3314      	adds	r3, #20
 80034b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034b4:	6a3b      	ldr	r3, [r7, #32]
 80034b6:	e853 3f00 	ldrex	r3, [r3]
 80034ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	f023 0301 	bic.w	r3, r3, #1
 80034c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	3314      	adds	r3, #20
 80034ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80034cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80034ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034d4:	e841 2300 	strex	r3, r2, [r1]
 80034d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80034da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1e5      	bne.n	80034ac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d119      	bne.n	800351c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	330c      	adds	r3, #12
 80034ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	e853 3f00 	ldrex	r3, [r3]
 80034f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	f023 0310 	bic.w	r3, r3, #16
 80034fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	330c      	adds	r3, #12
 8003506:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003508:	61ba      	str	r2, [r7, #24]
 800350a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800350c:	6979      	ldr	r1, [r7, #20]
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	e841 2300 	strex	r3, r2, [r1]
 8003514:	613b      	str	r3, [r7, #16]
   return(result);
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d1e5      	bne.n	80034e8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2220      	movs	r2, #32
 8003520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800352a:	bf00      	nop
 800352c:	3754      	adds	r7, #84	@ 0x54
 800352e:	46bd      	mov	sp, r7
 8003530:	bc80      	pop	{r7}
 8003532:	4770      	bx	lr

08003534 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	68da      	ldr	r2, [r3, #12]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	430a      	orrs	r2, r1
 8003550:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	689a      	ldr	r2, [r3, #8]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	431a      	orrs	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	695b      	ldr	r3, [r3, #20]
 8003560:	4313      	orrs	r3, r2
 8003562:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800356e:	f023 030c 	bic.w	r3, r3, #12
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	6812      	ldr	r2, [r2, #0]
 8003576:	68b9      	ldr	r1, [r7, #8]
 8003578:	430b      	orrs	r3, r1
 800357a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	695b      	ldr	r3, [r3, #20]
 8003582:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	699a      	ldr	r2, [r3, #24]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a2c      	ldr	r2, [pc, #176]	@ (8003648 <UART_SetConfig+0x114>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d103      	bne.n	80035a4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800359c:	f7ff f8a4 	bl	80026e8 <HAL_RCC_GetPCLK2Freq>
 80035a0:	60f8      	str	r0, [r7, #12]
 80035a2:	e002      	b.n	80035aa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80035a4:	f7ff f88c 	bl	80026c0 <HAL_RCC_GetPCLK1Freq>
 80035a8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	4613      	mov	r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	4413      	add	r3, r2
 80035b2:	009a      	lsls	r2, r3, #2
 80035b4:	441a      	add	r2, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80035c0:	4a22      	ldr	r2, [pc, #136]	@ (800364c <UART_SetConfig+0x118>)
 80035c2:	fba2 2303 	umull	r2, r3, r2, r3
 80035c6:	095b      	lsrs	r3, r3, #5
 80035c8:	0119      	lsls	r1, r3, #4
 80035ca:	68fa      	ldr	r2, [r7, #12]
 80035cc:	4613      	mov	r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	4413      	add	r3, r2
 80035d2:	009a      	lsls	r2, r3, #2
 80035d4:	441a      	add	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80035e0:	4b1a      	ldr	r3, [pc, #104]	@ (800364c <UART_SetConfig+0x118>)
 80035e2:	fba3 0302 	umull	r0, r3, r3, r2
 80035e6:	095b      	lsrs	r3, r3, #5
 80035e8:	2064      	movs	r0, #100	@ 0x64
 80035ea:	fb00 f303 	mul.w	r3, r0, r3
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	011b      	lsls	r3, r3, #4
 80035f2:	3332      	adds	r3, #50	@ 0x32
 80035f4:	4a15      	ldr	r2, [pc, #84]	@ (800364c <UART_SetConfig+0x118>)
 80035f6:	fba2 2303 	umull	r2, r3, r2, r3
 80035fa:	095b      	lsrs	r3, r3, #5
 80035fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003600:	4419      	add	r1, r3
 8003602:	68fa      	ldr	r2, [r7, #12]
 8003604:	4613      	mov	r3, r2
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	4413      	add	r3, r2
 800360a:	009a      	lsls	r2, r3, #2
 800360c:	441a      	add	r2, r3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	fbb2 f2f3 	udiv	r2, r2, r3
 8003618:	4b0c      	ldr	r3, [pc, #48]	@ (800364c <UART_SetConfig+0x118>)
 800361a:	fba3 0302 	umull	r0, r3, r3, r2
 800361e:	095b      	lsrs	r3, r3, #5
 8003620:	2064      	movs	r0, #100	@ 0x64
 8003622:	fb00 f303 	mul.w	r3, r0, r3
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	011b      	lsls	r3, r3, #4
 800362a:	3332      	adds	r3, #50	@ 0x32
 800362c:	4a07      	ldr	r2, [pc, #28]	@ (800364c <UART_SetConfig+0x118>)
 800362e:	fba2 2303 	umull	r2, r3, r2, r3
 8003632:	095b      	lsrs	r3, r3, #5
 8003634:	f003 020f 	and.w	r2, r3, #15
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	440a      	add	r2, r1
 800363e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003640:	bf00      	nop
 8003642:	3710      	adds	r7, #16
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	40013800 	.word	0x40013800
 800364c:	51eb851f 	.word	0x51eb851f

08003650 <std>:
 8003650:	2300      	movs	r3, #0
 8003652:	b510      	push	{r4, lr}
 8003654:	4604      	mov	r4, r0
 8003656:	e9c0 3300 	strd	r3, r3, [r0]
 800365a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800365e:	6083      	str	r3, [r0, #8]
 8003660:	8181      	strh	r1, [r0, #12]
 8003662:	6643      	str	r3, [r0, #100]	@ 0x64
 8003664:	81c2      	strh	r2, [r0, #14]
 8003666:	6183      	str	r3, [r0, #24]
 8003668:	4619      	mov	r1, r3
 800366a:	2208      	movs	r2, #8
 800366c:	305c      	adds	r0, #92	@ 0x5c
 800366e:	f000 f9f9 	bl	8003a64 <memset>
 8003672:	4b0d      	ldr	r3, [pc, #52]	@ (80036a8 <std+0x58>)
 8003674:	6224      	str	r4, [r4, #32]
 8003676:	6263      	str	r3, [r4, #36]	@ 0x24
 8003678:	4b0c      	ldr	r3, [pc, #48]	@ (80036ac <std+0x5c>)
 800367a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800367c:	4b0c      	ldr	r3, [pc, #48]	@ (80036b0 <std+0x60>)
 800367e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003680:	4b0c      	ldr	r3, [pc, #48]	@ (80036b4 <std+0x64>)
 8003682:	6323      	str	r3, [r4, #48]	@ 0x30
 8003684:	4b0c      	ldr	r3, [pc, #48]	@ (80036b8 <std+0x68>)
 8003686:	429c      	cmp	r4, r3
 8003688:	d006      	beq.n	8003698 <std+0x48>
 800368a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800368e:	4294      	cmp	r4, r2
 8003690:	d002      	beq.n	8003698 <std+0x48>
 8003692:	33d0      	adds	r3, #208	@ 0xd0
 8003694:	429c      	cmp	r4, r3
 8003696:	d105      	bne.n	80036a4 <std+0x54>
 8003698:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800369c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036a0:	f000 ba58 	b.w	8003b54 <__retarget_lock_init_recursive>
 80036a4:	bd10      	pop	{r4, pc}
 80036a6:	bf00      	nop
 80036a8:	080038b5 	.word	0x080038b5
 80036ac:	080038d7 	.word	0x080038d7
 80036b0:	0800390f 	.word	0x0800390f
 80036b4:	08003933 	.word	0x08003933
 80036b8:	200001e4 	.word	0x200001e4

080036bc <stdio_exit_handler>:
 80036bc:	4a02      	ldr	r2, [pc, #8]	@ (80036c8 <stdio_exit_handler+0xc>)
 80036be:	4903      	ldr	r1, [pc, #12]	@ (80036cc <stdio_exit_handler+0x10>)
 80036c0:	4803      	ldr	r0, [pc, #12]	@ (80036d0 <stdio_exit_handler+0x14>)
 80036c2:	f000 b869 	b.w	8003798 <_fwalk_sglue>
 80036c6:	bf00      	nop
 80036c8:	2000000c 	.word	0x2000000c
 80036cc:	080043e9 	.word	0x080043e9
 80036d0:	2000001c 	.word	0x2000001c

080036d4 <cleanup_stdio>:
 80036d4:	6841      	ldr	r1, [r0, #4]
 80036d6:	4b0c      	ldr	r3, [pc, #48]	@ (8003708 <cleanup_stdio+0x34>)
 80036d8:	b510      	push	{r4, lr}
 80036da:	4299      	cmp	r1, r3
 80036dc:	4604      	mov	r4, r0
 80036de:	d001      	beq.n	80036e4 <cleanup_stdio+0x10>
 80036e0:	f000 fe82 	bl	80043e8 <_fflush_r>
 80036e4:	68a1      	ldr	r1, [r4, #8]
 80036e6:	4b09      	ldr	r3, [pc, #36]	@ (800370c <cleanup_stdio+0x38>)
 80036e8:	4299      	cmp	r1, r3
 80036ea:	d002      	beq.n	80036f2 <cleanup_stdio+0x1e>
 80036ec:	4620      	mov	r0, r4
 80036ee:	f000 fe7b 	bl	80043e8 <_fflush_r>
 80036f2:	68e1      	ldr	r1, [r4, #12]
 80036f4:	4b06      	ldr	r3, [pc, #24]	@ (8003710 <cleanup_stdio+0x3c>)
 80036f6:	4299      	cmp	r1, r3
 80036f8:	d004      	beq.n	8003704 <cleanup_stdio+0x30>
 80036fa:	4620      	mov	r0, r4
 80036fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003700:	f000 be72 	b.w	80043e8 <_fflush_r>
 8003704:	bd10      	pop	{r4, pc}
 8003706:	bf00      	nop
 8003708:	200001e4 	.word	0x200001e4
 800370c:	2000024c 	.word	0x2000024c
 8003710:	200002b4 	.word	0x200002b4

08003714 <global_stdio_init.part.0>:
 8003714:	b510      	push	{r4, lr}
 8003716:	4b0b      	ldr	r3, [pc, #44]	@ (8003744 <global_stdio_init.part.0+0x30>)
 8003718:	4c0b      	ldr	r4, [pc, #44]	@ (8003748 <global_stdio_init.part.0+0x34>)
 800371a:	4a0c      	ldr	r2, [pc, #48]	@ (800374c <global_stdio_init.part.0+0x38>)
 800371c:	4620      	mov	r0, r4
 800371e:	601a      	str	r2, [r3, #0]
 8003720:	2104      	movs	r1, #4
 8003722:	2200      	movs	r2, #0
 8003724:	f7ff ff94 	bl	8003650 <std>
 8003728:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800372c:	2201      	movs	r2, #1
 800372e:	2109      	movs	r1, #9
 8003730:	f7ff ff8e 	bl	8003650 <std>
 8003734:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003738:	2202      	movs	r2, #2
 800373a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800373e:	2112      	movs	r1, #18
 8003740:	f7ff bf86 	b.w	8003650 <std>
 8003744:	2000031c 	.word	0x2000031c
 8003748:	200001e4 	.word	0x200001e4
 800374c:	080036bd 	.word	0x080036bd

08003750 <__sfp_lock_acquire>:
 8003750:	4801      	ldr	r0, [pc, #4]	@ (8003758 <__sfp_lock_acquire+0x8>)
 8003752:	f000 ba00 	b.w	8003b56 <__retarget_lock_acquire_recursive>
 8003756:	bf00      	nop
 8003758:	20000325 	.word	0x20000325

0800375c <__sfp_lock_release>:
 800375c:	4801      	ldr	r0, [pc, #4]	@ (8003764 <__sfp_lock_release+0x8>)
 800375e:	f000 b9fb 	b.w	8003b58 <__retarget_lock_release_recursive>
 8003762:	bf00      	nop
 8003764:	20000325 	.word	0x20000325

08003768 <__sinit>:
 8003768:	b510      	push	{r4, lr}
 800376a:	4604      	mov	r4, r0
 800376c:	f7ff fff0 	bl	8003750 <__sfp_lock_acquire>
 8003770:	6a23      	ldr	r3, [r4, #32]
 8003772:	b11b      	cbz	r3, 800377c <__sinit+0x14>
 8003774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003778:	f7ff bff0 	b.w	800375c <__sfp_lock_release>
 800377c:	4b04      	ldr	r3, [pc, #16]	@ (8003790 <__sinit+0x28>)
 800377e:	6223      	str	r3, [r4, #32]
 8003780:	4b04      	ldr	r3, [pc, #16]	@ (8003794 <__sinit+0x2c>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d1f5      	bne.n	8003774 <__sinit+0xc>
 8003788:	f7ff ffc4 	bl	8003714 <global_stdio_init.part.0>
 800378c:	e7f2      	b.n	8003774 <__sinit+0xc>
 800378e:	bf00      	nop
 8003790:	080036d5 	.word	0x080036d5
 8003794:	2000031c 	.word	0x2000031c

08003798 <_fwalk_sglue>:
 8003798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800379c:	4607      	mov	r7, r0
 800379e:	4688      	mov	r8, r1
 80037a0:	4614      	mov	r4, r2
 80037a2:	2600      	movs	r6, #0
 80037a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80037a8:	f1b9 0901 	subs.w	r9, r9, #1
 80037ac:	d505      	bpl.n	80037ba <_fwalk_sglue+0x22>
 80037ae:	6824      	ldr	r4, [r4, #0]
 80037b0:	2c00      	cmp	r4, #0
 80037b2:	d1f7      	bne.n	80037a4 <_fwalk_sglue+0xc>
 80037b4:	4630      	mov	r0, r6
 80037b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80037ba:	89ab      	ldrh	r3, [r5, #12]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d907      	bls.n	80037d0 <_fwalk_sglue+0x38>
 80037c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80037c4:	3301      	adds	r3, #1
 80037c6:	d003      	beq.n	80037d0 <_fwalk_sglue+0x38>
 80037c8:	4629      	mov	r1, r5
 80037ca:	4638      	mov	r0, r7
 80037cc:	47c0      	blx	r8
 80037ce:	4306      	orrs	r6, r0
 80037d0:	3568      	adds	r5, #104	@ 0x68
 80037d2:	e7e9      	b.n	80037a8 <_fwalk_sglue+0x10>

080037d4 <iprintf>:
 80037d4:	b40f      	push	{r0, r1, r2, r3}
 80037d6:	b507      	push	{r0, r1, r2, lr}
 80037d8:	4906      	ldr	r1, [pc, #24]	@ (80037f4 <iprintf+0x20>)
 80037da:	ab04      	add	r3, sp, #16
 80037dc:	6808      	ldr	r0, [r1, #0]
 80037de:	f853 2b04 	ldr.w	r2, [r3], #4
 80037e2:	6881      	ldr	r1, [r0, #8]
 80037e4:	9301      	str	r3, [sp, #4]
 80037e6:	f000 fad7 	bl	8003d98 <_vfiprintf_r>
 80037ea:	b003      	add	sp, #12
 80037ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80037f0:	b004      	add	sp, #16
 80037f2:	4770      	bx	lr
 80037f4:	20000018 	.word	0x20000018

080037f8 <_puts_r>:
 80037f8:	6a03      	ldr	r3, [r0, #32]
 80037fa:	b570      	push	{r4, r5, r6, lr}
 80037fc:	4605      	mov	r5, r0
 80037fe:	460e      	mov	r6, r1
 8003800:	6884      	ldr	r4, [r0, #8]
 8003802:	b90b      	cbnz	r3, 8003808 <_puts_r+0x10>
 8003804:	f7ff ffb0 	bl	8003768 <__sinit>
 8003808:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800380a:	07db      	lsls	r3, r3, #31
 800380c:	d405      	bmi.n	800381a <_puts_r+0x22>
 800380e:	89a3      	ldrh	r3, [r4, #12]
 8003810:	0598      	lsls	r0, r3, #22
 8003812:	d402      	bmi.n	800381a <_puts_r+0x22>
 8003814:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003816:	f000 f99e 	bl	8003b56 <__retarget_lock_acquire_recursive>
 800381a:	89a3      	ldrh	r3, [r4, #12]
 800381c:	0719      	lsls	r1, r3, #28
 800381e:	d502      	bpl.n	8003826 <_puts_r+0x2e>
 8003820:	6923      	ldr	r3, [r4, #16]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d135      	bne.n	8003892 <_puts_r+0x9a>
 8003826:	4621      	mov	r1, r4
 8003828:	4628      	mov	r0, r5
 800382a:	f000 f8c5 	bl	80039b8 <__swsetup_r>
 800382e:	b380      	cbz	r0, 8003892 <_puts_r+0x9a>
 8003830:	f04f 35ff 	mov.w	r5, #4294967295
 8003834:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003836:	07da      	lsls	r2, r3, #31
 8003838:	d405      	bmi.n	8003846 <_puts_r+0x4e>
 800383a:	89a3      	ldrh	r3, [r4, #12]
 800383c:	059b      	lsls	r3, r3, #22
 800383e:	d402      	bmi.n	8003846 <_puts_r+0x4e>
 8003840:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003842:	f000 f989 	bl	8003b58 <__retarget_lock_release_recursive>
 8003846:	4628      	mov	r0, r5
 8003848:	bd70      	pop	{r4, r5, r6, pc}
 800384a:	2b00      	cmp	r3, #0
 800384c:	da04      	bge.n	8003858 <_puts_r+0x60>
 800384e:	69a2      	ldr	r2, [r4, #24]
 8003850:	429a      	cmp	r2, r3
 8003852:	dc17      	bgt.n	8003884 <_puts_r+0x8c>
 8003854:	290a      	cmp	r1, #10
 8003856:	d015      	beq.n	8003884 <_puts_r+0x8c>
 8003858:	6823      	ldr	r3, [r4, #0]
 800385a:	1c5a      	adds	r2, r3, #1
 800385c:	6022      	str	r2, [r4, #0]
 800385e:	7019      	strb	r1, [r3, #0]
 8003860:	68a3      	ldr	r3, [r4, #8]
 8003862:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003866:	3b01      	subs	r3, #1
 8003868:	60a3      	str	r3, [r4, #8]
 800386a:	2900      	cmp	r1, #0
 800386c:	d1ed      	bne.n	800384a <_puts_r+0x52>
 800386e:	2b00      	cmp	r3, #0
 8003870:	da11      	bge.n	8003896 <_puts_r+0x9e>
 8003872:	4622      	mov	r2, r4
 8003874:	210a      	movs	r1, #10
 8003876:	4628      	mov	r0, r5
 8003878:	f000 f85f 	bl	800393a <__swbuf_r>
 800387c:	3001      	adds	r0, #1
 800387e:	d0d7      	beq.n	8003830 <_puts_r+0x38>
 8003880:	250a      	movs	r5, #10
 8003882:	e7d7      	b.n	8003834 <_puts_r+0x3c>
 8003884:	4622      	mov	r2, r4
 8003886:	4628      	mov	r0, r5
 8003888:	f000 f857 	bl	800393a <__swbuf_r>
 800388c:	3001      	adds	r0, #1
 800388e:	d1e7      	bne.n	8003860 <_puts_r+0x68>
 8003890:	e7ce      	b.n	8003830 <_puts_r+0x38>
 8003892:	3e01      	subs	r6, #1
 8003894:	e7e4      	b.n	8003860 <_puts_r+0x68>
 8003896:	6823      	ldr	r3, [r4, #0]
 8003898:	1c5a      	adds	r2, r3, #1
 800389a:	6022      	str	r2, [r4, #0]
 800389c:	220a      	movs	r2, #10
 800389e:	701a      	strb	r2, [r3, #0]
 80038a0:	e7ee      	b.n	8003880 <_puts_r+0x88>
	...

080038a4 <puts>:
 80038a4:	4b02      	ldr	r3, [pc, #8]	@ (80038b0 <puts+0xc>)
 80038a6:	4601      	mov	r1, r0
 80038a8:	6818      	ldr	r0, [r3, #0]
 80038aa:	f7ff bfa5 	b.w	80037f8 <_puts_r>
 80038ae:	bf00      	nop
 80038b0:	20000018 	.word	0x20000018

080038b4 <__sread>:
 80038b4:	b510      	push	{r4, lr}
 80038b6:	460c      	mov	r4, r1
 80038b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038bc:	f000 f8fc 	bl	8003ab8 <_read_r>
 80038c0:	2800      	cmp	r0, #0
 80038c2:	bfab      	itete	ge
 80038c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80038c6:	89a3      	ldrhlt	r3, [r4, #12]
 80038c8:	181b      	addge	r3, r3, r0
 80038ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80038ce:	bfac      	ite	ge
 80038d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80038d2:	81a3      	strhlt	r3, [r4, #12]
 80038d4:	bd10      	pop	{r4, pc}

080038d6 <__swrite>:
 80038d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038da:	461f      	mov	r7, r3
 80038dc:	898b      	ldrh	r3, [r1, #12]
 80038de:	4605      	mov	r5, r0
 80038e0:	05db      	lsls	r3, r3, #23
 80038e2:	460c      	mov	r4, r1
 80038e4:	4616      	mov	r6, r2
 80038e6:	d505      	bpl.n	80038f4 <__swrite+0x1e>
 80038e8:	2302      	movs	r3, #2
 80038ea:	2200      	movs	r2, #0
 80038ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038f0:	f000 f8d0 	bl	8003a94 <_lseek_r>
 80038f4:	89a3      	ldrh	r3, [r4, #12]
 80038f6:	4632      	mov	r2, r6
 80038f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80038fc:	81a3      	strh	r3, [r4, #12]
 80038fe:	4628      	mov	r0, r5
 8003900:	463b      	mov	r3, r7
 8003902:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003906:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800390a:	f000 b8e7 	b.w	8003adc <_write_r>

0800390e <__sseek>:
 800390e:	b510      	push	{r4, lr}
 8003910:	460c      	mov	r4, r1
 8003912:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003916:	f000 f8bd 	bl	8003a94 <_lseek_r>
 800391a:	1c43      	adds	r3, r0, #1
 800391c:	89a3      	ldrh	r3, [r4, #12]
 800391e:	bf15      	itete	ne
 8003920:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003922:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003926:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800392a:	81a3      	strheq	r3, [r4, #12]
 800392c:	bf18      	it	ne
 800392e:	81a3      	strhne	r3, [r4, #12]
 8003930:	bd10      	pop	{r4, pc}

08003932 <__sclose>:
 8003932:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003936:	f000 b89d 	b.w	8003a74 <_close_r>

0800393a <__swbuf_r>:
 800393a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800393c:	460e      	mov	r6, r1
 800393e:	4614      	mov	r4, r2
 8003940:	4605      	mov	r5, r0
 8003942:	b118      	cbz	r0, 800394c <__swbuf_r+0x12>
 8003944:	6a03      	ldr	r3, [r0, #32]
 8003946:	b90b      	cbnz	r3, 800394c <__swbuf_r+0x12>
 8003948:	f7ff ff0e 	bl	8003768 <__sinit>
 800394c:	69a3      	ldr	r3, [r4, #24]
 800394e:	60a3      	str	r3, [r4, #8]
 8003950:	89a3      	ldrh	r3, [r4, #12]
 8003952:	071a      	lsls	r2, r3, #28
 8003954:	d501      	bpl.n	800395a <__swbuf_r+0x20>
 8003956:	6923      	ldr	r3, [r4, #16]
 8003958:	b943      	cbnz	r3, 800396c <__swbuf_r+0x32>
 800395a:	4621      	mov	r1, r4
 800395c:	4628      	mov	r0, r5
 800395e:	f000 f82b 	bl	80039b8 <__swsetup_r>
 8003962:	b118      	cbz	r0, 800396c <__swbuf_r+0x32>
 8003964:	f04f 37ff 	mov.w	r7, #4294967295
 8003968:	4638      	mov	r0, r7
 800396a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800396c:	6823      	ldr	r3, [r4, #0]
 800396e:	6922      	ldr	r2, [r4, #16]
 8003970:	b2f6      	uxtb	r6, r6
 8003972:	1a98      	subs	r0, r3, r2
 8003974:	6963      	ldr	r3, [r4, #20]
 8003976:	4637      	mov	r7, r6
 8003978:	4283      	cmp	r3, r0
 800397a:	dc05      	bgt.n	8003988 <__swbuf_r+0x4e>
 800397c:	4621      	mov	r1, r4
 800397e:	4628      	mov	r0, r5
 8003980:	f000 fd32 	bl	80043e8 <_fflush_r>
 8003984:	2800      	cmp	r0, #0
 8003986:	d1ed      	bne.n	8003964 <__swbuf_r+0x2a>
 8003988:	68a3      	ldr	r3, [r4, #8]
 800398a:	3b01      	subs	r3, #1
 800398c:	60a3      	str	r3, [r4, #8]
 800398e:	6823      	ldr	r3, [r4, #0]
 8003990:	1c5a      	adds	r2, r3, #1
 8003992:	6022      	str	r2, [r4, #0]
 8003994:	701e      	strb	r6, [r3, #0]
 8003996:	6962      	ldr	r2, [r4, #20]
 8003998:	1c43      	adds	r3, r0, #1
 800399a:	429a      	cmp	r2, r3
 800399c:	d004      	beq.n	80039a8 <__swbuf_r+0x6e>
 800399e:	89a3      	ldrh	r3, [r4, #12]
 80039a0:	07db      	lsls	r3, r3, #31
 80039a2:	d5e1      	bpl.n	8003968 <__swbuf_r+0x2e>
 80039a4:	2e0a      	cmp	r6, #10
 80039a6:	d1df      	bne.n	8003968 <__swbuf_r+0x2e>
 80039a8:	4621      	mov	r1, r4
 80039aa:	4628      	mov	r0, r5
 80039ac:	f000 fd1c 	bl	80043e8 <_fflush_r>
 80039b0:	2800      	cmp	r0, #0
 80039b2:	d0d9      	beq.n	8003968 <__swbuf_r+0x2e>
 80039b4:	e7d6      	b.n	8003964 <__swbuf_r+0x2a>
	...

080039b8 <__swsetup_r>:
 80039b8:	b538      	push	{r3, r4, r5, lr}
 80039ba:	4b29      	ldr	r3, [pc, #164]	@ (8003a60 <__swsetup_r+0xa8>)
 80039bc:	4605      	mov	r5, r0
 80039be:	6818      	ldr	r0, [r3, #0]
 80039c0:	460c      	mov	r4, r1
 80039c2:	b118      	cbz	r0, 80039cc <__swsetup_r+0x14>
 80039c4:	6a03      	ldr	r3, [r0, #32]
 80039c6:	b90b      	cbnz	r3, 80039cc <__swsetup_r+0x14>
 80039c8:	f7ff fece 	bl	8003768 <__sinit>
 80039cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039d0:	0719      	lsls	r1, r3, #28
 80039d2:	d422      	bmi.n	8003a1a <__swsetup_r+0x62>
 80039d4:	06da      	lsls	r2, r3, #27
 80039d6:	d407      	bmi.n	80039e8 <__swsetup_r+0x30>
 80039d8:	2209      	movs	r2, #9
 80039da:	602a      	str	r2, [r5, #0]
 80039dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039e0:	f04f 30ff 	mov.w	r0, #4294967295
 80039e4:	81a3      	strh	r3, [r4, #12]
 80039e6:	e033      	b.n	8003a50 <__swsetup_r+0x98>
 80039e8:	0758      	lsls	r0, r3, #29
 80039ea:	d512      	bpl.n	8003a12 <__swsetup_r+0x5a>
 80039ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80039ee:	b141      	cbz	r1, 8003a02 <__swsetup_r+0x4a>
 80039f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80039f4:	4299      	cmp	r1, r3
 80039f6:	d002      	beq.n	80039fe <__swsetup_r+0x46>
 80039f8:	4628      	mov	r0, r5
 80039fa:	f000 f8af 	bl	8003b5c <_free_r>
 80039fe:	2300      	movs	r3, #0
 8003a00:	6363      	str	r3, [r4, #52]	@ 0x34
 8003a02:	89a3      	ldrh	r3, [r4, #12]
 8003a04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003a08:	81a3      	strh	r3, [r4, #12]
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	6063      	str	r3, [r4, #4]
 8003a0e:	6923      	ldr	r3, [r4, #16]
 8003a10:	6023      	str	r3, [r4, #0]
 8003a12:	89a3      	ldrh	r3, [r4, #12]
 8003a14:	f043 0308 	orr.w	r3, r3, #8
 8003a18:	81a3      	strh	r3, [r4, #12]
 8003a1a:	6923      	ldr	r3, [r4, #16]
 8003a1c:	b94b      	cbnz	r3, 8003a32 <__swsetup_r+0x7a>
 8003a1e:	89a3      	ldrh	r3, [r4, #12]
 8003a20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003a24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a28:	d003      	beq.n	8003a32 <__swsetup_r+0x7a>
 8003a2a:	4621      	mov	r1, r4
 8003a2c:	4628      	mov	r0, r5
 8003a2e:	f000 fd28 	bl	8004482 <__smakebuf_r>
 8003a32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a36:	f013 0201 	ands.w	r2, r3, #1
 8003a3a:	d00a      	beq.n	8003a52 <__swsetup_r+0x9a>
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	60a2      	str	r2, [r4, #8]
 8003a40:	6962      	ldr	r2, [r4, #20]
 8003a42:	4252      	negs	r2, r2
 8003a44:	61a2      	str	r2, [r4, #24]
 8003a46:	6922      	ldr	r2, [r4, #16]
 8003a48:	b942      	cbnz	r2, 8003a5c <__swsetup_r+0xa4>
 8003a4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003a4e:	d1c5      	bne.n	80039dc <__swsetup_r+0x24>
 8003a50:	bd38      	pop	{r3, r4, r5, pc}
 8003a52:	0799      	lsls	r1, r3, #30
 8003a54:	bf58      	it	pl
 8003a56:	6962      	ldrpl	r2, [r4, #20]
 8003a58:	60a2      	str	r2, [r4, #8]
 8003a5a:	e7f4      	b.n	8003a46 <__swsetup_r+0x8e>
 8003a5c:	2000      	movs	r0, #0
 8003a5e:	e7f7      	b.n	8003a50 <__swsetup_r+0x98>
 8003a60:	20000018 	.word	0x20000018

08003a64 <memset>:
 8003a64:	4603      	mov	r3, r0
 8003a66:	4402      	add	r2, r0
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d100      	bne.n	8003a6e <memset+0xa>
 8003a6c:	4770      	bx	lr
 8003a6e:	f803 1b01 	strb.w	r1, [r3], #1
 8003a72:	e7f9      	b.n	8003a68 <memset+0x4>

08003a74 <_close_r>:
 8003a74:	b538      	push	{r3, r4, r5, lr}
 8003a76:	2300      	movs	r3, #0
 8003a78:	4d05      	ldr	r5, [pc, #20]	@ (8003a90 <_close_r+0x1c>)
 8003a7a:	4604      	mov	r4, r0
 8003a7c:	4608      	mov	r0, r1
 8003a7e:	602b      	str	r3, [r5, #0]
 8003a80:	f7fd f807 	bl	8000a92 <_close>
 8003a84:	1c43      	adds	r3, r0, #1
 8003a86:	d102      	bne.n	8003a8e <_close_r+0x1a>
 8003a88:	682b      	ldr	r3, [r5, #0]
 8003a8a:	b103      	cbz	r3, 8003a8e <_close_r+0x1a>
 8003a8c:	6023      	str	r3, [r4, #0]
 8003a8e:	bd38      	pop	{r3, r4, r5, pc}
 8003a90:	20000320 	.word	0x20000320

08003a94 <_lseek_r>:
 8003a94:	b538      	push	{r3, r4, r5, lr}
 8003a96:	4604      	mov	r4, r0
 8003a98:	4608      	mov	r0, r1
 8003a9a:	4611      	mov	r1, r2
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	4d05      	ldr	r5, [pc, #20]	@ (8003ab4 <_lseek_r+0x20>)
 8003aa0:	602a      	str	r2, [r5, #0]
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	f7fd f819 	bl	8000ada <_lseek>
 8003aa8:	1c43      	adds	r3, r0, #1
 8003aaa:	d102      	bne.n	8003ab2 <_lseek_r+0x1e>
 8003aac:	682b      	ldr	r3, [r5, #0]
 8003aae:	b103      	cbz	r3, 8003ab2 <_lseek_r+0x1e>
 8003ab0:	6023      	str	r3, [r4, #0]
 8003ab2:	bd38      	pop	{r3, r4, r5, pc}
 8003ab4:	20000320 	.word	0x20000320

08003ab8 <_read_r>:
 8003ab8:	b538      	push	{r3, r4, r5, lr}
 8003aba:	4604      	mov	r4, r0
 8003abc:	4608      	mov	r0, r1
 8003abe:	4611      	mov	r1, r2
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	4d05      	ldr	r5, [pc, #20]	@ (8003ad8 <_read_r+0x20>)
 8003ac4:	602a      	str	r2, [r5, #0]
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	f7fc ffaa 	bl	8000a20 <_read>
 8003acc:	1c43      	adds	r3, r0, #1
 8003ace:	d102      	bne.n	8003ad6 <_read_r+0x1e>
 8003ad0:	682b      	ldr	r3, [r5, #0]
 8003ad2:	b103      	cbz	r3, 8003ad6 <_read_r+0x1e>
 8003ad4:	6023      	str	r3, [r4, #0]
 8003ad6:	bd38      	pop	{r3, r4, r5, pc}
 8003ad8:	20000320 	.word	0x20000320

08003adc <_write_r>:
 8003adc:	b538      	push	{r3, r4, r5, lr}
 8003ade:	4604      	mov	r4, r0
 8003ae0:	4608      	mov	r0, r1
 8003ae2:	4611      	mov	r1, r2
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	4d05      	ldr	r5, [pc, #20]	@ (8003afc <_write_r+0x20>)
 8003ae8:	602a      	str	r2, [r5, #0]
 8003aea:	461a      	mov	r2, r3
 8003aec:	f7fc ffb5 	bl	8000a5a <_write>
 8003af0:	1c43      	adds	r3, r0, #1
 8003af2:	d102      	bne.n	8003afa <_write_r+0x1e>
 8003af4:	682b      	ldr	r3, [r5, #0]
 8003af6:	b103      	cbz	r3, 8003afa <_write_r+0x1e>
 8003af8:	6023      	str	r3, [r4, #0]
 8003afa:	bd38      	pop	{r3, r4, r5, pc}
 8003afc:	20000320 	.word	0x20000320

08003b00 <__errno>:
 8003b00:	4b01      	ldr	r3, [pc, #4]	@ (8003b08 <__errno+0x8>)
 8003b02:	6818      	ldr	r0, [r3, #0]
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	20000018 	.word	0x20000018

08003b0c <__libc_init_array>:
 8003b0c:	b570      	push	{r4, r5, r6, lr}
 8003b0e:	2600      	movs	r6, #0
 8003b10:	4d0c      	ldr	r5, [pc, #48]	@ (8003b44 <__libc_init_array+0x38>)
 8003b12:	4c0d      	ldr	r4, [pc, #52]	@ (8003b48 <__libc_init_array+0x3c>)
 8003b14:	1b64      	subs	r4, r4, r5
 8003b16:	10a4      	asrs	r4, r4, #2
 8003b18:	42a6      	cmp	r6, r4
 8003b1a:	d109      	bne.n	8003b30 <__libc_init_array+0x24>
 8003b1c:	f000 fd2e 	bl	800457c <_init>
 8003b20:	2600      	movs	r6, #0
 8003b22:	4d0a      	ldr	r5, [pc, #40]	@ (8003b4c <__libc_init_array+0x40>)
 8003b24:	4c0a      	ldr	r4, [pc, #40]	@ (8003b50 <__libc_init_array+0x44>)
 8003b26:	1b64      	subs	r4, r4, r5
 8003b28:	10a4      	asrs	r4, r4, #2
 8003b2a:	42a6      	cmp	r6, r4
 8003b2c:	d105      	bne.n	8003b3a <__libc_init_array+0x2e>
 8003b2e:	bd70      	pop	{r4, r5, r6, pc}
 8003b30:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b34:	4798      	blx	r3
 8003b36:	3601      	adds	r6, #1
 8003b38:	e7ee      	b.n	8003b18 <__libc_init_array+0xc>
 8003b3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b3e:	4798      	blx	r3
 8003b40:	3601      	adds	r6, #1
 8003b42:	e7f2      	b.n	8003b2a <__libc_init_array+0x1e>
 8003b44:	08004654 	.word	0x08004654
 8003b48:	08004654 	.word	0x08004654
 8003b4c:	08004654 	.word	0x08004654
 8003b50:	08004658 	.word	0x08004658

08003b54 <__retarget_lock_init_recursive>:
 8003b54:	4770      	bx	lr

08003b56 <__retarget_lock_acquire_recursive>:
 8003b56:	4770      	bx	lr

08003b58 <__retarget_lock_release_recursive>:
 8003b58:	4770      	bx	lr
	...

08003b5c <_free_r>:
 8003b5c:	b538      	push	{r3, r4, r5, lr}
 8003b5e:	4605      	mov	r5, r0
 8003b60:	2900      	cmp	r1, #0
 8003b62:	d040      	beq.n	8003be6 <_free_r+0x8a>
 8003b64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b68:	1f0c      	subs	r4, r1, #4
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	bfb8      	it	lt
 8003b6e:	18e4      	addlt	r4, r4, r3
 8003b70:	f000 f8de 	bl	8003d30 <__malloc_lock>
 8003b74:	4a1c      	ldr	r2, [pc, #112]	@ (8003be8 <_free_r+0x8c>)
 8003b76:	6813      	ldr	r3, [r2, #0]
 8003b78:	b933      	cbnz	r3, 8003b88 <_free_r+0x2c>
 8003b7a:	6063      	str	r3, [r4, #4]
 8003b7c:	6014      	str	r4, [r2, #0]
 8003b7e:	4628      	mov	r0, r5
 8003b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003b84:	f000 b8da 	b.w	8003d3c <__malloc_unlock>
 8003b88:	42a3      	cmp	r3, r4
 8003b8a:	d908      	bls.n	8003b9e <_free_r+0x42>
 8003b8c:	6820      	ldr	r0, [r4, #0]
 8003b8e:	1821      	adds	r1, r4, r0
 8003b90:	428b      	cmp	r3, r1
 8003b92:	bf01      	itttt	eq
 8003b94:	6819      	ldreq	r1, [r3, #0]
 8003b96:	685b      	ldreq	r3, [r3, #4]
 8003b98:	1809      	addeq	r1, r1, r0
 8003b9a:	6021      	streq	r1, [r4, #0]
 8003b9c:	e7ed      	b.n	8003b7a <_free_r+0x1e>
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	b10b      	cbz	r3, 8003ba8 <_free_r+0x4c>
 8003ba4:	42a3      	cmp	r3, r4
 8003ba6:	d9fa      	bls.n	8003b9e <_free_r+0x42>
 8003ba8:	6811      	ldr	r1, [r2, #0]
 8003baa:	1850      	adds	r0, r2, r1
 8003bac:	42a0      	cmp	r0, r4
 8003bae:	d10b      	bne.n	8003bc8 <_free_r+0x6c>
 8003bb0:	6820      	ldr	r0, [r4, #0]
 8003bb2:	4401      	add	r1, r0
 8003bb4:	1850      	adds	r0, r2, r1
 8003bb6:	4283      	cmp	r3, r0
 8003bb8:	6011      	str	r1, [r2, #0]
 8003bba:	d1e0      	bne.n	8003b7e <_free_r+0x22>
 8003bbc:	6818      	ldr	r0, [r3, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	4408      	add	r0, r1
 8003bc2:	6010      	str	r0, [r2, #0]
 8003bc4:	6053      	str	r3, [r2, #4]
 8003bc6:	e7da      	b.n	8003b7e <_free_r+0x22>
 8003bc8:	d902      	bls.n	8003bd0 <_free_r+0x74>
 8003bca:	230c      	movs	r3, #12
 8003bcc:	602b      	str	r3, [r5, #0]
 8003bce:	e7d6      	b.n	8003b7e <_free_r+0x22>
 8003bd0:	6820      	ldr	r0, [r4, #0]
 8003bd2:	1821      	adds	r1, r4, r0
 8003bd4:	428b      	cmp	r3, r1
 8003bd6:	bf01      	itttt	eq
 8003bd8:	6819      	ldreq	r1, [r3, #0]
 8003bda:	685b      	ldreq	r3, [r3, #4]
 8003bdc:	1809      	addeq	r1, r1, r0
 8003bde:	6021      	streq	r1, [r4, #0]
 8003be0:	6063      	str	r3, [r4, #4]
 8003be2:	6054      	str	r4, [r2, #4]
 8003be4:	e7cb      	b.n	8003b7e <_free_r+0x22>
 8003be6:	bd38      	pop	{r3, r4, r5, pc}
 8003be8:	2000032c 	.word	0x2000032c

08003bec <sbrk_aligned>:
 8003bec:	b570      	push	{r4, r5, r6, lr}
 8003bee:	4e0f      	ldr	r6, [pc, #60]	@ (8003c2c <sbrk_aligned+0x40>)
 8003bf0:	460c      	mov	r4, r1
 8003bf2:	6831      	ldr	r1, [r6, #0]
 8003bf4:	4605      	mov	r5, r0
 8003bf6:	b911      	cbnz	r1, 8003bfe <sbrk_aligned+0x12>
 8003bf8:	f000 fca2 	bl	8004540 <_sbrk_r>
 8003bfc:	6030      	str	r0, [r6, #0]
 8003bfe:	4621      	mov	r1, r4
 8003c00:	4628      	mov	r0, r5
 8003c02:	f000 fc9d 	bl	8004540 <_sbrk_r>
 8003c06:	1c43      	adds	r3, r0, #1
 8003c08:	d103      	bne.n	8003c12 <sbrk_aligned+0x26>
 8003c0a:	f04f 34ff 	mov.w	r4, #4294967295
 8003c0e:	4620      	mov	r0, r4
 8003c10:	bd70      	pop	{r4, r5, r6, pc}
 8003c12:	1cc4      	adds	r4, r0, #3
 8003c14:	f024 0403 	bic.w	r4, r4, #3
 8003c18:	42a0      	cmp	r0, r4
 8003c1a:	d0f8      	beq.n	8003c0e <sbrk_aligned+0x22>
 8003c1c:	1a21      	subs	r1, r4, r0
 8003c1e:	4628      	mov	r0, r5
 8003c20:	f000 fc8e 	bl	8004540 <_sbrk_r>
 8003c24:	3001      	adds	r0, #1
 8003c26:	d1f2      	bne.n	8003c0e <sbrk_aligned+0x22>
 8003c28:	e7ef      	b.n	8003c0a <sbrk_aligned+0x1e>
 8003c2a:	bf00      	nop
 8003c2c:	20000328 	.word	0x20000328

08003c30 <_malloc_r>:
 8003c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c34:	1ccd      	adds	r5, r1, #3
 8003c36:	f025 0503 	bic.w	r5, r5, #3
 8003c3a:	3508      	adds	r5, #8
 8003c3c:	2d0c      	cmp	r5, #12
 8003c3e:	bf38      	it	cc
 8003c40:	250c      	movcc	r5, #12
 8003c42:	2d00      	cmp	r5, #0
 8003c44:	4606      	mov	r6, r0
 8003c46:	db01      	blt.n	8003c4c <_malloc_r+0x1c>
 8003c48:	42a9      	cmp	r1, r5
 8003c4a:	d904      	bls.n	8003c56 <_malloc_r+0x26>
 8003c4c:	230c      	movs	r3, #12
 8003c4e:	6033      	str	r3, [r6, #0]
 8003c50:	2000      	movs	r0, #0
 8003c52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003d2c <_malloc_r+0xfc>
 8003c5a:	f000 f869 	bl	8003d30 <__malloc_lock>
 8003c5e:	f8d8 3000 	ldr.w	r3, [r8]
 8003c62:	461c      	mov	r4, r3
 8003c64:	bb44      	cbnz	r4, 8003cb8 <_malloc_r+0x88>
 8003c66:	4629      	mov	r1, r5
 8003c68:	4630      	mov	r0, r6
 8003c6a:	f7ff ffbf 	bl	8003bec <sbrk_aligned>
 8003c6e:	1c43      	adds	r3, r0, #1
 8003c70:	4604      	mov	r4, r0
 8003c72:	d158      	bne.n	8003d26 <_malloc_r+0xf6>
 8003c74:	f8d8 4000 	ldr.w	r4, [r8]
 8003c78:	4627      	mov	r7, r4
 8003c7a:	2f00      	cmp	r7, #0
 8003c7c:	d143      	bne.n	8003d06 <_malloc_r+0xd6>
 8003c7e:	2c00      	cmp	r4, #0
 8003c80:	d04b      	beq.n	8003d1a <_malloc_r+0xea>
 8003c82:	6823      	ldr	r3, [r4, #0]
 8003c84:	4639      	mov	r1, r7
 8003c86:	4630      	mov	r0, r6
 8003c88:	eb04 0903 	add.w	r9, r4, r3
 8003c8c:	f000 fc58 	bl	8004540 <_sbrk_r>
 8003c90:	4581      	cmp	r9, r0
 8003c92:	d142      	bne.n	8003d1a <_malloc_r+0xea>
 8003c94:	6821      	ldr	r1, [r4, #0]
 8003c96:	4630      	mov	r0, r6
 8003c98:	1a6d      	subs	r5, r5, r1
 8003c9a:	4629      	mov	r1, r5
 8003c9c:	f7ff ffa6 	bl	8003bec <sbrk_aligned>
 8003ca0:	3001      	adds	r0, #1
 8003ca2:	d03a      	beq.n	8003d1a <_malloc_r+0xea>
 8003ca4:	6823      	ldr	r3, [r4, #0]
 8003ca6:	442b      	add	r3, r5
 8003ca8:	6023      	str	r3, [r4, #0]
 8003caa:	f8d8 3000 	ldr.w	r3, [r8]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	bb62      	cbnz	r2, 8003d0c <_malloc_r+0xdc>
 8003cb2:	f8c8 7000 	str.w	r7, [r8]
 8003cb6:	e00f      	b.n	8003cd8 <_malloc_r+0xa8>
 8003cb8:	6822      	ldr	r2, [r4, #0]
 8003cba:	1b52      	subs	r2, r2, r5
 8003cbc:	d420      	bmi.n	8003d00 <_malloc_r+0xd0>
 8003cbe:	2a0b      	cmp	r2, #11
 8003cc0:	d917      	bls.n	8003cf2 <_malloc_r+0xc2>
 8003cc2:	1961      	adds	r1, r4, r5
 8003cc4:	42a3      	cmp	r3, r4
 8003cc6:	6025      	str	r5, [r4, #0]
 8003cc8:	bf18      	it	ne
 8003cca:	6059      	strne	r1, [r3, #4]
 8003ccc:	6863      	ldr	r3, [r4, #4]
 8003cce:	bf08      	it	eq
 8003cd0:	f8c8 1000 	streq.w	r1, [r8]
 8003cd4:	5162      	str	r2, [r4, r5]
 8003cd6:	604b      	str	r3, [r1, #4]
 8003cd8:	4630      	mov	r0, r6
 8003cda:	f000 f82f 	bl	8003d3c <__malloc_unlock>
 8003cde:	f104 000b 	add.w	r0, r4, #11
 8003ce2:	1d23      	adds	r3, r4, #4
 8003ce4:	f020 0007 	bic.w	r0, r0, #7
 8003ce8:	1ac2      	subs	r2, r0, r3
 8003cea:	bf1c      	itt	ne
 8003cec:	1a1b      	subne	r3, r3, r0
 8003cee:	50a3      	strne	r3, [r4, r2]
 8003cf0:	e7af      	b.n	8003c52 <_malloc_r+0x22>
 8003cf2:	6862      	ldr	r2, [r4, #4]
 8003cf4:	42a3      	cmp	r3, r4
 8003cf6:	bf0c      	ite	eq
 8003cf8:	f8c8 2000 	streq.w	r2, [r8]
 8003cfc:	605a      	strne	r2, [r3, #4]
 8003cfe:	e7eb      	b.n	8003cd8 <_malloc_r+0xa8>
 8003d00:	4623      	mov	r3, r4
 8003d02:	6864      	ldr	r4, [r4, #4]
 8003d04:	e7ae      	b.n	8003c64 <_malloc_r+0x34>
 8003d06:	463c      	mov	r4, r7
 8003d08:	687f      	ldr	r7, [r7, #4]
 8003d0a:	e7b6      	b.n	8003c7a <_malloc_r+0x4a>
 8003d0c:	461a      	mov	r2, r3
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	42a3      	cmp	r3, r4
 8003d12:	d1fb      	bne.n	8003d0c <_malloc_r+0xdc>
 8003d14:	2300      	movs	r3, #0
 8003d16:	6053      	str	r3, [r2, #4]
 8003d18:	e7de      	b.n	8003cd8 <_malloc_r+0xa8>
 8003d1a:	230c      	movs	r3, #12
 8003d1c:	4630      	mov	r0, r6
 8003d1e:	6033      	str	r3, [r6, #0]
 8003d20:	f000 f80c 	bl	8003d3c <__malloc_unlock>
 8003d24:	e794      	b.n	8003c50 <_malloc_r+0x20>
 8003d26:	6005      	str	r5, [r0, #0]
 8003d28:	e7d6      	b.n	8003cd8 <_malloc_r+0xa8>
 8003d2a:	bf00      	nop
 8003d2c:	2000032c 	.word	0x2000032c

08003d30 <__malloc_lock>:
 8003d30:	4801      	ldr	r0, [pc, #4]	@ (8003d38 <__malloc_lock+0x8>)
 8003d32:	f7ff bf10 	b.w	8003b56 <__retarget_lock_acquire_recursive>
 8003d36:	bf00      	nop
 8003d38:	20000324 	.word	0x20000324

08003d3c <__malloc_unlock>:
 8003d3c:	4801      	ldr	r0, [pc, #4]	@ (8003d44 <__malloc_unlock+0x8>)
 8003d3e:	f7ff bf0b 	b.w	8003b58 <__retarget_lock_release_recursive>
 8003d42:	bf00      	nop
 8003d44:	20000324 	.word	0x20000324

08003d48 <__sfputc_r>:
 8003d48:	6893      	ldr	r3, [r2, #8]
 8003d4a:	b410      	push	{r4}
 8003d4c:	3b01      	subs	r3, #1
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	6093      	str	r3, [r2, #8]
 8003d52:	da07      	bge.n	8003d64 <__sfputc_r+0x1c>
 8003d54:	6994      	ldr	r4, [r2, #24]
 8003d56:	42a3      	cmp	r3, r4
 8003d58:	db01      	blt.n	8003d5e <__sfputc_r+0x16>
 8003d5a:	290a      	cmp	r1, #10
 8003d5c:	d102      	bne.n	8003d64 <__sfputc_r+0x1c>
 8003d5e:	bc10      	pop	{r4}
 8003d60:	f7ff bdeb 	b.w	800393a <__swbuf_r>
 8003d64:	6813      	ldr	r3, [r2, #0]
 8003d66:	1c58      	adds	r0, r3, #1
 8003d68:	6010      	str	r0, [r2, #0]
 8003d6a:	7019      	strb	r1, [r3, #0]
 8003d6c:	4608      	mov	r0, r1
 8003d6e:	bc10      	pop	{r4}
 8003d70:	4770      	bx	lr

08003d72 <__sfputs_r>:
 8003d72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d74:	4606      	mov	r6, r0
 8003d76:	460f      	mov	r7, r1
 8003d78:	4614      	mov	r4, r2
 8003d7a:	18d5      	adds	r5, r2, r3
 8003d7c:	42ac      	cmp	r4, r5
 8003d7e:	d101      	bne.n	8003d84 <__sfputs_r+0x12>
 8003d80:	2000      	movs	r0, #0
 8003d82:	e007      	b.n	8003d94 <__sfputs_r+0x22>
 8003d84:	463a      	mov	r2, r7
 8003d86:	4630      	mov	r0, r6
 8003d88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d8c:	f7ff ffdc 	bl	8003d48 <__sfputc_r>
 8003d90:	1c43      	adds	r3, r0, #1
 8003d92:	d1f3      	bne.n	8003d7c <__sfputs_r+0xa>
 8003d94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003d98 <_vfiprintf_r>:
 8003d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d9c:	460d      	mov	r5, r1
 8003d9e:	4614      	mov	r4, r2
 8003da0:	4698      	mov	r8, r3
 8003da2:	4606      	mov	r6, r0
 8003da4:	b09d      	sub	sp, #116	@ 0x74
 8003da6:	b118      	cbz	r0, 8003db0 <_vfiprintf_r+0x18>
 8003da8:	6a03      	ldr	r3, [r0, #32]
 8003daa:	b90b      	cbnz	r3, 8003db0 <_vfiprintf_r+0x18>
 8003dac:	f7ff fcdc 	bl	8003768 <__sinit>
 8003db0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003db2:	07d9      	lsls	r1, r3, #31
 8003db4:	d405      	bmi.n	8003dc2 <_vfiprintf_r+0x2a>
 8003db6:	89ab      	ldrh	r3, [r5, #12]
 8003db8:	059a      	lsls	r2, r3, #22
 8003dba:	d402      	bmi.n	8003dc2 <_vfiprintf_r+0x2a>
 8003dbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003dbe:	f7ff feca 	bl	8003b56 <__retarget_lock_acquire_recursive>
 8003dc2:	89ab      	ldrh	r3, [r5, #12]
 8003dc4:	071b      	lsls	r3, r3, #28
 8003dc6:	d501      	bpl.n	8003dcc <_vfiprintf_r+0x34>
 8003dc8:	692b      	ldr	r3, [r5, #16]
 8003dca:	b99b      	cbnz	r3, 8003df4 <_vfiprintf_r+0x5c>
 8003dcc:	4629      	mov	r1, r5
 8003dce:	4630      	mov	r0, r6
 8003dd0:	f7ff fdf2 	bl	80039b8 <__swsetup_r>
 8003dd4:	b170      	cbz	r0, 8003df4 <_vfiprintf_r+0x5c>
 8003dd6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003dd8:	07dc      	lsls	r4, r3, #31
 8003dda:	d504      	bpl.n	8003de6 <_vfiprintf_r+0x4e>
 8003ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8003de0:	b01d      	add	sp, #116	@ 0x74
 8003de2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003de6:	89ab      	ldrh	r3, [r5, #12]
 8003de8:	0598      	lsls	r0, r3, #22
 8003dea:	d4f7      	bmi.n	8003ddc <_vfiprintf_r+0x44>
 8003dec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003dee:	f7ff feb3 	bl	8003b58 <__retarget_lock_release_recursive>
 8003df2:	e7f3      	b.n	8003ddc <_vfiprintf_r+0x44>
 8003df4:	2300      	movs	r3, #0
 8003df6:	9309      	str	r3, [sp, #36]	@ 0x24
 8003df8:	2320      	movs	r3, #32
 8003dfa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003dfe:	2330      	movs	r3, #48	@ 0x30
 8003e00:	f04f 0901 	mov.w	r9, #1
 8003e04:	f8cd 800c 	str.w	r8, [sp, #12]
 8003e08:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8003fb4 <_vfiprintf_r+0x21c>
 8003e0c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003e10:	4623      	mov	r3, r4
 8003e12:	469a      	mov	sl, r3
 8003e14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e18:	b10a      	cbz	r2, 8003e1e <_vfiprintf_r+0x86>
 8003e1a:	2a25      	cmp	r2, #37	@ 0x25
 8003e1c:	d1f9      	bne.n	8003e12 <_vfiprintf_r+0x7a>
 8003e1e:	ebba 0b04 	subs.w	fp, sl, r4
 8003e22:	d00b      	beq.n	8003e3c <_vfiprintf_r+0xa4>
 8003e24:	465b      	mov	r3, fp
 8003e26:	4622      	mov	r2, r4
 8003e28:	4629      	mov	r1, r5
 8003e2a:	4630      	mov	r0, r6
 8003e2c:	f7ff ffa1 	bl	8003d72 <__sfputs_r>
 8003e30:	3001      	adds	r0, #1
 8003e32:	f000 80a7 	beq.w	8003f84 <_vfiprintf_r+0x1ec>
 8003e36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003e38:	445a      	add	r2, fp
 8003e3a:	9209      	str	r2, [sp, #36]	@ 0x24
 8003e3c:	f89a 3000 	ldrb.w	r3, [sl]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	f000 809f 	beq.w	8003f84 <_vfiprintf_r+0x1ec>
 8003e46:	2300      	movs	r3, #0
 8003e48:	f04f 32ff 	mov.w	r2, #4294967295
 8003e4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003e50:	f10a 0a01 	add.w	sl, sl, #1
 8003e54:	9304      	str	r3, [sp, #16]
 8003e56:	9307      	str	r3, [sp, #28]
 8003e58:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003e5c:	931a      	str	r3, [sp, #104]	@ 0x68
 8003e5e:	4654      	mov	r4, sl
 8003e60:	2205      	movs	r2, #5
 8003e62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e66:	4853      	ldr	r0, [pc, #332]	@ (8003fb4 <_vfiprintf_r+0x21c>)
 8003e68:	f000 fb7a 	bl	8004560 <memchr>
 8003e6c:	9a04      	ldr	r2, [sp, #16]
 8003e6e:	b9d8      	cbnz	r0, 8003ea8 <_vfiprintf_r+0x110>
 8003e70:	06d1      	lsls	r1, r2, #27
 8003e72:	bf44      	itt	mi
 8003e74:	2320      	movmi	r3, #32
 8003e76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003e7a:	0713      	lsls	r3, r2, #28
 8003e7c:	bf44      	itt	mi
 8003e7e:	232b      	movmi	r3, #43	@ 0x2b
 8003e80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003e84:	f89a 3000 	ldrb.w	r3, [sl]
 8003e88:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e8a:	d015      	beq.n	8003eb8 <_vfiprintf_r+0x120>
 8003e8c:	4654      	mov	r4, sl
 8003e8e:	2000      	movs	r0, #0
 8003e90:	f04f 0c0a 	mov.w	ip, #10
 8003e94:	9a07      	ldr	r2, [sp, #28]
 8003e96:	4621      	mov	r1, r4
 8003e98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e9c:	3b30      	subs	r3, #48	@ 0x30
 8003e9e:	2b09      	cmp	r3, #9
 8003ea0:	d94b      	bls.n	8003f3a <_vfiprintf_r+0x1a2>
 8003ea2:	b1b0      	cbz	r0, 8003ed2 <_vfiprintf_r+0x13a>
 8003ea4:	9207      	str	r2, [sp, #28]
 8003ea6:	e014      	b.n	8003ed2 <_vfiprintf_r+0x13a>
 8003ea8:	eba0 0308 	sub.w	r3, r0, r8
 8003eac:	fa09 f303 	lsl.w	r3, r9, r3
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	46a2      	mov	sl, r4
 8003eb4:	9304      	str	r3, [sp, #16]
 8003eb6:	e7d2      	b.n	8003e5e <_vfiprintf_r+0xc6>
 8003eb8:	9b03      	ldr	r3, [sp, #12]
 8003eba:	1d19      	adds	r1, r3, #4
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	9103      	str	r1, [sp, #12]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	bfbb      	ittet	lt
 8003ec4:	425b      	neglt	r3, r3
 8003ec6:	f042 0202 	orrlt.w	r2, r2, #2
 8003eca:	9307      	strge	r3, [sp, #28]
 8003ecc:	9307      	strlt	r3, [sp, #28]
 8003ece:	bfb8      	it	lt
 8003ed0:	9204      	strlt	r2, [sp, #16]
 8003ed2:	7823      	ldrb	r3, [r4, #0]
 8003ed4:	2b2e      	cmp	r3, #46	@ 0x2e
 8003ed6:	d10a      	bne.n	8003eee <_vfiprintf_r+0x156>
 8003ed8:	7863      	ldrb	r3, [r4, #1]
 8003eda:	2b2a      	cmp	r3, #42	@ 0x2a
 8003edc:	d132      	bne.n	8003f44 <_vfiprintf_r+0x1ac>
 8003ede:	9b03      	ldr	r3, [sp, #12]
 8003ee0:	3402      	adds	r4, #2
 8003ee2:	1d1a      	adds	r2, r3, #4
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	9203      	str	r2, [sp, #12]
 8003ee8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003eec:	9305      	str	r3, [sp, #20]
 8003eee:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003fb8 <_vfiprintf_r+0x220>
 8003ef2:	2203      	movs	r2, #3
 8003ef4:	4650      	mov	r0, sl
 8003ef6:	7821      	ldrb	r1, [r4, #0]
 8003ef8:	f000 fb32 	bl	8004560 <memchr>
 8003efc:	b138      	cbz	r0, 8003f0e <_vfiprintf_r+0x176>
 8003efe:	2240      	movs	r2, #64	@ 0x40
 8003f00:	9b04      	ldr	r3, [sp, #16]
 8003f02:	eba0 000a 	sub.w	r0, r0, sl
 8003f06:	4082      	lsls	r2, r0
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	3401      	adds	r4, #1
 8003f0c:	9304      	str	r3, [sp, #16]
 8003f0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f12:	2206      	movs	r2, #6
 8003f14:	4829      	ldr	r0, [pc, #164]	@ (8003fbc <_vfiprintf_r+0x224>)
 8003f16:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003f1a:	f000 fb21 	bl	8004560 <memchr>
 8003f1e:	2800      	cmp	r0, #0
 8003f20:	d03f      	beq.n	8003fa2 <_vfiprintf_r+0x20a>
 8003f22:	4b27      	ldr	r3, [pc, #156]	@ (8003fc0 <_vfiprintf_r+0x228>)
 8003f24:	bb1b      	cbnz	r3, 8003f6e <_vfiprintf_r+0x1d6>
 8003f26:	9b03      	ldr	r3, [sp, #12]
 8003f28:	3307      	adds	r3, #7
 8003f2a:	f023 0307 	bic.w	r3, r3, #7
 8003f2e:	3308      	adds	r3, #8
 8003f30:	9303      	str	r3, [sp, #12]
 8003f32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f34:	443b      	add	r3, r7
 8003f36:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f38:	e76a      	b.n	8003e10 <_vfiprintf_r+0x78>
 8003f3a:	460c      	mov	r4, r1
 8003f3c:	2001      	movs	r0, #1
 8003f3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003f42:	e7a8      	b.n	8003e96 <_vfiprintf_r+0xfe>
 8003f44:	2300      	movs	r3, #0
 8003f46:	f04f 0c0a 	mov.w	ip, #10
 8003f4a:	4619      	mov	r1, r3
 8003f4c:	3401      	adds	r4, #1
 8003f4e:	9305      	str	r3, [sp, #20]
 8003f50:	4620      	mov	r0, r4
 8003f52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f56:	3a30      	subs	r2, #48	@ 0x30
 8003f58:	2a09      	cmp	r2, #9
 8003f5a:	d903      	bls.n	8003f64 <_vfiprintf_r+0x1cc>
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d0c6      	beq.n	8003eee <_vfiprintf_r+0x156>
 8003f60:	9105      	str	r1, [sp, #20]
 8003f62:	e7c4      	b.n	8003eee <_vfiprintf_r+0x156>
 8003f64:	4604      	mov	r4, r0
 8003f66:	2301      	movs	r3, #1
 8003f68:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f6c:	e7f0      	b.n	8003f50 <_vfiprintf_r+0x1b8>
 8003f6e:	ab03      	add	r3, sp, #12
 8003f70:	9300      	str	r3, [sp, #0]
 8003f72:	462a      	mov	r2, r5
 8003f74:	4630      	mov	r0, r6
 8003f76:	4b13      	ldr	r3, [pc, #76]	@ (8003fc4 <_vfiprintf_r+0x22c>)
 8003f78:	a904      	add	r1, sp, #16
 8003f7a:	f3af 8000 	nop.w
 8003f7e:	4607      	mov	r7, r0
 8003f80:	1c78      	adds	r0, r7, #1
 8003f82:	d1d6      	bne.n	8003f32 <_vfiprintf_r+0x19a>
 8003f84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003f86:	07d9      	lsls	r1, r3, #31
 8003f88:	d405      	bmi.n	8003f96 <_vfiprintf_r+0x1fe>
 8003f8a:	89ab      	ldrh	r3, [r5, #12]
 8003f8c:	059a      	lsls	r2, r3, #22
 8003f8e:	d402      	bmi.n	8003f96 <_vfiprintf_r+0x1fe>
 8003f90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003f92:	f7ff fde1 	bl	8003b58 <__retarget_lock_release_recursive>
 8003f96:	89ab      	ldrh	r3, [r5, #12]
 8003f98:	065b      	lsls	r3, r3, #25
 8003f9a:	f53f af1f 	bmi.w	8003ddc <_vfiprintf_r+0x44>
 8003f9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003fa0:	e71e      	b.n	8003de0 <_vfiprintf_r+0x48>
 8003fa2:	ab03      	add	r3, sp, #12
 8003fa4:	9300      	str	r3, [sp, #0]
 8003fa6:	462a      	mov	r2, r5
 8003fa8:	4630      	mov	r0, r6
 8003faa:	4b06      	ldr	r3, [pc, #24]	@ (8003fc4 <_vfiprintf_r+0x22c>)
 8003fac:	a904      	add	r1, sp, #16
 8003fae:	f000 f87d 	bl	80040ac <_printf_i>
 8003fb2:	e7e4      	b.n	8003f7e <_vfiprintf_r+0x1e6>
 8003fb4:	0800461e 	.word	0x0800461e
 8003fb8:	08004624 	.word	0x08004624
 8003fbc:	08004628 	.word	0x08004628
 8003fc0:	00000000 	.word	0x00000000
 8003fc4:	08003d73 	.word	0x08003d73

08003fc8 <_printf_common>:
 8003fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fcc:	4616      	mov	r6, r2
 8003fce:	4698      	mov	r8, r3
 8003fd0:	688a      	ldr	r2, [r1, #8]
 8003fd2:	690b      	ldr	r3, [r1, #16]
 8003fd4:	4607      	mov	r7, r0
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	bfb8      	it	lt
 8003fda:	4613      	movlt	r3, r2
 8003fdc:	6033      	str	r3, [r6, #0]
 8003fde:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003fe2:	460c      	mov	r4, r1
 8003fe4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003fe8:	b10a      	cbz	r2, 8003fee <_printf_common+0x26>
 8003fea:	3301      	adds	r3, #1
 8003fec:	6033      	str	r3, [r6, #0]
 8003fee:	6823      	ldr	r3, [r4, #0]
 8003ff0:	0699      	lsls	r1, r3, #26
 8003ff2:	bf42      	ittt	mi
 8003ff4:	6833      	ldrmi	r3, [r6, #0]
 8003ff6:	3302      	addmi	r3, #2
 8003ff8:	6033      	strmi	r3, [r6, #0]
 8003ffa:	6825      	ldr	r5, [r4, #0]
 8003ffc:	f015 0506 	ands.w	r5, r5, #6
 8004000:	d106      	bne.n	8004010 <_printf_common+0x48>
 8004002:	f104 0a19 	add.w	sl, r4, #25
 8004006:	68e3      	ldr	r3, [r4, #12]
 8004008:	6832      	ldr	r2, [r6, #0]
 800400a:	1a9b      	subs	r3, r3, r2
 800400c:	42ab      	cmp	r3, r5
 800400e:	dc2b      	bgt.n	8004068 <_printf_common+0xa0>
 8004010:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004014:	6822      	ldr	r2, [r4, #0]
 8004016:	3b00      	subs	r3, #0
 8004018:	bf18      	it	ne
 800401a:	2301      	movne	r3, #1
 800401c:	0692      	lsls	r2, r2, #26
 800401e:	d430      	bmi.n	8004082 <_printf_common+0xba>
 8004020:	4641      	mov	r1, r8
 8004022:	4638      	mov	r0, r7
 8004024:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004028:	47c8      	blx	r9
 800402a:	3001      	adds	r0, #1
 800402c:	d023      	beq.n	8004076 <_printf_common+0xae>
 800402e:	6823      	ldr	r3, [r4, #0]
 8004030:	6922      	ldr	r2, [r4, #16]
 8004032:	f003 0306 	and.w	r3, r3, #6
 8004036:	2b04      	cmp	r3, #4
 8004038:	bf14      	ite	ne
 800403a:	2500      	movne	r5, #0
 800403c:	6833      	ldreq	r3, [r6, #0]
 800403e:	f04f 0600 	mov.w	r6, #0
 8004042:	bf08      	it	eq
 8004044:	68e5      	ldreq	r5, [r4, #12]
 8004046:	f104 041a 	add.w	r4, r4, #26
 800404a:	bf08      	it	eq
 800404c:	1aed      	subeq	r5, r5, r3
 800404e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004052:	bf08      	it	eq
 8004054:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004058:	4293      	cmp	r3, r2
 800405a:	bfc4      	itt	gt
 800405c:	1a9b      	subgt	r3, r3, r2
 800405e:	18ed      	addgt	r5, r5, r3
 8004060:	42b5      	cmp	r5, r6
 8004062:	d11a      	bne.n	800409a <_printf_common+0xd2>
 8004064:	2000      	movs	r0, #0
 8004066:	e008      	b.n	800407a <_printf_common+0xb2>
 8004068:	2301      	movs	r3, #1
 800406a:	4652      	mov	r2, sl
 800406c:	4641      	mov	r1, r8
 800406e:	4638      	mov	r0, r7
 8004070:	47c8      	blx	r9
 8004072:	3001      	adds	r0, #1
 8004074:	d103      	bne.n	800407e <_printf_common+0xb6>
 8004076:	f04f 30ff 	mov.w	r0, #4294967295
 800407a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800407e:	3501      	adds	r5, #1
 8004080:	e7c1      	b.n	8004006 <_printf_common+0x3e>
 8004082:	2030      	movs	r0, #48	@ 0x30
 8004084:	18e1      	adds	r1, r4, r3
 8004086:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800408a:	1c5a      	adds	r2, r3, #1
 800408c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004090:	4422      	add	r2, r4
 8004092:	3302      	adds	r3, #2
 8004094:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004098:	e7c2      	b.n	8004020 <_printf_common+0x58>
 800409a:	2301      	movs	r3, #1
 800409c:	4622      	mov	r2, r4
 800409e:	4641      	mov	r1, r8
 80040a0:	4638      	mov	r0, r7
 80040a2:	47c8      	blx	r9
 80040a4:	3001      	adds	r0, #1
 80040a6:	d0e6      	beq.n	8004076 <_printf_common+0xae>
 80040a8:	3601      	adds	r6, #1
 80040aa:	e7d9      	b.n	8004060 <_printf_common+0x98>

080040ac <_printf_i>:
 80040ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80040b0:	7e0f      	ldrb	r7, [r1, #24]
 80040b2:	4691      	mov	r9, r2
 80040b4:	2f78      	cmp	r7, #120	@ 0x78
 80040b6:	4680      	mov	r8, r0
 80040b8:	460c      	mov	r4, r1
 80040ba:	469a      	mov	sl, r3
 80040bc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80040be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80040c2:	d807      	bhi.n	80040d4 <_printf_i+0x28>
 80040c4:	2f62      	cmp	r7, #98	@ 0x62
 80040c6:	d80a      	bhi.n	80040de <_printf_i+0x32>
 80040c8:	2f00      	cmp	r7, #0
 80040ca:	f000 80d1 	beq.w	8004270 <_printf_i+0x1c4>
 80040ce:	2f58      	cmp	r7, #88	@ 0x58
 80040d0:	f000 80b8 	beq.w	8004244 <_printf_i+0x198>
 80040d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80040d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80040dc:	e03a      	b.n	8004154 <_printf_i+0xa8>
 80040de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80040e2:	2b15      	cmp	r3, #21
 80040e4:	d8f6      	bhi.n	80040d4 <_printf_i+0x28>
 80040e6:	a101      	add	r1, pc, #4	@ (adr r1, 80040ec <_printf_i+0x40>)
 80040e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80040ec:	08004145 	.word	0x08004145
 80040f0:	08004159 	.word	0x08004159
 80040f4:	080040d5 	.word	0x080040d5
 80040f8:	080040d5 	.word	0x080040d5
 80040fc:	080040d5 	.word	0x080040d5
 8004100:	080040d5 	.word	0x080040d5
 8004104:	08004159 	.word	0x08004159
 8004108:	080040d5 	.word	0x080040d5
 800410c:	080040d5 	.word	0x080040d5
 8004110:	080040d5 	.word	0x080040d5
 8004114:	080040d5 	.word	0x080040d5
 8004118:	08004257 	.word	0x08004257
 800411c:	08004183 	.word	0x08004183
 8004120:	08004211 	.word	0x08004211
 8004124:	080040d5 	.word	0x080040d5
 8004128:	080040d5 	.word	0x080040d5
 800412c:	08004279 	.word	0x08004279
 8004130:	080040d5 	.word	0x080040d5
 8004134:	08004183 	.word	0x08004183
 8004138:	080040d5 	.word	0x080040d5
 800413c:	080040d5 	.word	0x080040d5
 8004140:	08004219 	.word	0x08004219
 8004144:	6833      	ldr	r3, [r6, #0]
 8004146:	1d1a      	adds	r2, r3, #4
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	6032      	str	r2, [r6, #0]
 800414c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004150:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004154:	2301      	movs	r3, #1
 8004156:	e09c      	b.n	8004292 <_printf_i+0x1e6>
 8004158:	6833      	ldr	r3, [r6, #0]
 800415a:	6820      	ldr	r0, [r4, #0]
 800415c:	1d19      	adds	r1, r3, #4
 800415e:	6031      	str	r1, [r6, #0]
 8004160:	0606      	lsls	r6, r0, #24
 8004162:	d501      	bpl.n	8004168 <_printf_i+0xbc>
 8004164:	681d      	ldr	r5, [r3, #0]
 8004166:	e003      	b.n	8004170 <_printf_i+0xc4>
 8004168:	0645      	lsls	r5, r0, #25
 800416a:	d5fb      	bpl.n	8004164 <_printf_i+0xb8>
 800416c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004170:	2d00      	cmp	r5, #0
 8004172:	da03      	bge.n	800417c <_printf_i+0xd0>
 8004174:	232d      	movs	r3, #45	@ 0x2d
 8004176:	426d      	negs	r5, r5
 8004178:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800417c:	230a      	movs	r3, #10
 800417e:	4858      	ldr	r0, [pc, #352]	@ (80042e0 <_printf_i+0x234>)
 8004180:	e011      	b.n	80041a6 <_printf_i+0xfa>
 8004182:	6821      	ldr	r1, [r4, #0]
 8004184:	6833      	ldr	r3, [r6, #0]
 8004186:	0608      	lsls	r0, r1, #24
 8004188:	f853 5b04 	ldr.w	r5, [r3], #4
 800418c:	d402      	bmi.n	8004194 <_printf_i+0xe8>
 800418e:	0649      	lsls	r1, r1, #25
 8004190:	bf48      	it	mi
 8004192:	b2ad      	uxthmi	r5, r5
 8004194:	2f6f      	cmp	r7, #111	@ 0x6f
 8004196:	6033      	str	r3, [r6, #0]
 8004198:	bf14      	ite	ne
 800419a:	230a      	movne	r3, #10
 800419c:	2308      	moveq	r3, #8
 800419e:	4850      	ldr	r0, [pc, #320]	@ (80042e0 <_printf_i+0x234>)
 80041a0:	2100      	movs	r1, #0
 80041a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80041a6:	6866      	ldr	r6, [r4, #4]
 80041a8:	2e00      	cmp	r6, #0
 80041aa:	60a6      	str	r6, [r4, #8]
 80041ac:	db05      	blt.n	80041ba <_printf_i+0x10e>
 80041ae:	6821      	ldr	r1, [r4, #0]
 80041b0:	432e      	orrs	r6, r5
 80041b2:	f021 0104 	bic.w	r1, r1, #4
 80041b6:	6021      	str	r1, [r4, #0]
 80041b8:	d04b      	beq.n	8004252 <_printf_i+0x1a6>
 80041ba:	4616      	mov	r6, r2
 80041bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80041c0:	fb03 5711 	mls	r7, r3, r1, r5
 80041c4:	5dc7      	ldrb	r7, [r0, r7]
 80041c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80041ca:	462f      	mov	r7, r5
 80041cc:	42bb      	cmp	r3, r7
 80041ce:	460d      	mov	r5, r1
 80041d0:	d9f4      	bls.n	80041bc <_printf_i+0x110>
 80041d2:	2b08      	cmp	r3, #8
 80041d4:	d10b      	bne.n	80041ee <_printf_i+0x142>
 80041d6:	6823      	ldr	r3, [r4, #0]
 80041d8:	07df      	lsls	r7, r3, #31
 80041da:	d508      	bpl.n	80041ee <_printf_i+0x142>
 80041dc:	6923      	ldr	r3, [r4, #16]
 80041de:	6861      	ldr	r1, [r4, #4]
 80041e0:	4299      	cmp	r1, r3
 80041e2:	bfde      	ittt	le
 80041e4:	2330      	movle	r3, #48	@ 0x30
 80041e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80041ea:	f106 36ff 	addle.w	r6, r6, #4294967295
 80041ee:	1b92      	subs	r2, r2, r6
 80041f0:	6122      	str	r2, [r4, #16]
 80041f2:	464b      	mov	r3, r9
 80041f4:	4621      	mov	r1, r4
 80041f6:	4640      	mov	r0, r8
 80041f8:	f8cd a000 	str.w	sl, [sp]
 80041fc:	aa03      	add	r2, sp, #12
 80041fe:	f7ff fee3 	bl	8003fc8 <_printf_common>
 8004202:	3001      	adds	r0, #1
 8004204:	d14a      	bne.n	800429c <_printf_i+0x1f0>
 8004206:	f04f 30ff 	mov.w	r0, #4294967295
 800420a:	b004      	add	sp, #16
 800420c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004210:	6823      	ldr	r3, [r4, #0]
 8004212:	f043 0320 	orr.w	r3, r3, #32
 8004216:	6023      	str	r3, [r4, #0]
 8004218:	2778      	movs	r7, #120	@ 0x78
 800421a:	4832      	ldr	r0, [pc, #200]	@ (80042e4 <_printf_i+0x238>)
 800421c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004220:	6823      	ldr	r3, [r4, #0]
 8004222:	6831      	ldr	r1, [r6, #0]
 8004224:	061f      	lsls	r7, r3, #24
 8004226:	f851 5b04 	ldr.w	r5, [r1], #4
 800422a:	d402      	bmi.n	8004232 <_printf_i+0x186>
 800422c:	065f      	lsls	r7, r3, #25
 800422e:	bf48      	it	mi
 8004230:	b2ad      	uxthmi	r5, r5
 8004232:	6031      	str	r1, [r6, #0]
 8004234:	07d9      	lsls	r1, r3, #31
 8004236:	bf44      	itt	mi
 8004238:	f043 0320 	orrmi.w	r3, r3, #32
 800423c:	6023      	strmi	r3, [r4, #0]
 800423e:	b11d      	cbz	r5, 8004248 <_printf_i+0x19c>
 8004240:	2310      	movs	r3, #16
 8004242:	e7ad      	b.n	80041a0 <_printf_i+0xf4>
 8004244:	4826      	ldr	r0, [pc, #152]	@ (80042e0 <_printf_i+0x234>)
 8004246:	e7e9      	b.n	800421c <_printf_i+0x170>
 8004248:	6823      	ldr	r3, [r4, #0]
 800424a:	f023 0320 	bic.w	r3, r3, #32
 800424e:	6023      	str	r3, [r4, #0]
 8004250:	e7f6      	b.n	8004240 <_printf_i+0x194>
 8004252:	4616      	mov	r6, r2
 8004254:	e7bd      	b.n	80041d2 <_printf_i+0x126>
 8004256:	6833      	ldr	r3, [r6, #0]
 8004258:	6825      	ldr	r5, [r4, #0]
 800425a:	1d18      	adds	r0, r3, #4
 800425c:	6961      	ldr	r1, [r4, #20]
 800425e:	6030      	str	r0, [r6, #0]
 8004260:	062e      	lsls	r6, r5, #24
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	d501      	bpl.n	800426a <_printf_i+0x1be>
 8004266:	6019      	str	r1, [r3, #0]
 8004268:	e002      	b.n	8004270 <_printf_i+0x1c4>
 800426a:	0668      	lsls	r0, r5, #25
 800426c:	d5fb      	bpl.n	8004266 <_printf_i+0x1ba>
 800426e:	8019      	strh	r1, [r3, #0]
 8004270:	2300      	movs	r3, #0
 8004272:	4616      	mov	r6, r2
 8004274:	6123      	str	r3, [r4, #16]
 8004276:	e7bc      	b.n	80041f2 <_printf_i+0x146>
 8004278:	6833      	ldr	r3, [r6, #0]
 800427a:	2100      	movs	r1, #0
 800427c:	1d1a      	adds	r2, r3, #4
 800427e:	6032      	str	r2, [r6, #0]
 8004280:	681e      	ldr	r6, [r3, #0]
 8004282:	6862      	ldr	r2, [r4, #4]
 8004284:	4630      	mov	r0, r6
 8004286:	f000 f96b 	bl	8004560 <memchr>
 800428a:	b108      	cbz	r0, 8004290 <_printf_i+0x1e4>
 800428c:	1b80      	subs	r0, r0, r6
 800428e:	6060      	str	r0, [r4, #4]
 8004290:	6863      	ldr	r3, [r4, #4]
 8004292:	6123      	str	r3, [r4, #16]
 8004294:	2300      	movs	r3, #0
 8004296:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800429a:	e7aa      	b.n	80041f2 <_printf_i+0x146>
 800429c:	4632      	mov	r2, r6
 800429e:	4649      	mov	r1, r9
 80042a0:	4640      	mov	r0, r8
 80042a2:	6923      	ldr	r3, [r4, #16]
 80042a4:	47d0      	blx	sl
 80042a6:	3001      	adds	r0, #1
 80042a8:	d0ad      	beq.n	8004206 <_printf_i+0x15a>
 80042aa:	6823      	ldr	r3, [r4, #0]
 80042ac:	079b      	lsls	r3, r3, #30
 80042ae:	d413      	bmi.n	80042d8 <_printf_i+0x22c>
 80042b0:	68e0      	ldr	r0, [r4, #12]
 80042b2:	9b03      	ldr	r3, [sp, #12]
 80042b4:	4298      	cmp	r0, r3
 80042b6:	bfb8      	it	lt
 80042b8:	4618      	movlt	r0, r3
 80042ba:	e7a6      	b.n	800420a <_printf_i+0x15e>
 80042bc:	2301      	movs	r3, #1
 80042be:	4632      	mov	r2, r6
 80042c0:	4649      	mov	r1, r9
 80042c2:	4640      	mov	r0, r8
 80042c4:	47d0      	blx	sl
 80042c6:	3001      	adds	r0, #1
 80042c8:	d09d      	beq.n	8004206 <_printf_i+0x15a>
 80042ca:	3501      	adds	r5, #1
 80042cc:	68e3      	ldr	r3, [r4, #12]
 80042ce:	9903      	ldr	r1, [sp, #12]
 80042d0:	1a5b      	subs	r3, r3, r1
 80042d2:	42ab      	cmp	r3, r5
 80042d4:	dcf2      	bgt.n	80042bc <_printf_i+0x210>
 80042d6:	e7eb      	b.n	80042b0 <_printf_i+0x204>
 80042d8:	2500      	movs	r5, #0
 80042da:	f104 0619 	add.w	r6, r4, #25
 80042de:	e7f5      	b.n	80042cc <_printf_i+0x220>
 80042e0:	0800462f 	.word	0x0800462f
 80042e4:	08004640 	.word	0x08004640

080042e8 <__sflush_r>:
 80042e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80042ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042ee:	0716      	lsls	r6, r2, #28
 80042f0:	4605      	mov	r5, r0
 80042f2:	460c      	mov	r4, r1
 80042f4:	d454      	bmi.n	80043a0 <__sflush_r+0xb8>
 80042f6:	684b      	ldr	r3, [r1, #4]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	dc02      	bgt.n	8004302 <__sflush_r+0x1a>
 80042fc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80042fe:	2b00      	cmp	r3, #0
 8004300:	dd48      	ble.n	8004394 <__sflush_r+0xac>
 8004302:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004304:	2e00      	cmp	r6, #0
 8004306:	d045      	beq.n	8004394 <__sflush_r+0xac>
 8004308:	2300      	movs	r3, #0
 800430a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800430e:	682f      	ldr	r7, [r5, #0]
 8004310:	6a21      	ldr	r1, [r4, #32]
 8004312:	602b      	str	r3, [r5, #0]
 8004314:	d030      	beq.n	8004378 <__sflush_r+0x90>
 8004316:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004318:	89a3      	ldrh	r3, [r4, #12]
 800431a:	0759      	lsls	r1, r3, #29
 800431c:	d505      	bpl.n	800432a <__sflush_r+0x42>
 800431e:	6863      	ldr	r3, [r4, #4]
 8004320:	1ad2      	subs	r2, r2, r3
 8004322:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004324:	b10b      	cbz	r3, 800432a <__sflush_r+0x42>
 8004326:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004328:	1ad2      	subs	r2, r2, r3
 800432a:	2300      	movs	r3, #0
 800432c:	4628      	mov	r0, r5
 800432e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004330:	6a21      	ldr	r1, [r4, #32]
 8004332:	47b0      	blx	r6
 8004334:	1c43      	adds	r3, r0, #1
 8004336:	89a3      	ldrh	r3, [r4, #12]
 8004338:	d106      	bne.n	8004348 <__sflush_r+0x60>
 800433a:	6829      	ldr	r1, [r5, #0]
 800433c:	291d      	cmp	r1, #29
 800433e:	d82b      	bhi.n	8004398 <__sflush_r+0xb0>
 8004340:	4a28      	ldr	r2, [pc, #160]	@ (80043e4 <__sflush_r+0xfc>)
 8004342:	40ca      	lsrs	r2, r1
 8004344:	07d6      	lsls	r6, r2, #31
 8004346:	d527      	bpl.n	8004398 <__sflush_r+0xb0>
 8004348:	2200      	movs	r2, #0
 800434a:	6062      	str	r2, [r4, #4]
 800434c:	6922      	ldr	r2, [r4, #16]
 800434e:	04d9      	lsls	r1, r3, #19
 8004350:	6022      	str	r2, [r4, #0]
 8004352:	d504      	bpl.n	800435e <__sflush_r+0x76>
 8004354:	1c42      	adds	r2, r0, #1
 8004356:	d101      	bne.n	800435c <__sflush_r+0x74>
 8004358:	682b      	ldr	r3, [r5, #0]
 800435a:	b903      	cbnz	r3, 800435e <__sflush_r+0x76>
 800435c:	6560      	str	r0, [r4, #84]	@ 0x54
 800435e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004360:	602f      	str	r7, [r5, #0]
 8004362:	b1b9      	cbz	r1, 8004394 <__sflush_r+0xac>
 8004364:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004368:	4299      	cmp	r1, r3
 800436a:	d002      	beq.n	8004372 <__sflush_r+0x8a>
 800436c:	4628      	mov	r0, r5
 800436e:	f7ff fbf5 	bl	8003b5c <_free_r>
 8004372:	2300      	movs	r3, #0
 8004374:	6363      	str	r3, [r4, #52]	@ 0x34
 8004376:	e00d      	b.n	8004394 <__sflush_r+0xac>
 8004378:	2301      	movs	r3, #1
 800437a:	4628      	mov	r0, r5
 800437c:	47b0      	blx	r6
 800437e:	4602      	mov	r2, r0
 8004380:	1c50      	adds	r0, r2, #1
 8004382:	d1c9      	bne.n	8004318 <__sflush_r+0x30>
 8004384:	682b      	ldr	r3, [r5, #0]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d0c6      	beq.n	8004318 <__sflush_r+0x30>
 800438a:	2b1d      	cmp	r3, #29
 800438c:	d001      	beq.n	8004392 <__sflush_r+0xaa>
 800438e:	2b16      	cmp	r3, #22
 8004390:	d11d      	bne.n	80043ce <__sflush_r+0xe6>
 8004392:	602f      	str	r7, [r5, #0]
 8004394:	2000      	movs	r0, #0
 8004396:	e021      	b.n	80043dc <__sflush_r+0xf4>
 8004398:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800439c:	b21b      	sxth	r3, r3
 800439e:	e01a      	b.n	80043d6 <__sflush_r+0xee>
 80043a0:	690f      	ldr	r7, [r1, #16]
 80043a2:	2f00      	cmp	r7, #0
 80043a4:	d0f6      	beq.n	8004394 <__sflush_r+0xac>
 80043a6:	0793      	lsls	r3, r2, #30
 80043a8:	bf18      	it	ne
 80043aa:	2300      	movne	r3, #0
 80043ac:	680e      	ldr	r6, [r1, #0]
 80043ae:	bf08      	it	eq
 80043b0:	694b      	ldreq	r3, [r1, #20]
 80043b2:	1bf6      	subs	r6, r6, r7
 80043b4:	600f      	str	r7, [r1, #0]
 80043b6:	608b      	str	r3, [r1, #8]
 80043b8:	2e00      	cmp	r6, #0
 80043ba:	ddeb      	ble.n	8004394 <__sflush_r+0xac>
 80043bc:	4633      	mov	r3, r6
 80043be:	463a      	mov	r2, r7
 80043c0:	4628      	mov	r0, r5
 80043c2:	6a21      	ldr	r1, [r4, #32]
 80043c4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80043c8:	47e0      	blx	ip
 80043ca:	2800      	cmp	r0, #0
 80043cc:	dc07      	bgt.n	80043de <__sflush_r+0xf6>
 80043ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80043d6:	f04f 30ff 	mov.w	r0, #4294967295
 80043da:	81a3      	strh	r3, [r4, #12]
 80043dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043de:	4407      	add	r7, r0
 80043e0:	1a36      	subs	r6, r6, r0
 80043e2:	e7e9      	b.n	80043b8 <__sflush_r+0xd0>
 80043e4:	20400001 	.word	0x20400001

080043e8 <_fflush_r>:
 80043e8:	b538      	push	{r3, r4, r5, lr}
 80043ea:	690b      	ldr	r3, [r1, #16]
 80043ec:	4605      	mov	r5, r0
 80043ee:	460c      	mov	r4, r1
 80043f0:	b913      	cbnz	r3, 80043f8 <_fflush_r+0x10>
 80043f2:	2500      	movs	r5, #0
 80043f4:	4628      	mov	r0, r5
 80043f6:	bd38      	pop	{r3, r4, r5, pc}
 80043f8:	b118      	cbz	r0, 8004402 <_fflush_r+0x1a>
 80043fa:	6a03      	ldr	r3, [r0, #32]
 80043fc:	b90b      	cbnz	r3, 8004402 <_fflush_r+0x1a>
 80043fe:	f7ff f9b3 	bl	8003768 <__sinit>
 8004402:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d0f3      	beq.n	80043f2 <_fflush_r+0xa>
 800440a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800440c:	07d0      	lsls	r0, r2, #31
 800440e:	d404      	bmi.n	800441a <_fflush_r+0x32>
 8004410:	0599      	lsls	r1, r3, #22
 8004412:	d402      	bmi.n	800441a <_fflush_r+0x32>
 8004414:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004416:	f7ff fb9e 	bl	8003b56 <__retarget_lock_acquire_recursive>
 800441a:	4628      	mov	r0, r5
 800441c:	4621      	mov	r1, r4
 800441e:	f7ff ff63 	bl	80042e8 <__sflush_r>
 8004422:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004424:	4605      	mov	r5, r0
 8004426:	07da      	lsls	r2, r3, #31
 8004428:	d4e4      	bmi.n	80043f4 <_fflush_r+0xc>
 800442a:	89a3      	ldrh	r3, [r4, #12]
 800442c:	059b      	lsls	r3, r3, #22
 800442e:	d4e1      	bmi.n	80043f4 <_fflush_r+0xc>
 8004430:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004432:	f7ff fb91 	bl	8003b58 <__retarget_lock_release_recursive>
 8004436:	e7dd      	b.n	80043f4 <_fflush_r+0xc>

08004438 <__swhatbuf_r>:
 8004438:	b570      	push	{r4, r5, r6, lr}
 800443a:	460c      	mov	r4, r1
 800443c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004440:	4615      	mov	r5, r2
 8004442:	2900      	cmp	r1, #0
 8004444:	461e      	mov	r6, r3
 8004446:	b096      	sub	sp, #88	@ 0x58
 8004448:	da0c      	bge.n	8004464 <__swhatbuf_r+0x2c>
 800444a:	89a3      	ldrh	r3, [r4, #12]
 800444c:	2100      	movs	r1, #0
 800444e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004452:	bf14      	ite	ne
 8004454:	2340      	movne	r3, #64	@ 0x40
 8004456:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800445a:	2000      	movs	r0, #0
 800445c:	6031      	str	r1, [r6, #0]
 800445e:	602b      	str	r3, [r5, #0]
 8004460:	b016      	add	sp, #88	@ 0x58
 8004462:	bd70      	pop	{r4, r5, r6, pc}
 8004464:	466a      	mov	r2, sp
 8004466:	f000 f849 	bl	80044fc <_fstat_r>
 800446a:	2800      	cmp	r0, #0
 800446c:	dbed      	blt.n	800444a <__swhatbuf_r+0x12>
 800446e:	9901      	ldr	r1, [sp, #4]
 8004470:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004474:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004478:	4259      	negs	r1, r3
 800447a:	4159      	adcs	r1, r3
 800447c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004480:	e7eb      	b.n	800445a <__swhatbuf_r+0x22>

08004482 <__smakebuf_r>:
 8004482:	898b      	ldrh	r3, [r1, #12]
 8004484:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004486:	079d      	lsls	r5, r3, #30
 8004488:	4606      	mov	r6, r0
 800448a:	460c      	mov	r4, r1
 800448c:	d507      	bpl.n	800449e <__smakebuf_r+0x1c>
 800448e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004492:	6023      	str	r3, [r4, #0]
 8004494:	6123      	str	r3, [r4, #16]
 8004496:	2301      	movs	r3, #1
 8004498:	6163      	str	r3, [r4, #20]
 800449a:	b003      	add	sp, #12
 800449c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800449e:	466a      	mov	r2, sp
 80044a0:	ab01      	add	r3, sp, #4
 80044a2:	f7ff ffc9 	bl	8004438 <__swhatbuf_r>
 80044a6:	9f00      	ldr	r7, [sp, #0]
 80044a8:	4605      	mov	r5, r0
 80044aa:	4639      	mov	r1, r7
 80044ac:	4630      	mov	r0, r6
 80044ae:	f7ff fbbf 	bl	8003c30 <_malloc_r>
 80044b2:	b948      	cbnz	r0, 80044c8 <__smakebuf_r+0x46>
 80044b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044b8:	059a      	lsls	r2, r3, #22
 80044ba:	d4ee      	bmi.n	800449a <__smakebuf_r+0x18>
 80044bc:	f023 0303 	bic.w	r3, r3, #3
 80044c0:	f043 0302 	orr.w	r3, r3, #2
 80044c4:	81a3      	strh	r3, [r4, #12]
 80044c6:	e7e2      	b.n	800448e <__smakebuf_r+0xc>
 80044c8:	89a3      	ldrh	r3, [r4, #12]
 80044ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80044ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044d2:	81a3      	strh	r3, [r4, #12]
 80044d4:	9b01      	ldr	r3, [sp, #4]
 80044d6:	6020      	str	r0, [r4, #0]
 80044d8:	b15b      	cbz	r3, 80044f2 <__smakebuf_r+0x70>
 80044da:	4630      	mov	r0, r6
 80044dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044e0:	f000 f81e 	bl	8004520 <_isatty_r>
 80044e4:	b128      	cbz	r0, 80044f2 <__smakebuf_r+0x70>
 80044e6:	89a3      	ldrh	r3, [r4, #12]
 80044e8:	f023 0303 	bic.w	r3, r3, #3
 80044ec:	f043 0301 	orr.w	r3, r3, #1
 80044f0:	81a3      	strh	r3, [r4, #12]
 80044f2:	89a3      	ldrh	r3, [r4, #12]
 80044f4:	431d      	orrs	r5, r3
 80044f6:	81a5      	strh	r5, [r4, #12]
 80044f8:	e7cf      	b.n	800449a <__smakebuf_r+0x18>
	...

080044fc <_fstat_r>:
 80044fc:	b538      	push	{r3, r4, r5, lr}
 80044fe:	2300      	movs	r3, #0
 8004500:	4d06      	ldr	r5, [pc, #24]	@ (800451c <_fstat_r+0x20>)
 8004502:	4604      	mov	r4, r0
 8004504:	4608      	mov	r0, r1
 8004506:	4611      	mov	r1, r2
 8004508:	602b      	str	r3, [r5, #0]
 800450a:	f7fc facd 	bl	8000aa8 <_fstat>
 800450e:	1c43      	adds	r3, r0, #1
 8004510:	d102      	bne.n	8004518 <_fstat_r+0x1c>
 8004512:	682b      	ldr	r3, [r5, #0]
 8004514:	b103      	cbz	r3, 8004518 <_fstat_r+0x1c>
 8004516:	6023      	str	r3, [r4, #0]
 8004518:	bd38      	pop	{r3, r4, r5, pc}
 800451a:	bf00      	nop
 800451c:	20000320 	.word	0x20000320

08004520 <_isatty_r>:
 8004520:	b538      	push	{r3, r4, r5, lr}
 8004522:	2300      	movs	r3, #0
 8004524:	4d05      	ldr	r5, [pc, #20]	@ (800453c <_isatty_r+0x1c>)
 8004526:	4604      	mov	r4, r0
 8004528:	4608      	mov	r0, r1
 800452a:	602b      	str	r3, [r5, #0]
 800452c:	f7fc facb 	bl	8000ac6 <_isatty>
 8004530:	1c43      	adds	r3, r0, #1
 8004532:	d102      	bne.n	800453a <_isatty_r+0x1a>
 8004534:	682b      	ldr	r3, [r5, #0]
 8004536:	b103      	cbz	r3, 800453a <_isatty_r+0x1a>
 8004538:	6023      	str	r3, [r4, #0]
 800453a:	bd38      	pop	{r3, r4, r5, pc}
 800453c:	20000320 	.word	0x20000320

08004540 <_sbrk_r>:
 8004540:	b538      	push	{r3, r4, r5, lr}
 8004542:	2300      	movs	r3, #0
 8004544:	4d05      	ldr	r5, [pc, #20]	@ (800455c <_sbrk_r+0x1c>)
 8004546:	4604      	mov	r4, r0
 8004548:	4608      	mov	r0, r1
 800454a:	602b      	str	r3, [r5, #0]
 800454c:	f7fc fad2 	bl	8000af4 <_sbrk>
 8004550:	1c43      	adds	r3, r0, #1
 8004552:	d102      	bne.n	800455a <_sbrk_r+0x1a>
 8004554:	682b      	ldr	r3, [r5, #0]
 8004556:	b103      	cbz	r3, 800455a <_sbrk_r+0x1a>
 8004558:	6023      	str	r3, [r4, #0]
 800455a:	bd38      	pop	{r3, r4, r5, pc}
 800455c:	20000320 	.word	0x20000320

08004560 <memchr>:
 8004560:	4603      	mov	r3, r0
 8004562:	b510      	push	{r4, lr}
 8004564:	b2c9      	uxtb	r1, r1
 8004566:	4402      	add	r2, r0
 8004568:	4293      	cmp	r3, r2
 800456a:	4618      	mov	r0, r3
 800456c:	d101      	bne.n	8004572 <memchr+0x12>
 800456e:	2000      	movs	r0, #0
 8004570:	e003      	b.n	800457a <memchr+0x1a>
 8004572:	7804      	ldrb	r4, [r0, #0]
 8004574:	3301      	adds	r3, #1
 8004576:	428c      	cmp	r4, r1
 8004578:	d1f6      	bne.n	8004568 <memchr+0x8>
 800457a:	bd10      	pop	{r4, pc}

0800457c <_init>:
 800457c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800457e:	bf00      	nop
 8004580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004582:	bc08      	pop	{r3}
 8004584:	469e      	mov	lr, r3
 8004586:	4770      	bx	lr

08004588 <_fini>:
 8004588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800458a:	bf00      	nop
 800458c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800458e:	bc08      	pop	{r3}
 8004590:	469e      	mov	lr, r3
 8004592:	4770      	bx	lr
