
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.26

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.11 source latency wr_ptr[3]$_SDFFE_PN0P_/CK ^
  -0.11 target latency mem[0][5]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem[12][5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[12][5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   28.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   38.95    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_9_0_clk/A (CLKBUF_X3)
     8   12.79    0.01    0.05    0.11 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
                                         clknet_4_9_0_clk (net)
                  0.01    0.00    0.11 ^ mem[12][5]$_DFFE_PP_/CK (DFF_X1)
     2    2.25    0.01    0.09    0.20 ^ mem[12][5]$_DFFE_PP_/Q (DFF_X1)
                                         mem[12][5] (net)
                  0.01    0.00    0.20 ^ _622_/B (MUX2_X1)
     1    1.24    0.01    0.03    0.23 ^ _622_/Z (MUX2_X1)
                                         _041_ (net)
                  0.01    0.00    0.23 ^ mem[12][5]$_DFFE_PP_/D (DFF_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   28.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   38.95    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_9_0_clk/A (CLKBUF_X3)
     8   12.79    0.01    0.05    0.11 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
                                         clknet_4_9_0_clk (net)
                  0.01    0.00    0.11 ^ mem[12][5]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.01    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   28.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   38.95    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_9_0_clk/A (CLKBUF_X3)
     8   12.79    0.01    0.05    0.11 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
                                         clknet_4_9_0_clk (net)
                  0.01    0.00    0.11 ^ rd_ptr[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    5.62    0.02    0.10    0.21 ^ rd_ptr[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[1] (net)
                  0.02    0.00    0.21 ^ _545_/A (BUF_X2)
     4   16.34    0.02    0.04    0.25 ^ _545_/Z (BUF_X2)
                                         _154_ (net)
                  0.02    0.00    0.25 ^ _546_/A (XNOR2_X2)
     1    6.05    0.02    0.04    0.29 ^ _546_/ZN (XNOR2_X2)
                                         _155_ (net)
                  0.02    0.00    0.29 ^ _553_/A2 (NAND4_X4)
     6   26.37    0.03    0.05    0.34 v _553_/ZN (NAND4_X4)
                                         _162_ (net)
                  0.03    0.00    0.34 v _554_/A2 (OR2_X1)
     1    6.19    0.01    0.07    0.41 v _554_/ZN (OR2_X1)
                                         _163_ (net)
                  0.01    0.00    0.41 v _555_/A (BUF_X8)
     4   31.54    0.01    0.03    0.44 v _555_/Z (BUF_X8)
                                         _164_ (net)
                  0.01    0.00    0.44 v _556_/A (BUF_X16)
    10   65.15    0.01    0.03    0.47 v _556_/Z (BUF_X16)
                                         _165_ (net)
                  0.01    0.00    0.47 v _557_/A (INV_X2)
     1   21.26    0.02    0.03    0.50 ^ _557_/ZN (INV_X2)
                                         net12 (net)
                  0.03    0.01    0.51 ^ output12/A (BUF_X1)
     1    0.30    0.00    0.02    0.54 ^ output12/Z (BUF_X1)
                                         full (net)
                  0.00    0.00    0.54 ^ full (out)
                                  0.54   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   28.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   38.95    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_9_0_clk/A (CLKBUF_X3)
     8   12.79    0.01    0.05    0.11 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
                                         clknet_4_9_0_clk (net)
                  0.01    0.00    0.11 ^ rd_ptr[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    5.62    0.02    0.10    0.21 ^ rd_ptr[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[1] (net)
                  0.02    0.00    0.21 ^ _545_/A (BUF_X2)
     4   16.34    0.02    0.04    0.25 ^ _545_/Z (BUF_X2)
                                         _154_ (net)
                  0.02    0.00    0.25 ^ _546_/A (XNOR2_X2)
     1    6.05    0.02    0.04    0.29 ^ _546_/ZN (XNOR2_X2)
                                         _155_ (net)
                  0.02    0.00    0.29 ^ _553_/A2 (NAND4_X4)
     6   26.37    0.03    0.05    0.34 v _553_/ZN (NAND4_X4)
                                         _162_ (net)
                  0.03    0.00    0.34 v _554_/A2 (OR2_X1)
     1    6.19    0.01    0.07    0.41 v _554_/ZN (OR2_X1)
                                         _163_ (net)
                  0.01    0.00    0.41 v _555_/A (BUF_X8)
     4   31.54    0.01    0.03    0.44 v _555_/Z (BUF_X8)
                                         _164_ (net)
                  0.01    0.00    0.44 v _556_/A (BUF_X16)
    10   65.15    0.01    0.03    0.47 v _556_/Z (BUF_X16)
                                         _165_ (net)
                  0.01    0.00    0.47 v _557_/A (INV_X2)
     1   21.26    0.02    0.03    0.50 ^ _557_/ZN (INV_X2)
                                         net12 (net)
                  0.03    0.01    0.51 ^ output12/A (BUF_X1)
     1    0.30    0.00    0.02    0.54 ^ output12/Z (BUF_X1)
                                         full (net)
                  0.00    0.00    0.54 ^ full (out)
                                  0.54   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.14286570250988007

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7196

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
13.792531967163086

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8609

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[5][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ rd_ptr[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.21 ^ rd_ptr[1]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.25 ^ _545_/Z (BUF_X2)
   0.04    0.29 ^ _546_/ZN (XNOR2_X2)
   0.05    0.34 v _553_/ZN (NAND4_X4)
   0.07    0.41 v _554_/ZN (OR2_X1)
   0.03    0.44 v _555_/Z (BUF_X8)
   0.03    0.47 v _556_/Z (BUF_X16)
   0.03    0.50 ^ _691_/ZN (NAND3_X4)
   0.06    0.56 v _693_/Z (MUX2_X1)
   0.00    0.56 v mem[5][1]$_DFFE_PP_/D (DFF_X1)
           0.56   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.11 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
   0.00    1.11 ^ mem[5][1]$_DFFE_PP_/CK (DFF_X1)
   0.00    1.11   clock reconvergence pessimism
  -0.04    1.07   library setup time
           1.07   data required time
---------------------------------------------------------
           1.07   data required time
          -0.56   data arrival time
---------------------------------------------------------
           0.51   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[12][5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[12][5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ mem[12][5]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.20 ^ mem[12][5]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.23 ^ _622_/Z (MUX2_X1)
   0.00    0.23 ^ mem[12][5]$_DFFE_PP_/D (DFF_X1)
           0.23   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ mem[12][5]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.11   clock reconvergence pessimism
   0.01    0.12   library hold time
           0.12   data required time
---------------------------------------------------------
           0.12   data required time
          -0.23   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1100

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1113

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.5358

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.2642

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
49.309444

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.17e-03   7.49e-05   1.16e-05   1.26e-03  54.8%
Combinational          2.64e-04   1.86e-04   1.53e-05   4.65e-04  20.2%
Clock                  2.31e-04   3.43e-04   9.01e-07   5.75e-04  25.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.67e-03   6.04e-04   2.78e-05   2.30e-03 100.0%
                          72.5%      26.3%       1.2%
