// Seed: 4107057455
module module_0 (
    output tri id_0,
    output uwire id_1,
    input supply0 id_2
);
  assign id_0 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd75,
    parameter id_4 = 32'd55
) (
    output tri1 id_0,
    output wire id_1,
    input tri id_2,
    input supply0 _id_3,
    input uwire _id_4,
    output wire id_5
    , id_14,
    output wand id_6,
    input tri0 id_7,
    input tri id_8,
    output uwire id_9,
    input tri0 id_10,
    output wor id_11,
    input tri0 id_12
);
  wand id_15 = -1;
  parameter id_16 = 1 ? 1'b0 : 1;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_12
  );
  assign modCall_1.id_2 = 0;
  wire id_17;
  wire [id_3 : -1] id_18;
  wire id_19;
  wire id_20;
  logic [id_4 : 1] id_21;
  ;
endmodule
