# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name input_1_V_data_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_0_V \
    op interface \
    ports { input_1_V_data_0_V_dout { I 32 vector } input_1_V_data_0_V_empty_n { I 1 bit } input_1_V_data_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name input_1_V_data_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_1_V \
    op interface \
    ports { input_1_V_data_1_V_dout { I 32 vector } input_1_V_data_1_V_empty_n { I 1 bit } input_1_V_data_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name input_1_V_data_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_2_V \
    op interface \
    ports { input_1_V_data_2_V_dout { I 32 vector } input_1_V_data_2_V_empty_n { I 1 bit } input_1_V_data_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name input_1_V_data_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_3_V \
    op interface \
    ports { input_1_V_data_3_V_dout { I 32 vector } input_1_V_data_3_V_empty_n { I 1 bit } input_1_V_data_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name input_1_V_data_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_4_V \
    op interface \
    ports { input_1_V_data_4_V_dout { I 32 vector } input_1_V_data_4_V_empty_n { I 1 bit } input_1_V_data_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name input_1_V_data_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_5_V \
    op interface \
    ports { input_1_V_data_5_V_dout { I 32 vector } input_1_V_data_5_V_empty_n { I 1 bit } input_1_V_data_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name input_1_V_data_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_6_V \
    op interface \
    ports { input_1_V_data_6_V_dout { I 32 vector } input_1_V_data_6_V_empty_n { I 1 bit } input_1_V_data_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name input_1_V_data_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_7_V \
    op interface \
    ports { input_1_V_data_7_V_dout { I 32 vector } input_1_V_data_7_V_empty_n { I 1 bit } input_1_V_data_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name input_1_V_data_8_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_8_V \
    op interface \
    ports { input_1_V_data_8_V_dout { I 32 vector } input_1_V_data_8_V_empty_n { I 1 bit } input_1_V_data_8_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name input_1_V_data_9_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_9_V \
    op interface \
    ports { input_1_V_data_9_V_dout { I 32 vector } input_1_V_data_9_V_empty_n { I 1 bit } input_1_V_data_9_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name input_1_V_data_10_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_10_V \
    op interface \
    ports { input_1_V_data_10_V_dout { I 32 vector } input_1_V_data_10_V_empty_n { I 1 bit } input_1_V_data_10_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name input_1_V_data_11_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_11_V \
    op interface \
    ports { input_1_V_data_11_V_dout { I 32 vector } input_1_V_data_11_V_empty_n { I 1 bit } input_1_V_data_11_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name input_1_V_data_12_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_12_V \
    op interface \
    ports { input_1_V_data_12_V_dout { I 32 vector } input_1_V_data_12_V_empty_n { I 1 bit } input_1_V_data_12_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name input_1_V_data_13_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_13_V \
    op interface \
    ports { input_1_V_data_13_V_dout { I 32 vector } input_1_V_data_13_V_empty_n { I 1 bit } input_1_V_data_13_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name input_1_V_data_14_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_14_V \
    op interface \
    ports { input_1_V_data_14_V_dout { I 32 vector } input_1_V_data_14_V_empty_n { I 1 bit } input_1_V_data_14_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name input_1_V_data_15_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_15_V \
    op interface \
    ports { input_1_V_data_15_V_dout { I 32 vector } input_1_V_data_15_V_empty_n { I 1 bit } input_1_V_data_15_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name input_1_V_data_16_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_16_V \
    op interface \
    ports { input_1_V_data_16_V_dout { I 32 vector } input_1_V_data_16_V_empty_n { I 1 bit } input_1_V_data_16_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name input_1_V_data_17_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_17_V \
    op interface \
    ports { input_1_V_data_17_V_dout { I 32 vector } input_1_V_data_17_V_empty_n { I 1 bit } input_1_V_data_17_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name input_1_V_data_18_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_18_V \
    op interface \
    ports { input_1_V_data_18_V_dout { I 32 vector } input_1_V_data_18_V_empty_n { I 1 bit } input_1_V_data_18_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name input_1_V_data_19_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_19_V \
    op interface \
    ports { input_1_V_data_19_V_dout { I 32 vector } input_1_V_data_19_V_empty_n { I 1 bit } input_1_V_data_19_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name input_1_V_data_20_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_20_V \
    op interface \
    ports { input_1_V_data_20_V_dout { I 32 vector } input_1_V_data_20_V_empty_n { I 1 bit } input_1_V_data_20_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name input_1_V_data_21_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_21_V \
    op interface \
    ports { input_1_V_data_21_V_dout { I 32 vector } input_1_V_data_21_V_empty_n { I 1 bit } input_1_V_data_21_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name input_1_V_data_22_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_22_V \
    op interface \
    ports { input_1_V_data_22_V_dout { I 32 vector } input_1_V_data_22_V_empty_n { I 1 bit } input_1_V_data_22_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name input_1_V_data_23_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_23_V \
    op interface \
    ports { input_1_V_data_23_V_dout { I 32 vector } input_1_V_data_23_V_empty_n { I 1 bit } input_1_V_data_23_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name input_1_V_data_24_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_24_V \
    op interface \
    ports { input_1_V_data_24_V_dout { I 32 vector } input_1_V_data_24_V_empty_n { I 1 bit } input_1_V_data_24_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name input_1_V_data_25_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_25_V \
    op interface \
    ports { input_1_V_data_25_V_dout { I 32 vector } input_1_V_data_25_V_empty_n { I 1 bit } input_1_V_data_25_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name input_1_V_data_26_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_26_V \
    op interface \
    ports { input_1_V_data_26_V_dout { I 32 vector } input_1_V_data_26_V_empty_n { I 1 bit } input_1_V_data_26_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name input_1_V_data_27_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_27_V \
    op interface \
    ports { input_1_V_data_27_V_dout { I 32 vector } input_1_V_data_27_V_empty_n { I 1 bit } input_1_V_data_27_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name input_1_V_data_28_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_28_V \
    op interface \
    ports { input_1_V_data_28_V_dout { I 32 vector } input_1_V_data_28_V_empty_n { I 1 bit } input_1_V_data_28_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name input_1_V_data_29_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_29_V \
    op interface \
    ports { input_1_V_data_29_V_dout { I 32 vector } input_1_V_data_29_V_empty_n { I 1 bit } input_1_V_data_29_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name input_1_V_data_30_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_30_V \
    op interface \
    ports { input_1_V_data_30_V_dout { I 32 vector } input_1_V_data_30_V_empty_n { I 1 bit } input_1_V_data_30_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name input_1_V_data_31_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_V_data_31_V \
    op interface \
    ports { input_1_V_data_31_V_dout { I 32 vector } input_1_V_data_31_V_empty_n { I 1 bit } input_1_V_data_31_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name tmpdata1_data_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_tmpdata1_data_V \
    op interface \
    ports { tmpdata1_data_V_din { O 32 vector } tmpdata1_data_V_full_n { I 1 bit } tmpdata1_data_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


