{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1482767299278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1482767299294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 26 23:48:17 2016 " "Processing started: Mon Dec 26 23:48:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1482767299294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1482767299294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1482767299294 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1482767299699 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "io_basic_top " "Ignored assignments for entity \"io_basic_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity io_basic_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767300682 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1482767300682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1482767300936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1482767301074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1482767301074 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_98k3 " "Entity altpll_98k3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1482767303542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1482767303542 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1482767303542 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bul1 " "Entity dcfifo_bul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1482767303542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1482767303542 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1482767303542 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nul1 " "Entity dcfifo_nul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1482767303542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1482767303542 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1482767303542 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1482767303542 ""}
{ "Info" "ISTA_SDC_FOUND" "../source/ddr2/ddr2_example_top.sdc " "Reading SDC File: '../source/ddr2/ddr2_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1482767303729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 1 pnf port " "Ignored filter at ddr2_example_top.sdc(1): pnf could not be matched with a port" {  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1482767303729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1482767303745 ""}  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1482767303745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 2 test_complete port " "Ignored filter at ddr2_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1482767303745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1482767303745 ""}  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1482767303745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at ddr2_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1482767303745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1482767303745 ""}  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1482767303745 ""}
{ "Info" "ISTA_SDC_FOUND" "../source/ddr2/ddr2_phy_ddr_timing.sdc " "Reading SDC File: '../source/ddr2/ddr2_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1482767303760 ""}
{ "Info" "0" "" "Adding SDC requirements for ddr2_phy instance ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst" {  } {  } 0 0 "Adding SDC requirements for ddr2_phy instance ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst" 0 0 "" 0 0 1482767303939 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1482767304100 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1482767304100 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1482767304100 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1482767304100 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 95 -duty_cycle 50.00 -name \{tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 95 -duty_cycle 50.00 -name \{tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1482767304100 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ov5640_u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{pll_ov5640_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_ov5640_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_ov5640_u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{pll_ov5640_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_ov5640_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1482767304100 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1482767304100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1482767304100 ""}
{ "Info" "0" "" "Creating scan clock ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" {  } {  } 0 0 "Creating scan clock ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" 0 0 "" 0 0 1482767304287 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "" 0 0 1482767304608 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC.sdc " "Reading SDC File: 'SDC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1482767304617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SDC.sdc 41 Incorrect assignment for clock.  Source node: CLK_50M already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at SDC.sdc(41): Incorrect assignment for clock.  Source node: CLK_50M already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clkin\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLK_50M\}\] " "create_clock -name \{clkin\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLK_50M\}\]" {  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/project/SDC.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/project/SDC.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1482767304642 ""}  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/project/SDC.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/project/SDC.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1482767304642 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RX_ODCK " "Node: RX_ODCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1482767304708 "|top|RX_ODCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CIS_PCLK " "Node: CIS_PCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1482767304709 "|top|CIS_PCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1482767305121 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1482767305121 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[2\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[2\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1482767305121 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[3\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[3\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1482767305121 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1482767305121 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1482767305666 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1 1482767305666 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767305728 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1 1482767305728 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1482767305750 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1482767305820 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1482767306086 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1482767306086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.687 " "Worst-case setup slack is -1.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.687        -1.687 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.687        -1.687 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    1.033         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.315         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS  " "    1.315         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.354         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS  " "    1.354         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.622         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.622         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.675         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS  " "    1.675         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.714         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS  " "    1.714         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.823         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    1.823         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.399         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.399         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.426         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.426         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.300         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall  " "    3.300         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.339         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall  " "    3.339         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.020         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.020         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.627         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.627         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.886         0.000 CLK_50M  " "   14.886         0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1482767306101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.293         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.323         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.340         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 CLK_50M  " "    0.355         0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.356         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.358         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.372         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.162         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    1.162         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    1.222         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.248         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall  " "    1.248         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.287         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall  " "    1.287         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.288         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS  " "    1.288         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.327         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS  " "    1.327         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.593         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS  " "    1.593         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.632         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS  " "    1.632         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1482767306195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.905 " "Worst-case recovery slack is -4.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.905      -370.045 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.905      -370.045 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.428         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.428         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.141         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.141         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.516         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.516         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.195         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    5.195         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.357         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    5.357         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1482767306242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.888 " "Worst-case removal slack is 0.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.888         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.888         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.896         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.896         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.916         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.916         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.031         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.294         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.294         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.142         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.142         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1482767306288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.071 " "Worst-case minimum pulse width slack is 3.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.071         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.071         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.073         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.073         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19  " "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21  " "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24  " "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26  " "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27  " "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28  " "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_39  " "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_39 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_40  " "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_40 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_41  " "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_41 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_43  " "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_43 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5  " "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_52  " "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_52 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_54  " "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_54 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6  " "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7  " "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8  " "    3.090         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1  " "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10  " "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22  " "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23  " "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25  " "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3  " "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_37  " "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_37 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_38  " "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_38 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4  " "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_42  " "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_42 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_51  " "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_51 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_53  " "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_53 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_55  " "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_55 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_56  " "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_56 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_57  " "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_57 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9  " "    3.091         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.093         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    3.093         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.093         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    3.093         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.115         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.115         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_33  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_33 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_44  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_44 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_45  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_45 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_49  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_49 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_58  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_58 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_60  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_60 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_62  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_62 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_63  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_64  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_64 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13  " "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14  " "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15  " "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16  " "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20  " "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29  " "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32  " "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_34  " "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_34 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_35  " "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_35 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_36  " "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_36 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_46  " "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_46 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_47  " "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_47 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_48  " "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_48 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_50  " "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_59  " "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_59 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_61  " "    3.126         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_61 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_rise  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_rise  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk_mimic_launch_clock  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.652         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    5.652         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.591         0.000 CLK_50M  " "    9.591         0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767306321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1482767306321 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767310226 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767310226 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767310226 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767310226 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.435 ns " "Worst Case Available Settling Time: 8.435 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767310226 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767310226 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767310226 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767310226 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767310226 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.297 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.297" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767312301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767312301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767312301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767312301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767312301 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767312301 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.322 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.322" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767312784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767312784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767312784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767312784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767312784 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767312784 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]. " "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313143 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.033 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.033" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\}\] " "-from \[get_keepers \{mem_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313159 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313159 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]. " "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313315 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.222 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.222" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\}\] " "-from \[get_keepers \{mem_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313330 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313330 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.008 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.008" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313502 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313502 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.888 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.888" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313923 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767313923 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]. " "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314344 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314344 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.033 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.033" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\}\] " "-from \[get_keepers \{mem_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314360 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314360 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314578 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 3.300 " "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 3.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314594 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314594 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314906 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.248 " "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.248" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314921 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767314921 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 16 setup paths (0 violated).  Worst case slack is 1.315 " "Report Timing: Found 16 setup paths (0 violated).  Worst case slack is 1.315" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767315280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767315280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767315280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767315280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767315280 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767315280 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 16 hold paths (0 violated).  Worst case slack is 1.288 " "Report Timing: Found 16 hold paths (0 violated).  Worst case slack is 1.288" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767315592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767315592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767315592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767315592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767315592 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767315592 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "" 0 0 1482767315935 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 85C Model)               \|  3.300  1.248" {  } {  } 0 0 "Address Command (Slow 1200mV 85C Model)               \|  3.300  1.248" 0 0 "" 0 0 1482767315935 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.315  1.288" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.315  1.288" 0 0 "" 0 0 1482767315935 ""}
{ "Info" "0" "" "Mimic (Slow 1200mV 85C Model)                         \|  1.033       " {  } {  } 0 0 "Mimic (Slow 1200mV 85C Model)                         \|  1.033       " 0 0 "" 0 0 1482767315935 ""}
{ "Info" "0" "" "Phy (Slow 1200mV 85C Model)                           \|  1.033  0.322" {  } {  } 0 0 "Phy (Slow 1200mV 85C Model)                           \|  1.033  0.322" 0 0 "" 0 0 1482767315935 ""}
{ "Info" "0" "" "Phy Reset (Slow 1200mV 85C Model)                     \|  3.008  0.888" {  } {  } 0 0 "Phy Reset (Slow 1200mV 85C Model)                     \|  3.008  0.888" 0 0 "" 0 0 1482767315935 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 85C Model)                  \|  0.401  0.406" {  } {  } 0 0 "Read Capture (Slow 1200mV 85C Model)                  \|  0.401  0.406" 0 0 "" 0 0 1482767315935 ""}
{ "Info" "0" "" "Write (Slow 1200mV 85C Model)                         \|  0.443  0.659" {  } {  } 0 0 "Write (Slow 1200mV 85C Model)                         \|  0.443  0.659" 0 0 "" 0 0 1482767315935 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1482767316466 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1482767316575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1482767319822 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RX_ODCK " "Node: RX_ODCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1482767320717 "|top|RX_ODCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CIS_PCLK " "Node: CIS_PCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1482767320717 "|top|CIS_PCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1482767320764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1482767320764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[2\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[2\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1482767320764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[3\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[3\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1482767320764 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1482767320764 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1482767320827 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1 1482767320827 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767320858 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1 1482767320858 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1482767321406 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1482767321406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.484 " "Worst-case setup slack is -1.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.484        -1.484 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.484        -1.484 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.081         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    1.081         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.329         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS  " "    1.329         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.372         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS  " "    1.372         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.689         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS  " "    1.689         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.732         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS  " "    1.732         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.863         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.863         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.872         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    1.872         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.532         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.532         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.865         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.865         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.438         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall  " "    3.438         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.481         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall  " "    3.481         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.303         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.303         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.830         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.830         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.405         0.000 CLK_50M  " "   15.405         0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1482767321649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.288         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.295         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 CLK_50M  " "    0.310         0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.310         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.311         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.317         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.337         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.094         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    1.094         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.193         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall  " "    1.193         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.198         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    1.198         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.234         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall  " "    1.234         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.303         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS  " "    1.303         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.344         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS  " "    1.344         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.611         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS  " "    1.611         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.652         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS  " "    1.652         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767321992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1482767321992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.327 " "Worst-case recovery slack is -4.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.327      -329.992 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.327      -329.992 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.891         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.891         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.508         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.508         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.674         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.674         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.361         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    5.361         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.500         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    5.500         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1482767322274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.799 " "Worst-case removal slack is 0.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.799         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.808         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.825         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.939         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.939         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.153         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.153         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.951         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.951         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1482767322570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.066 " "Worst-case minimum pulse width slack is 3.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.066         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.066         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.078         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.078         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.078         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.078         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.079         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.079         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_40  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_40 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_41  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_41 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_42  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_42 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_43  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_43 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_51  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_51 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_53  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_53 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_56  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_56 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9  " "    3.083         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1  " "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19  " "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27  " "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_37  " "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_37 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_38  " "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_38 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_39  " "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_39 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_52  " "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_52 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_54  " "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_54 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_55  " "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_55 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_57  " "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_57 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.093         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    3.093         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.093         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    3.093         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.102         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.102         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_33  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_33 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_34  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_34 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_36  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_36 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_47  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_47 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_48  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_48 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_49  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_49 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_50  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_58  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_58 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_60  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_60 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_63  " "    3.124         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_35  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_35 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_44  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_44 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_45  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_45 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_46  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_46 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_59  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_59 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_61  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_61 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_62  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_62 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_64  " "    3.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_64 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_rise  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_rise  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk_mimic_launch_clock  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.631         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    5.631         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.596         0.000 CLK_50M  " "    9.596         0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767322836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1482767322836 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767358544 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767358544 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767358544 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767358544 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.961 ns " "Worst Case Available Settling Time: 8.961 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767358544 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767358544 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767358544 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767358544 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767358544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.860 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.860" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767361876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767361876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767361876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767361876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767361876 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767361876 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.309 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.309" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767362656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767362656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767362656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767362656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767362656 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767362656 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]. " "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767363301 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.081 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.081" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\}\] " "-from \[get_keepers \{mem_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767363316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767363316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767363316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767363316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767363316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767363316 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767363316 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]. " "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767363722 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.198 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.198" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\}\] " "-from \[get_keepers \{mem_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767363737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767363737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767363737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767363737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767363737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767363737 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767363737 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.419 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.419" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767364160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767364160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767364160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767364160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767364160 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767364160 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.799 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.799" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767364830 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767364830 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767364830 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767364830 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767364830 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767364830 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]. " "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767365486 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767365486 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.081 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.081" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\}\] " "-from \[get_keepers \{mem_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767365501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767365501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767365501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767365501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767365501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767365501 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767365501 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767365954 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 3.438 " "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 3.438" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767365985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767365985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767365985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767365985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767365985 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767365985 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767366546 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.193 " "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.193" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767366562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767366562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767366562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767366562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767366562 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767366562 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 16 setup paths (0 violated).  Worst case slack is 1.329 " "Report Timing: Found 16 setup paths (0 violated).  Worst case slack is 1.329" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767367186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767367186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767367186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767367186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767367186 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767367186 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 16 hold paths (0 violated).  Worst case slack is 1.303 " "Report Timing: Found 16 hold paths (0 violated).  Worst case slack is 1.303" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767367732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767367732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767367732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767367732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767367732 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767367732 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "" 0 0 1482767368340 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 0C Model)                \|  3.438  1.193" {  } {  } 0 0 "Address Command (Slow 1200mV 0C Model)                \|  3.438  1.193" 0 0 "" 0 0 1482767368340 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.329  1.303" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.329  1.303" 0 0 "" 0 0 1482767368340 ""}
{ "Info" "0" "" "Mimic (Slow 1200mV 0C Model)                          \|  1.081       " {  } {  } 0 0 "Mimic (Slow 1200mV 0C Model)                          \|  1.081       " 0 0 "" 0 0 1482767368340 ""}
{ "Info" "0" "" "Phy (Slow 1200mV 0C Model)                            \|  1.081  0.309" {  } {  } 0 0 "Phy (Slow 1200mV 0C Model)                            \|  1.081  0.309" 0 0 "" 0 0 1482767368340 ""}
{ "Info" "0" "" "Phy Reset (Slow 1200mV 0C Model)                      \|  3.419  0.799" {  } {  } 0 0 "Phy Reset (Slow 1200mV 0C Model)                      \|  3.419  0.799" 0 0 "" 0 0 1482767368340 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 0C Model)                   \|  0.398  0.403" {  } {  } 0 0 "Read Capture (Slow 1200mV 0C Model)                   \|  0.398  0.403" 0 0 "" 0 0 1482767368340 ""}
{ "Info" "0" "" "Write (Slow 1200mV 0C Model)                          \|  0.458  0.672" {  } {  } 0 0 "Write (Slow 1200mV 0C Model)                          \|  0.458  0.672" 0 0 "" 0 0 1482767368340 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1482767369401 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RX_ODCK " "Node: RX_ODCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1482767370946 "|top|RX_ODCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CIS_PCLK " "Node: CIS_PCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1482767370946 "|top|CIS_PCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1482767370992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1482767370992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[2\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[2\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1482767370992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[3\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[3\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1482767370992 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1482767370992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1482767371055 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1 1482767371055 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767371102 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1 1482767371102 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1482767371211 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1482767371211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.014 " "Worst-case setup slack is -1.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.014        -1.014 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.014        -1.014 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.423         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS  " "    1.423         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.446         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS  " "    1.446         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.526         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    1.526         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.757         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS  " "    1.757         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.780         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS  " "    1.780         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.325         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    2.325         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.822         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.822         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.964         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.964         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.691         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall  " "    3.691         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.714         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall  " "    3.714         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.207         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.207         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.199         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    5.199         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.539         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    5.539         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.159         0.000 CLK_50M  " "   17.159         0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767371726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1482767371726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.142         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.158         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.177         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 CLK_50M  " "    0.185         0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.187         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.192         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.193         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.724         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    0.724         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    0.772         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall  " "    1.125         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.147         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall  " "    1.147         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.367         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS  " "    1.367         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.389         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS  " "    1.389         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.700         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS  " "    1.700         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.722         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS  " "    1.722         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767372381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1482767372381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.832 " "Worst-case recovery slack is -2.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767373005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767373005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.832      -220.707 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.832      -220.707 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767373005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.140         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.140         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767373005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.160         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.160         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767373005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.390         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    5.390         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767373005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.821         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    5.821         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767373005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.920         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    5.920         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767373005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1482767373005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.488 " "Worst-case removal slack is 0.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767373535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767373535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.488         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767373535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.491         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767373535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.498         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767373535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.557         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767373535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.717         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.717         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767373535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.186         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.186         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767373535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1482767373535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.082 " "Worst-case minimum pulse width slack is 3.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.082         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.082         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.084         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.103         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2  " "    3.103         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.103         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_44  " "    3.103         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_44 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.103         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_45  " "    3.103         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_45 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_33  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_33 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_34  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_34 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_35  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_35 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_36  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_36 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_46  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_46 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_47  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_47 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_48  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_48 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_49  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_49 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_50  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_58  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_58 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_59  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_59 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_60  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_60 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_61  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_61 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_62  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_62 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_63  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_64  " "    3.104         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_64 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.105         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13  " "    3.105         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.105         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14  " "    3.105         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.105         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15  " "    3.105         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.105         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16  " "    3.105         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.111         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    3.111         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.111         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    3.111         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.116         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.116         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.116         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.116         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.117         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5  " "    3.117         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.117         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6  " "    3.117         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.117         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7  " "    3.117         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.117         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8  " "    3.117         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_39  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_39 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_40  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_40 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_41  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_41 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_42  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_42 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_43  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_43 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_51  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_51 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_52  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_52 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_53  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_53 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_54  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_54 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_55  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_55 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_56  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_56 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_57  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_57 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9  " "    3.118         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.119         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1  " "    3.119         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.119         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_37  " "    3.119         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_37 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.119         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_38  " "    3.119         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_38 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.121         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.121         0.000 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_rise  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_rise  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk_mimic_launch_clock  " "    3.333         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.621         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    5.621         0.000 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.271         0.000 CLK_50M  " "    9.271         0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1482767374066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1482767374066 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767440385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767440385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767440385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767440385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.500 ns " "Worst Case Available Settling Time: 10.500 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767440385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767440385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767440385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767440385 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1482767440384 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.822 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.822" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767445224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767445224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767445224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767445224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767445224 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767445224 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.158 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.158" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767446078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767446078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767446078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767446078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767446078 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767446078 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]. " "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767447042 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.526 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.526" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\}\] " "-from \[get_keepers \{mem_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767447055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767447055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767447055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767447055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767447055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767447055 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767447055 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]. " "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767447721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.772 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.772" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\}\] " "-from \[get_keepers \{mem_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767447733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767447733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767447733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767447733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767447733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767447733 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767447733 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 4.160 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 4.160" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767448422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767448422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767448422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767448422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767448422 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767448422 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.488 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.488" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767449351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767449351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767449351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767449351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767449351 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767449351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]. " "mem_clk is interpreted as \[get_keepers \{mem_clk\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767450255 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767450255 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.526 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.526" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\}\] " "-from \[get_keepers \{mem_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767450267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767450267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767450267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767450267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767450267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767450267 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767450267 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767450998 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 3.691 " "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 3.691" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767451016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767451016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767451016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767451016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767451016 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767451016 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767451987 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.125 " "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.125" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n mem_cke mem_odt mem_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767452004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767452004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767452004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767452004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767452004 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767452004 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 16 setup paths (0 violated).  Worst case slack is 1.423 " "Report Timing: Found 16 setup paths (0 violated).  Worst case slack is 1.423" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767452851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767452851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767452851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767452851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767452851 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767452851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 16 hold paths (0 violated).  Worst case slack is 1.367 " "Report Timing: Found 16 hold paths (0 violated).  Worst case slack is 1.367" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767453661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767453661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767453661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767453661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\} " "-panel_name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767453661 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1482767453661 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "" 0 0 1482767454507 ""}
{ "Info" "0" "" "Address Command (Fast 1200mV 0C Model)                \|  3.691  1.125" {  } {  } 0 0 "Address Command (Fast 1200mV 0C Model)                \|  3.691  1.125" 0 0 "" 0 0 1482767454507 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1200mV 0C Model)                      \|  1.423  1.367" {  } {  } 0 0 "DQS vs CK (Fast 1200mV 0C Model)                      \|  1.423  1.367" 0 0 "" 0 0 1482767454507 ""}
{ "Info" "0" "" "Mimic (Fast 1200mV 0C Model)                          \|  1.526       " {  } {  } 0 0 "Mimic (Fast 1200mV 0C Model)                          \|  1.526       " 0 0 "" 0 0 1482767454508 ""}
{ "Info" "0" "" "Phy (Fast 1200mV 0C Model)                            \|  1.526  0.158" {  } {  } 0 0 "Phy (Fast 1200mV 0C Model)                            \|  1.526  0.158" 0 0 "" 0 0 1482767454508 ""}
{ "Info" "0" "" "Phy Reset (Fast 1200mV 0C Model)                      \|  4.160  0.488" {  } {  } 0 0 "Phy Reset (Fast 1200mV 0C Model)                      \|  4.160  0.488" 0 0 "" 0 0 1482767454508 ""}
{ "Info" "0" "" "Read Capture (Fast 1200mV 0C Model)                   \|  0.443  0.448" {  } {  } 0 0 "Read Capture (Fast 1200mV 0C Model)                   \|  0.443  0.448" 0 0 "" 0 0 1482767454508 ""}
{ "Info" "0" "" "Write (Fast 1200mV 0C Model)                          \|  0.537  0.737" {  } {  } 0 0 "Write (Fast 1200mV 0C Model)                          \|  0.537  0.737" 0 0 "" 0 0 1482767454508 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1482767461749 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1482767461752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 40 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1482767469464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 26 23:51:09 2016 " "Processing ended: Mon Dec 26 23:51:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1482767469464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:52 " "Elapsed time: 00:02:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1482767469464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:53 " "Total CPU time (on all processors): 00:02:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1482767469464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1482767469464 ""}
