#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x121f04080 .scope module, "tb_register_file" "tb_register_file" 2 126;
 .timescale 0 0;
v0x60000257db00_0 .var "clk", 0 0;
v0x60000257db90_0 .var "read_address", 1 0;
v0x60000257dc20_0 .net "read_data", 7 0, L_0x60000267c6e0;  1 drivers
v0x60000257dcb0_0 .var "reset_b", 0 0;
v0x60000257dd40_0 .var "write_address", 1 0;
v0x60000257ddd0_0 .var "write_data", 7 0;
v0x60000257de60_0 .var "write_enable", 0 0;
S_0x121f041f0 .scope module, "cut" "register_file" 2 138, 2 23 0, S_0x121f04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_b";
    .port_info 2 /INPUT 8 "write_data";
    .port_info 3 /INPUT 2 "write_address";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 8 "read_data";
    .port_info 6 /INPUT 2 "read_address";
L_0x128078010 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000257d560_0 .net "clear", 3 0, L_0x128078010;  1 drivers
v0x60000257d5f0_0 .net "clk", 0 0, v0x60000257db00_0;  1 drivers
v0x60000257d680_0 .net "data", 31 0, L_0x60000267c500;  1 drivers
L_0x128078058 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x128040040 .resolv tri, v0x60000257c090_0, L_0x128078058;
v0x60000257d710_0 .net8 "load", 3 0, RS_0x128040040;  2 drivers
v0x60000257d7a0_0 .net "read_address", 1 0, v0x60000257db90_0;  1 drivers
v0x60000257d830_0 .net "read_data", 7 0, L_0x60000267c6e0;  alias, 1 drivers
v0x60000257d8c0_0 .net "reset_b", 0 0, v0x60000257dcb0_0;  1 drivers
v0x60000257d950_0 .net "write_address", 1 0, v0x60000257dd40_0;  1 drivers
v0x60000257d9e0_0 .net "write_data", 7 0, v0x60000257ddd0_0;  1 drivers
v0x60000257da70_0 .net "write_enable", 0 0, v0x60000257de60_0;  1 drivers
L_0x60000267c000 .part RS_0x128040040, 0, 1;
L_0x60000267c0a0 .part L_0x128078010, 0, 1;
L_0x60000267c140 .part RS_0x128040040, 1, 1;
L_0x60000267c1e0 .part L_0x128078010, 1, 1;
L_0x60000267c280 .part RS_0x128040040, 2, 1;
L_0x60000267c320 .part L_0x128078010, 2, 1;
L_0x60000267c3c0 .part RS_0x128040040, 3, 1;
L_0x60000267c460 .part L_0x128078010, 3, 1;
L_0x60000267c500 .concat8 [ 8 8 8 8], v0x60000257c7e0_0, v0x60000257cbd0_0, v0x60000257cfc0_0, v0x60000257d3b0_0;
S_0x121f04360 .scope module, "dec" "decoder_2_4_enable" 2 39, 2 95 0, S_0x121f041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 4 "out";
v0x60000257c000_0 .net "enable", 0 0, v0x60000257de60_0;  alias, 1 drivers
v0x60000257c090_0 .var "out", 3 0;
v0x60000257c120_0 .net "sel", 1 0, v0x60000257dd40_0;  alias, 1 drivers
E_0x60000027c040 .event anyedge, v0x60000257c000_0, v0x60000257c120_0;
S_0x121f044d0 .scope module, "mux" "mux_4_1" 2 86, 2 114 0, S_0x121f041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "data";
    .port_info 2 /OUTPUT 8 "out";
P_0x60000027c080 .param/l "width" 0 2 115, +C4<00000000000000000000000000001000>;
v0x60000257c1b0_0 .net *"_ivl_0", 4 0, L_0x60000267c5a0;  1 drivers
L_0x1280780a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000257c240_0 .net *"_ivl_3", 2 0, L_0x1280780a0;  1 drivers
L_0x1280780e8 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x60000257c2d0_0 .net/2u *"_ivl_4", 4 0, L_0x1280780e8;  1 drivers
v0x60000257c360_0 .net *"_ivl_7", 4 0, L_0x60000267c640;  1 drivers
v0x60000257c3f0_0 .net "data", 31 0, L_0x60000267c500;  alias, 1 drivers
v0x60000257c480_0 .net "out", 7 0, L_0x60000267c6e0;  alias, 1 drivers
v0x60000257c510_0 .net "sel", 1 0, v0x60000257db90_0;  alias, 1 drivers
L_0x60000267c5a0 .concat [ 2 3 0 0], v0x60000257db90_0, L_0x1280780a0;
L_0x60000267c640 .arith/mult 5, L_0x60000267c5a0, L_0x1280780e8;
L_0x60000267c6e0 .part/v L_0x60000267c500, L_0x60000267c640, 8;
S_0x121f04640 .scope module, "reg0" "register" 2 43, 2 1 0, S_0x121f041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_b";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x60000027c140 .param/l "width" 0 2 2, +C4<00000000000000000000000000001000>;
v0x60000257c630_0 .net "clear", 0 0, L_0x60000267c0a0;  1 drivers
v0x60000257c6c0_0 .net "clk", 0 0, v0x60000257db00_0;  alias, 1 drivers
v0x60000257c750_0 .net "data_in", 7 0, v0x60000257ddd0_0;  alias, 1 drivers
v0x60000257c7e0_0 .var "data_out", 7 0;
v0x60000257c870_0 .net "load", 0 0, L_0x60000267c000;  1 drivers
v0x60000257c900_0 .net "reset_b", 0 0, v0x60000257dcb0_0;  alias, 1 drivers
E_0x60000027c1c0/0 .event negedge, v0x60000257c900_0;
E_0x60000027c1c0/1 .event posedge, v0x60000257c6c0_0;
E_0x60000027c1c0 .event/or E_0x60000027c1c0/0, E_0x60000027c1c0/1;
S_0x121f047b0 .scope module, "reg1" "register" 2 54, 2 1 0, S_0x121f041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_b";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x60000027c240 .param/l "width" 0 2 2, +C4<00000000000000000000000000001000>;
v0x60000257ca20_0 .net "clear", 0 0, L_0x60000267c1e0;  1 drivers
v0x60000257cab0_0 .net "clk", 0 0, v0x60000257db00_0;  alias, 1 drivers
v0x60000257cb40_0 .net "data_in", 7 0, v0x60000257ddd0_0;  alias, 1 drivers
v0x60000257cbd0_0 .var "data_out", 7 0;
v0x60000257cc60_0 .net "load", 0 0, L_0x60000267c140;  1 drivers
v0x60000257ccf0_0 .net "reset_b", 0 0, v0x60000257dcb0_0;  alias, 1 drivers
S_0x121f04920 .scope module, "reg2" "register" 2 65, 2 1 0, S_0x121f041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_b";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x60000027c340 .param/l "width" 0 2 2, +C4<00000000000000000000000000001000>;
v0x60000257ce10_0 .net "clear", 0 0, L_0x60000267c320;  1 drivers
v0x60000257cea0_0 .net "clk", 0 0, v0x60000257db00_0;  alias, 1 drivers
v0x60000257cf30_0 .net "data_in", 7 0, v0x60000257ddd0_0;  alias, 1 drivers
v0x60000257cfc0_0 .var "data_out", 7 0;
v0x60000257d050_0 .net "load", 0 0, L_0x60000267c280;  1 drivers
v0x60000257d0e0_0 .net "reset_b", 0 0, v0x60000257dcb0_0;  alias, 1 drivers
S_0x121f04a90 .scope module, "reg3" "register" 2 76, 2 1 0, S_0x121f041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_b";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x60000027c4c0 .param/l "width" 0 2 2, +C4<00000000000000000000000000001000>;
v0x60000257d200_0 .net "clear", 0 0, L_0x60000267c460;  1 drivers
v0x60000257d290_0 .net "clk", 0 0, v0x60000257db00_0;  alias, 1 drivers
v0x60000257d320_0 .net "data_in", 7 0, v0x60000257ddd0_0;  alias, 1 drivers
v0x60000257d3b0_0 .var "data_out", 7 0;
v0x60000257d440_0 .net "load", 0 0, L_0x60000267c3c0;  1 drivers
v0x60000257d4d0_0 .net "reset_b", 0 0, v0x60000257dcb0_0;  alias, 1 drivers
    .scope S_0x121f04360;
T_0 ;
    %wait E_0x60000027c040;
    %load/vec4 v0x60000257c000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x60000257c120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60000257c090_0, 0, 4;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60000257c090_0, 0, 4;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60000257c090_0, 0, 4;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60000257c090_0, 0, 4;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000257c090_0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x121f04640;
T_1 ;
    %wait E_0x60000027c1c0;
    %load/vec4 v0x60000257c900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000257c7e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60000257c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000257c7e0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x60000257c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x60000257c750_0;
    %assign/vec4 v0x60000257c7e0_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x121f047b0;
T_2 ;
    %wait E_0x60000027c1c0;
    %load/vec4 v0x60000257ccf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000257cbd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000257ca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000257cbd0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x60000257cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x60000257cb40_0;
    %assign/vec4 v0x60000257cbd0_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x121f04920;
T_3 ;
    %wait E_0x60000027c1c0;
    %load/vec4 v0x60000257d0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000257cfc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000257ce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000257cfc0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x60000257d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x60000257cf30_0;
    %assign/vec4 v0x60000257cfc0_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x121f04a90;
T_4 ;
    %wait E_0x60000027c1c0;
    %load/vec4 v0x60000257d4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000257d3b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60000257d200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000257d3b0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x60000257d440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x60000257d320_0;
    %assign/vec4 v0x60000257d3b0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x121f04080;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x60000257db00_0;
    %inv;
    %store/vec4 v0x60000257db00_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x121f04080;
T_6 ;
    %vpi_call 2 154 "$display", "w data | w addr | w en | r data | r addr" {0 0 0};
    %vpi_call 2 155 "$monitor", "   %h  |    %h   |   %b  |   %h   |  %h", v0x60000257ddd0_0, v0x60000257dd40_0, v0x60000257de60_0, v0x60000257dc20_0, v0x60000257db90_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000257db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000257dcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000257de60_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x60000257ddd0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000257dd40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000257db90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000257dcb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000257db90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000257dd40_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x60000257ddd0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000257dd40_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000257db90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000257db90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000257dd40_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x60000257ddd0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000257db90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000257db90_0, 0, 2;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "register_file.v";
