{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import mantle lattice ice40\n",
      "import mantle lattice mantle40\n",
      "from magma import *\n",
      "import os\n",
      "os.environ[\"MANTLE\"] = os.getenv(\"MANTLE\", \"coreir\")\n",
      "from mantle import *\n",
      "import mantle.common.operator\n",
      "\n",
      "\n",
      "@cache_definition\n",
      "def DefineSilicaMux(height, width):\n",
      "    if \"one-hot\" == \"one-hot\":\n",
      "        if width is None:\n",
      "            T = Bit\n",
      "        else:\n",
      "            T = Bits(width)\n",
      "        inputs = []\n",
      "        for i in range(height):\n",
      "            inputs += [f\"I{i}\", In(T)]\n",
      "        class OneHotMux(Circuit):\n",
      "            name = \"SilicaOneHotMux{}{}\".format(height, width)\n",
      "            IO = inputs + [\"S\", In(Bits(height)), \"O\", Out(T)]\n",
      "            @classmethod\n",
      "            def definition(io):\n",
      "                or_ = Or(height, width)\n",
      "                wire(io.O, or_.O)\n",
      "                for i in range(height):\n",
      "                    and_ = And(2, width)\n",
      "                    wire(and_.I0, getattr(io, f\"I{i}\"))\n",
      "                    if width is not None:\n",
      "                        for j in range(width):\n",
      "                            wire(and_.I1[j], io.S[i])\n",
      "                    else:\n",
      "                        wire(and_.I1, io.S[i])\n",
      "                    wire(getattr(or_, f\"I{i}\"), and_.O)\n",
      "        return OneHotMux\n",
      "    else:\n",
      "        raise NotImplementedError()\n",
      "\n",
      "\n",
      "PISO = DefineCircuit(\"PISO\", \"O\", Out(Bit), \"SI\", In(Bit), \"PI\", In(Bits(8)), \"LOAD\", In(Bit), *ClockInterface(has_ce=False))\n",
      "Buffer = DefineCircuit(\"__silica_BufferPISO\", \"I\", In(Bits(2)), \"O\", Out(Bits(2)))\n",
      "wire(Buffer.I, Buffer.O)\n",
      "EndDefine()\n",
      "__silica_path_state = Buffer()\n",
      "SI = PISO.SI\n",
      "PI = PISO.PI\n",
      "LOAD = PISO.LOAD\n",
      "values = Register(8, has_ce=False)\n",
      "wireclock(PISO, values)\n",
      "values_next = DefineSilicaMux(2, 8)()\n",
      "wire(__silica_path_state.O, values_next.S)\n",
      "wire(values_next.O, values.I)\n",
      "O = DefineSilicaMux(2, None)()\n",
      "wire(__silica_path_state.O, O.S)\n",
      "wire(O.O, PISO.O)\n",
      "values_next_0_tmp = [values.O[__silica_i] for __silica_i in range(8)]\n",
      "O_0_tmp = values.O[negate(1)]\n",
      "__silica_cond_6 = LOAD\n",
      "values_next_0_tmp = PI\n",
      "wire(bits(values_next_0_tmp), values_next.I0)\n",
      "wire(O_0_tmp, O.I0)\n",
      "wire(__silica_path_state.I[0], __silica_cond_6)\n",
      "values_next_1_tmp = [values.O[__silica_i] for __silica_i in range(8)]\n",
      "O_1_tmp = values.O[negate(1)]\n",
      "__silica_cond_7 = not_(LOAD)\n",
      "values_next_1_tmp[7] = values.O[6]\n",
      "values_next_1_tmp[6] = values_next_1_tmp[5]\n",
      "values_next_1_tmp[5] = values_next_1_tmp[4]\n",
      "values_next_1_tmp[4] = values_next_1_tmp[3]\n",
      "values_next_1_tmp[3] = values_next_1_tmp[2]\n",
      "values_next_1_tmp[2] = values_next_1_tmp[1]\n",
      "values_next_1_tmp[1] = values_next_1_tmp[0]\n",
      "values_next_1_tmp[0] = SI\n",
      "wire(bits(values_next_1_tmp), values_next.I1)\n",
      "wire(O_1_tmp, O.I1)\n",
      "wire(__silica_path_state.I[1], __silica_cond_7)\n",
      "EndDefine()\n",
      "UART_TX = DefineCircuit(\"UART_TX\", \"O\", Out(Bit), \"valid\", In(Bit), \"message\", In(Bits(8)), *ClockInterface(has_ce=False))\n",
      "Buffer = DefineCircuit(\"__silica_BufferUART_TX\", \"I\", In(Bits(15)), \"O\", Out(Bits(15)))\n",
      "wire(Buffer.I, Buffer.O)\n",
      "EndDefine()\n",
      "__silica_path_state = Buffer()\n",
      "__silica_yield_state = Register(12, init=1, has_ce=False)\n",
      "\n",
      "wireclock(UART_TX, __silica_yield_state)\n",
      "__silica_yield_state_next = DefineSilicaMux(15, 12)()\n",
      "wire(__silica_path_state.O, __silica_yield_state_next.S)\n",
      "wire(__silica_yield_state_next.O, __silica_yield_state.I)\n",
      "wire(__silica_yield_state_next.I0, bits(1 << 1, 12))\n",
      "wire(__silica_yield_state_next.I1, bits(1 << 11, 12))\n",
      "wire(__silica_yield_state_next.I2, bits(1 << 2, 12))\n",
      "wire(__silica_yield_state_next.I3, bits(1 << 3, 12))\n",
      "wire(__silica_yield_state_next.I4, bits(1 << 4, 12))\n",
      "wire(__silica_yield_state_next.I5, bits(1 << 5, 12))\n",
      "wire(__silica_yield_state_next.I6, bits(1 << 6, 12))\n",
      "wire(__silica_yield_state_next.I7, bits(1 << 7, 12))\n",
      "wire(__silica_yield_state_next.I8, bits(1 << 8, 12))\n",
      "wire(__silica_yield_state_next.I9, bits(1 << 9, 12))\n",
      "wire(__silica_yield_state_next.I10, bits(1 << 10, 12))\n",
      "wire(__silica_yield_state_next.I11, bits(1 << 1, 12))\n",
      "wire(__silica_yield_state_next.I12, bits(1 << 11, 12))\n",
      "wire(__silica_yield_state_next.I13, bits(1 << 1, 12))\n",
      "wire(__silica_yield_state_next.I14, bits(1 << 11, 12))\n",
      "valid = UART_TX.valid\n",
      "message = UART_TX.message\n",
      "piso = PISO()\n",
      "piso_inputs_0 = DefineSilicaMux(15, None)()\n",
      "wire(piso_inputs_0.O, piso.SI)\n",
      "wire(__silica_path_state.O, piso_inputs_0.S)\n",
      "piso_inputs_1 = DefineSilicaMux(15, 8)()\n",
      "wire(piso_inputs_1.O, piso.PI)\n",
      "wire(__silica_path_state.O, piso_inputs_1.S)\n",
      "piso_inputs_2 = DefineSilicaMux(15, None)()\n",
      "wire(piso_inputs_2.O, piso.LOAD)\n",
      "wire(__silica_path_state.O, piso_inputs_2.S)\n",
      "O = DefineSilicaMux(15, None)()\n",
      "wire(__silica_path_state.O, O.S)\n",
      "wire(O.O, UART_TX.O)\n",
      "wire(piso_inputs_0.I0, 1)\n",
      "wire(piso_inputs_1.I0, message)\n",
      "wire(piso_inputs_2.I0, valid)\n",
      "O_0_tmp = piso.O\n",
      "__silica_cond_0 = valid\n",
      "O_0_tmp = bit(False)\n",
      "wire(O_0_tmp, O.I0)\n",
      "wire(__silica_path_state.I[0], and_(__silica_yield_state.O[0], __silica_cond_0))\n",
      "wire(piso_inputs_0.I1, 1)\n",
      "wire(piso_inputs_1.I1, message)\n",
      "wire(piso_inputs_2.I1, valid)\n",
      "O_1_tmp = piso.O\n",
      "__silica_cond_1 = not_(valid)\n",
      "wire(O_1_tmp, O.I1)\n",
      "wire(__silica_path_state.I[1], and_(__silica_yield_state.O[0], __silica_cond_1))\n",
      "wire(piso_inputs_0.I2, 1)\n",
      "wire(piso_inputs_1.I2, message)\n",
      "wire(piso_inputs_2.I2, 0)\n",
      "O_2_tmp = piso.O\n",
      "wire(O_2_tmp, O.I2)\n",
      "wire(__silica_path_state.I[2], __silica_yield_state.O[1])\n",
      "wire(piso_inputs_0.I3, 1)\n",
      "wire(piso_inputs_1.I3, message)\n",
      "wire(piso_inputs_2.I3, 0)\n",
      "O_3_tmp = piso.O\n",
      "wire(O_3_tmp, O.I3)\n",
      "wire(__silica_path_state.I[3], __silica_yield_state.O[2])\n",
      "wire(piso_inputs_0.I4, 1)\n",
      "wire(piso_inputs_1.I4, message)\n",
      "wire(piso_inputs_2.I4, 0)\n",
      "O_4_tmp = piso.O\n",
      "wire(O_4_tmp, O.I4)\n",
      "wire(__silica_path_state.I[4], __silica_yield_state.O[3])\n",
      "wire(piso_inputs_0.I5, 1)\n",
      "wire(piso_inputs_1.I5, message)\n",
      "wire(piso_inputs_2.I5, 0)\n",
      "O_5_tmp = piso.O\n",
      "wire(O_5_tmp, O.I5)\n",
      "wire(__silica_path_state.I[5], __silica_yield_state.O[4])\n",
      "wire(piso_inputs_0.I6, 1)\n",
      "wire(piso_inputs_1.I6, message)\n",
      "wire(piso_inputs_2.I6, 0)\n",
      "O_6_tmp = piso.O\n",
      "wire(O_6_tmp, O.I6)\n",
      "wire(__silica_path_state.I[6], __silica_yield_state.O[5])\n",
      "wire(piso_inputs_0.I7, 1)\n",
      "wire(piso_inputs_1.I7, message)\n",
      "wire(piso_inputs_2.I7, 0)\n",
      "O_7_tmp = piso.O\n",
      "wire(O_7_tmp, O.I7)\n",
      "wire(__silica_path_state.I[7], __silica_yield_state.O[6])\n",
      "wire(piso_inputs_0.I8, 1)\n",
      "wire(piso_inputs_1.I8, message)\n",
      "wire(piso_inputs_2.I8, 0)\n",
      "O_8_tmp = piso.O\n",
      "wire(O_8_tmp, O.I8)\n",
      "wire(__silica_path_state.I[8], __silica_yield_state.O[7])\n",
      "wire(piso_inputs_0.I9, 1)\n",
      "wire(piso_inputs_1.I9, message)\n",
      "wire(piso_inputs_2.I9, 0)\n",
      "O_9_tmp = piso.O\n",
      "wire(O_9_tmp, O.I9)\n",
      "wire(__silica_path_state.I[9], __silica_yield_state.O[8])\n",
      "wire(piso_inputs_0.I10, 1)\n",
      "wire(piso_inputs_1.I10, message)\n",
      "wire(piso_inputs_2.I10, 0)\n",
      "O_10_tmp = piso.O\n",
      "wire(O_10_tmp, O.I10)\n",
      "wire(__silica_path_state.I[10], __silica_yield_state.O[9])\n",
      "wire(piso_inputs_0.I11, 1)\n",
      "wire(piso_inputs_1.I11, message)\n",
      "wire(piso_inputs_2.I11, valid)\n",
      "O_11_tmp = piso.O\n",
      "__silica_cond_2 = valid\n",
      "O_11_tmp = bit(False)\n",
      "wire(O_11_tmp, O.I11)\n",
      "wire(__silica_path_state.I[11], and_(__silica_yield_state.O[10], __silica_cond_2))\n",
      "wire(piso_inputs_0.I12, 1)\n",
      "wire(piso_inputs_1.I12, message)\n",
      "wire(piso_inputs_2.I12, valid)\n",
      "O_12_tmp = piso.O\n",
      "__silica_cond_3 = not_(valid)\n",
      "wire(O_12_tmp, O.I12)\n",
      "wire(__silica_path_state.I[12], and_(__silica_yield_state.O[10], __silica_cond_3))\n",
      "wire(piso_inputs_0.I13, 1)\n",
      "wire(piso_inputs_1.I13, message)\n",
      "wire(piso_inputs_2.I13, valid)\n",
      "O_13_tmp = piso.O\n",
      "__silica_cond_4 = valid\n",
      "O_13_tmp = bit(False)\n",
      "wire(O_13_tmp, O.I13)\n",
      "wire(__silica_path_state.I[13], and_(__silica_yield_state.O[11], __silica_cond_4))\n",
      "wire(piso_inputs_0.I14, 1)\n",
      "wire(piso_inputs_1.I14, message)\n",
      "wire(piso_inputs_2.I14, valid)\n",
      "O_14_tmp = piso.O\n",
      "__silica_cond_5 = not_(valid)\n",
      "wire(O_14_tmp, O.I14)\n",
      "wire(__silica_path_state.I[14], and_(__silica_yield_state.O[11], __silica_cond_5))\n",
      "EndDefine()\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"lattice\"\n",
    "import silica as si\n",
    "import magma as m\n",
    "from silica import bits, add, coroutine_create\n",
    "from magma.bit_vector import BitVector\n",
    "from magma.testing.coroutine import check\n",
    "\n",
    "def DefinePISO(n):\n",
    "    @si.coroutine(inputs={\"SI\": si.Bit, \"PI\": si.Bits(n), \"LOAD\": si.Bit})\n",
    "    def PISO():\n",
    "        values = bits(0, n)\n",
    "        O = values[-1]\n",
    "        while True:\n",
    "            SI, PI, LOAD = yield O\n",
    "            O = values[-1]\n",
    "            if LOAD:\n",
    "                values = PI\n",
    "            else:\n",
    "                # values = [SI] + values[:-1]\n",
    "                for i in range(n - 1, 0, -1):\n",
    "                    values[i] = values[i - 1]\n",
    "                values[0] = SI\n",
    "    return PISO\n",
    "\n",
    "\n",
    "\n",
    "@si.coroutine(inputs={\"valid\": si.Bit, \"message\": si.Bits(8)})\n",
    "def UART_TX():\n",
    "    piso = coroutine_create(DefinePISO(8))\n",
    "    valid, message = yield\n",
    "    while True:\n",
    "        O = piso.send((1, message, valid))\n",
    "        if valid:\n",
    "            O = False\n",
    "            valid, message = yield O\n",
    "            for j in range(9):\n",
    "                O = piso.send((1, message, 0))\n",
    "                valid, message = yield O\n",
    "        else:\n",
    "            valid, message = yield O\n",
    "        \n",
    "uart = si.compile(UART_TX(), file_name=\"build/silica_uart.py\")\n",
    "with open(\"build/silica_uart.py\", \"r\") as magma_file:\n",
    "    print(magma_file.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Got      : 222\n",
      "Expected : 222\n",
      "Got      : 173\n",
      "Expected : 173\n",
      "Got      : 190\n",
      "Expected : 190\n",
      "Got      : 239\n",
      "Expected : 239\n",
      "Passed!\n"
     ]
    }
   ],
   "source": [
    "from magma.bitutils import int2seq, seq2int\n",
    "messages = [0xDE, 0xAD, 0xBE, 0xEF]\n",
    "uart_tx = UART_TX()\n",
    "  \n",
    "@si.coroutine\n",
    "def inputs_generator(messages):\n",
    "    while True:\n",
    "        for message in messages:\n",
    "            valid = True\n",
    "            message = int2seq(message, 8)\n",
    "            yield valid, message\n",
    "            for j in range(9):\n",
    "                valid = False\n",
    "                message = int2seq(0, 8)\n",
    "                yield valid, message\n",
    "                \n",
    "inputs = inputs_generator(messages)\n",
    "for i in range(4):\n",
    "    message = []\n",
    "    for j in range(10):\n",
    "        uart_tx.send((inputs.valid, inputs.message))\n",
    "        next(inputs)\n",
    "        message.insert(0, uart_tx.O)\n",
    "    print(f\"Got      : {seq2int(message[1:-1])}\")\n",
    "    print(f\"Expected : {messages[i]}\")\n",
    "    assert message[0] == 1\n",
    "    assert message[-1] == 0\n",
    "    assert seq2int(message[1:-1]) == messages[i]\n",
    "\n",
    "\n",
    "check(uart, UART_TX(), len(messages) * 10, inputs_generator(messages))\n",
    "print(\"Passed!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "In Run Generators\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "\n",
      "Modified?: Yes\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== UART_TX ===\n",
      "\n",
      "   Number of wires:               1160\n",
      "   Number of wire bits:           4599\n",
      "   Number of public wires:        1155\n",
      "   Number of public wire bits:    4594\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 35\n",
      "     SB_DFF                         20\n",
      "     SB_LUT4                        15\n",
      "\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/silica_uart.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          11 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          27 / 1280\n",
      "  DFF        20\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   12\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLK$2, 20 / 20\n",
      "  promoted 1 nets\n",
      "    1 clk\n",
      "  1 globals\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 169\n",
      "  at iteration #50: temp = 3.45527, wire length = 211\n",
      "  at iteration #100: temp = 0.507358, wire length = 106\n",
      "  at iteration #150: temp = 0.00122672, wire length = 69\n",
      "  final wire length = 69\n",
      "\n",
      "After placement:\n",
      "PIOs       6 / 96\n",
      "PLBs       11 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.04s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     14 / 6944\n",
      "span_12    8 / 1440\n",
      "\n",
      "  route time 0.01s\n",
      "write_txt build/silica_uart.txt...\n",
      "\n",
      "Total number of logic levels: 4\n",
      "Total path delay: 5.70 ns (175.32 MHz)\n"
     ]
    }
   ],
   "source": [
    "!magma -o coreir -m coreir -t UART_TX build/silica_uart.py\n",
    "!coreir -i build/silica_uart.json -o build/silica_uart.v\n",
    "!yosys -p 'synth_ice40 -top UART_TX -blif build/silica_uart.blif' build/silica_uart.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/silica_uart.txt build/silica_uart.blif\n",
    "!icetime -tmd hx1k build/silica_uart.txt  | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Warning: number of inputs is not equal to the number of outputs\n",
      "Warning: only 1 of the 2 arguments will be wired\n",
      "Warning: adding an output inst0.O[0] to a wire with an output inst0.O[0]\n",
      "Warning: adding an output inst0.O[1] to a wire with an output inst0.O[1]\n",
      "Warning: adding an output inst0.O[2] to a wire with an output inst0.O[2]\n",
      "Warning: adding an output inst0.O[3] to a wire with an output inst0.O[3]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling FullAdder\n",
      "compiling Add4Cout\n",
      "compiling Register4R\n",
      "compiling Counter4R\n",
      "compiling Mux2\n",
      "compiling Register9\n",
      "compiling PISO9\n",
      "compiling main4\n"
     ]
    },
    {
     "ename": "KeyError",
     "evalue": "QualifiedInstance(instance=inst1 = SB_LUT4(LUT_INIT=0x400), scope=<magma.scope.Scope object at 0x110ba9ac8>)",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mKeyError\u001b[0m                                  Traceback (most recent call last)",
      "\u001b[0;32m<ipython-input-7-494bde06e45c>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m()\u001b[0m\n\u001b[1;32m     25\u001b[0m \u001b[0mcompile\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"build/magma_uart\"\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mmain\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     26\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 27\u001b[0;31m \u001b[0mcheck\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mmain\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mUART_TX\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mlen\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mmessages\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m*\u001b[0m \u001b[0;36m10\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0minputs_generator\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mmessages\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m",
      "\u001b[0;32m~/repos/magma/magma/testing/coroutine.py\u001b[0m in \u001b[0;36mcheck\u001b[0;34m(circuit, sim, number_of_cycles, inputs_generator)\u001b[0m\n\u001b[1;32m     40\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     41\u001b[0m \u001b[0;32mdef\u001b[0m \u001b[0mcheck\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mcircuit\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0msim\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mnumber_of_cycles\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0minputs_generator\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mNone\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 42\u001b[0;31m     \u001b[0msimulator\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mPythonSimulator\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mcircuit\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mclock\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mcircuit\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mCLK\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     43\u001b[0m     \u001b[0mfailed\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;32mFalse\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     44\u001b[0m     \u001b[0;32mfor\u001b[0m \u001b[0mcycle\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mrange\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mnumber_of_cycles\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/repos/magma/magma/simulator/python_simulator.py\u001b[0m in \u001b[0;36m__init__\u001b[0;34m(self, main_circuit, clock)\u001b[0m\n\u001b[1;32m    241\u001b[0m         \u001b[0msetup_clocks\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mmain_circuit\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    242\u001b[0m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mmain_circuit\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mmain_circuit\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 243\u001b[0;31m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtxfm\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mflatten\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mmain_circuit\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    244\u001b[0m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mcircuit\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtxfm\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mcircuit\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    245\u001b[0m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mvalue_store\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mValueStore\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/repos/magma/magma/transforms.py\u001b[0m in \u001b[0;36mflatten\u001b[0;34m(circuit)\u001b[0m\n\u001b[1;32m    197\u001b[0m             \u001b[0;32mif\u001b[0m \u001b[0morigbit\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0misinput\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    198\u001b[0m                 \u001b[0mnewbit\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mnew_inst\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0minterface\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mports\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mname\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 199\u001b[0;31m                 \u001b[0mwire_new_bit\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0morigbit\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mnewbit\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mqual_inst\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mscope\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mprimitive_map\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mbit_map\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mcircuit\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mflattened_circuit\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    200\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    201\u001b[0m     \u001b[0;31m# Finally, wire up the circuit outputs\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/repos/magma/magma/transforms.py\u001b[0m in \u001b[0;36mwire_new_bit\u001b[0;34m(origbit, newbit, cur_scope, primitive_map, bit_map, old_circuit, flattened_circuit)\u001b[0m\n\u001b[1;32m    168\u001b[0m         \u001b[0mcollapsed_in_bits\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mappend\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mintermediate_in\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    169\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 170\u001b[0;31m     \u001b[0mnewsource\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mget_new_source\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0msource_qual\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mprimitive_map\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mold_circuit\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mnew_circuit\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    171\u001b[0m     \u001b[0mwire\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mnewsource\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mnewbit\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    172\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/repos/magma/magma/transforms.py\u001b[0m in \u001b[0;36mget_new_source\u001b[0;34m(source_qual, primitive_map, old_circuit, new_circuit)\u001b[0m\n\u001b[1;32m    111\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0misprimitive\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtype\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mold_primitive\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    112\u001b[0m             \u001b[0;32mraise\u001b[0m \u001b[0mMagmaTransformException\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"Failed to collapse bit to primitive. bit={} type={}\"\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mformat\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mold_primitive\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtype\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mold_primitive\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 113\u001b[0;31m         \u001b[0mnew_primitive\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mprimitive_map\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mQualifiedInstance\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0minstance\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mold_primitive\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mscope\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mscope\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    114\u001b[0m         \u001b[0mnewsource\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mnew_primitive\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0minterface\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mports\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mbitref\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mname\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    115\u001b[0m     \u001b[0;32melif\u001b[0m \u001b[0misinstance\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mbitref\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mDefnRef\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mKeyError\u001b[0m: QualifiedInstance(instance=inst1 = SB_LUT4(LUT_INIT=0x400), scope=<magma.scope.Scope object at 0x110ba9ac8>)"
     ]
    }
   ],
   "source": [
    "import sys\n",
    "from magma import *\n",
    "from mantle import Counter, Decode, DFF, LUT3, LUT2, I0, I1\n",
    "from mantle import DefinePISO as MantleDefinePISO\n",
    "\n",
    "main = DefineCircuit(\"main4\", \"valid\", In(Bit), \"message\", In(Bits(8)), \"O\", Out(Bit), \"CLK\", In(Clock))\n",
    "\n",
    "count = Counter(4, has_reset=True)\n",
    "done = Decode(10, 4)(count)\n",
    "\n",
    "run = DFF()\n",
    "run_n = LUT3([0,0,1,0, 1,0,1,0])\n",
    "run_n(done, main.valid, run)\n",
    "run(run_n)\n",
    "\n",
    "reset = LUT2(I0&~I1)(done, run)\n",
    "load = LUT2(I0&~I1)(main.valid,run)\n",
    "wire(count.RESET, reset)\n",
    "\n",
    "shift = MantleDefinePISO(9)()\n",
    "shift(1, concat(bits(0, 1), main.message), load)\n",
    "wire(shift.O, main.O)\n",
    "EndDefine()\n",
    "\n",
    "compile(\"build/magma_uart\", main)\n",
    "\n",
    "check(main, UART_TX(), len(messages) * 10, inputs_generator(messages))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "!yosys -p 'synth_ice40 -top main -blif build/magma_uart.blif' build/magma_uart.v | grep -A 15 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/magma_uart.txt build/magma_uart.blif\n",
    "!icetime -tmd hx1k build/magma_uart.txt | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
