0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/UserTest1/College/CompArq/DebugUnit/DebugUnit.sim/sim_1/synth/timing/xsim/TopLevel_tb_time_synth.v,1697317106,verilog,,C:/Users/UserTest1/College/CompArq/DebugUnit/DebugUnit.srcs/sources_1/new/Macros.v,,BaudRateGenerator;DebugUnit;TopLevel;TxUART;glbl,,,../../../../../DebugUnit.srcs/sources_1/new,,,,,
C:/Users/UserTest1/College/CompArq/DebugUnit/DebugUnit.srcs/sim_1/new/TopLevel_tb.v,1697310693,verilog,,,C:/Users/UserTest1/College/CompArq/DebugUnit/DebugUnit.srcs/sources_1/new/Macros.v,TopLevel_tb,,,../../../../../DebugUnit.srcs/sources_1/new,,,,,
C:/Users/UserTest1/College/CompArq/DebugUnit/DebugUnit.srcs/sources_1/new/Macros.v,1697309595,verilog,,C:/Users/UserTest1/College/CompArq/DebugUnit/DebugUnit.srcs/sim_1/new/TopLevel_tb.v,,,,,../../../../../DebugUnit.srcs/sources_1/new,,,,,
