{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 16:27:13 2021 " "Info: Processing started: Tue Mar 23 16:27:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegALUOutWrite " "Info: Detected ripple clock \"Controle:Controle\|RegALUOutWrite\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegALUOutWrite" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxALUSrcB:MuxALUSrcB\|Mux32~0 " "Info: Detected gated clock \"MuxALUSrcB:MuxALUSrcB\|Mux32~0\" as buffer" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 10 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxALUSrcB:MuxALUSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|estado\[1\] " "Info: Detected ripple clock \"Controle:Controle\|estado\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 70 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|estado\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] register Registrador:PC\|Saida\[31\] 106.61 MHz 9.38 ns Internal " "Info: Clock \"clock\" has Internal fmax of 106.61 MHz between source register \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]\" and destination register \"Registrador:PC\|Saida\[31\]\" (period= 9.38 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.975 ns + Longest register register " "Info: + Longest register to register delay is 3.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] 1 REG LCCOMB_X2_Y11_N28 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y11_N28; Fanout = 5; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.053 ns) 0.442 ns Ula32:Alu\|carry_temp\[5\]~1 2 COMB LCCOMB_X2_Y11_N0 4 " "Info: 2: + IC(0.389 ns) + CELL(0.053 ns) = 0.442 ns; Loc. = LCCOMB_X2_Y11_N0; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[5\]~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.442 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] Ula32:Alu|carry_temp[5]~1 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 0.710 ns Ula32:Alu\|carry_temp\[9\]~3 3 COMB LCCOMB_X2_Y11_N4 5 " "Info: 3: + IC(0.215 ns) + CELL(0.053 ns) = 0.710 ns; Loc. = LCCOMB_X2_Y11_N4; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~3'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[9]~3 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 0.984 ns Ula32:Alu\|carry_temp\[13\]~5DUPLICATE 4 COMB LCCOMB_X2_Y11_N10 1 " "Info: 4: + IC(0.221 ns) + CELL(0.053 ns) = 0.984 ns; Loc. = LCCOMB_X2_Y11_N10; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~5DUPLICATE'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[13]~5DUPLICATE } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 1.245 ns Ula32:Alu\|carry_temp\[15\]~6 5 COMB LCCOMB_X2_Y11_N30 3 " "Info: 5: + IC(0.208 ns) + CELL(0.053 ns) = 1.245 ns; Loc. = LCCOMB_X2_Y11_N30; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~6'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:Alu|carry_temp[13]~5DUPLICATE Ula32:Alu|carry_temp[15]~6 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 1.513 ns Ula32:Alu\|carry_temp\[17\]~7 6 COMB LCCOMB_X2_Y11_N16 3 " "Info: 6: + IC(0.215 ns) + CELL(0.053 ns) = 1.513 ns; Loc. = LCCOMB_X2_Y11_N16; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~7'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 1.779 ns Ula32:Alu\|carry_temp\[19\]~8 7 COMB LCCOMB_X2_Y11_N22 3 " "Info: 7: + IC(0.213 ns) + CELL(0.053 ns) = 1.779 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~8'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.053 ns) 2.143 ns Ula32:Alu\|carry_temp\[21\]~9 8 COMB LCCOMB_X2_Y11_N24 3 " "Info: 8: + IC(0.311 ns) + CELL(0.053 ns) = 2.143 ns; Loc. = LCCOMB_X2_Y11_N24; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~9'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.364 ns" { Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.053 ns) 2.499 ns Ula32:Alu\|carry_temp\[23\]~10 9 COMB LCCOMB_X2_Y11_N26 3 " "Info: 9: + IC(0.303 ns) + CELL(0.053 ns) = 2.499 ns; Loc. = LCCOMB_X2_Y11_N26; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~10'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.356 ns" { Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 2.768 ns Ula32:Alu\|carry_temp\[25\]~11 10 COMB LCCOMB_X2_Y11_N12 3 " "Info: 10: + IC(0.216 ns) + CELL(0.053 ns) = 2.768 ns; Loc. = LCCOMB_X2_Y11_N12; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~11'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.053 ns) 3.191 ns Ula32:Alu\|carry_temp\[27\]~12 11 COMB LCCOMB_X2_Y11_N14 3 " "Info: 11: + IC(0.370 ns) + CELL(0.053 ns) = 3.191 ns; Loc. = LCCOMB_X2_Y11_N14; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~12'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 3.464 ns Ula32:Alu\|carry_temp\[29\]~13 12 COMB LCCOMB_X2_Y11_N20 2 " "Info: 12: + IC(0.220 ns) + CELL(0.053 ns) = 3.464 ns; Loc. = LCCOMB_X2_Y11_N20; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~13'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.053 ns) 3.820 ns Ula32:Alu\|Mux0~0 13 COMB LCCOMB_X3_Y11_N0 2 " "Info: 13: + IC(0.303 ns) + CELL(0.053 ns) = 3.820 ns; Loc. = LCCOMB_X3_Y11_N0; Fanout = 2; COMB Node = 'Ula32:Alu\|Mux0~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.356 ns" { Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.975 ns Registrador:PC\|Saida\[31\] 14 REG LCFF_X3_Y11_N1 3 " "Info: 14: + IC(0.000 ns) + CELL(0.155 ns) = 3.975 ns; Loc. = LCFF_X3_Y11_N1; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:Alu|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.791 ns ( 19.90 % ) " "Info: Total cell delay = 0.791 ns ( 19.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.184 ns ( 80.10 % ) " "Info: Total interconnect delay = 3.184 ns ( 80.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.975 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[13]~5DUPLICATE Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "3.975 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} Ula32:Alu|carry_temp[5]~1 {} Ula32:Alu|carry_temp[9]~3 {} Ula32:Alu|carry_temp[13]~5DUPLICATE {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|carry_temp[29]~13 {} Ula32:Alu|Mux0~0 {} Registrador:PC|Saida[31] {} } { 0.000ns 0.389ns 0.215ns 0.221ns 0.208ns 0.215ns 0.213ns 0.311ns 0.303ns 0.216ns 0.370ns 0.220ns 0.303ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.625 ns - Smallest " "Info: - Smallest clock skew is -0.625 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.477 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 173 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 173; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 2.477 ns Registrador:PC\|Saida\[31\] 3 REG LCFF_X3_Y11_N1 3 " "Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X3_Y11_N1; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.43 % ) " "Info: Total cell delay = 1.472 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.005 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.102 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.712 ns) 2.143 ns Controle:Controle\|RegALUOutWrite 2 REG LCFF_X1_Y10_N23 1 " "Info: 2: + IC(0.577 ns) + CELL(0.712 ns) = 2.143 ns; Loc. = LCFF_X1_Y10_N23; Fanout = 1; REG Node = 'Controle:Controle\|RegALUOutWrite'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clock Controle:Controle|RegALUOutWrite } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 2.476 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0 3 COMB LCCOMB_X1_Y10_N22 1 " "Info: 3: + IC(0.000 ns) + CELL(0.333 ns) = 2.476 ns; Loc. = LCCOMB_X1_Y10_N22; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { Controle:Controle|RegALUOutWrite MuxALUSrcB:MuxALUSrcB|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.053 ns) 3.102 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] 4 REG LCCOMB_X2_Y11_N28 5 " "Info: 4: + IC(0.573 ns) + CELL(0.053 ns) = 3.102 ns; Loc. = LCCOMB_X2_Y11_N28; Fanout = 5; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 62.93 % ) " "Info: Total cell delay = 1.952 ns ( 62.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 37.07 % ) " "Info: Total interconnect delay = 1.150 ns ( 37.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { clock Controle:Controle|RegALUOutWrite MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "3.102 ns" { clock {} clock~combout {} Controle:Controle|RegALUOutWrite {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.573ns } { 0.000ns 0.854ns 0.712ns 0.333ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { clock Controle:Controle|RegALUOutWrite MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "3.102 ns" { clock {} clock~combout {} Controle:Controle|RegALUOutWrite {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.573ns } { 0.000ns 0.854ns 0.712ns 0.333ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 10 -1 0 } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.975 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[13]~5DUPLICATE Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "3.975 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} Ula32:Alu|carry_temp[5]~1 {} Ula32:Alu|carry_temp[9]~3 {} Ula32:Alu|carry_temp[13]~5DUPLICATE {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|carry_temp[29]~13 {} Ula32:Alu|Mux0~0 {} Registrador:PC|Saida[31] {} } { 0.000ns 0.389ns 0.215ns 0.221ns 0.208ns 0.215ns 0.213ns 0.311ns 0.303ns 0.216ns 0.370ns 0.220ns 0.303ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { clock Controle:Controle|RegALUOutWrite MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "3.102 ns" { clock {} clock~combout {} Controle:Controle|RegALUOutWrite {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.573ns } { 0.000ns 0.854ns 0.712ns 0.333ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Controle:Controle\|estado\[1\] MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] clock 82 ps " "Info: Found hold time violation between source  pin or register \"Controle:Controle\|estado\[1\]\" and destination pin or register \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]\" for clock \"clock\" (Hold time is 82 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.053 ns + Largest " "Info: + Largest clock skew is 1.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.102 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.712 ns) 2.143 ns Controle:Controle\|RegALUOutWrite 2 REG LCFF_X1_Y10_N23 1 " "Info: 2: + IC(0.577 ns) + CELL(0.712 ns) = 2.143 ns; Loc. = LCFF_X1_Y10_N23; Fanout = 1; REG Node = 'Controle:Controle\|RegALUOutWrite'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clock Controle:Controle|RegALUOutWrite } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 2.476 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0 3 COMB LCCOMB_X1_Y10_N22 1 " "Info: 3: + IC(0.000 ns) + CELL(0.333 ns) = 2.476 ns; Loc. = LCCOMB_X1_Y10_N22; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { Controle:Controle|RegALUOutWrite MuxALUSrcB:MuxALUSrcB|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.053 ns) 3.102 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] 4 REG LCCOMB_X2_Y11_N28 5 " "Info: 4: + IC(0.573 ns) + CELL(0.053 ns) = 3.102 ns; Loc. = LCCOMB_X2_Y11_N28; Fanout = 5; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 62.93 % ) " "Info: Total cell delay = 1.952 ns ( 62.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 37.07 % ) " "Info: Total interconnect delay = 1.150 ns ( 37.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { clock Controle:Controle|RegALUOutWrite MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "3.102 ns" { clock {} clock~combout {} Controle:Controle|RegALUOutWrite {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.573ns } { 0.000ns 0.854ns 0.712ns 0.333ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.049 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.618 ns) 2.049 ns Controle:Controle\|estado\[1\] 2 REG LCFF_X1_Y10_N17 38 " "Info: 2: + IC(0.577 ns) + CELL(0.618 ns) = 2.049 ns; Loc. = LCFF_X1_Y10_N17; Fanout = 38; REG Node = 'Controle:Controle\|estado\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { clock Controle:Controle|estado[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 71.84 % ) " "Info: Total cell delay = 1.472 ns ( 71.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.577 ns ( 28.16 % ) " "Info: Total interconnect delay = 0.577 ns ( 28.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { clock Controle:Controle|estado[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.049 ns" { clock {} clock~combout {} Controle:Controle|estado[1] {} } { 0.000ns 0.000ns 0.577ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { clock Controle:Controle|RegALUOutWrite MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "3.102 ns" { clock {} clock~combout {} Controle:Controle|RegALUOutWrite {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.573ns } { 0.000ns 0.854ns 0.712ns 0.333ns 0.053ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { clock Controle:Controle|estado[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.049 ns" { clock {} clock~combout {} Controle:Controle|estado[1] {} } { 0.000ns 0.000ns 0.577ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.877 ns - Shortest register register " "Info: - Shortest register to register delay is 0.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:Controle\|estado\[1\] 1 REG LCFF_X1_Y10_N17 38 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y10_N17; Fanout = 38; REG Node = 'Controle:Controle\|estado\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|estado[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.228 ns) 0.877 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] 2 REG LCCOMB_X2_Y11_N28 5 " "Info: 2: + IC(0.649 ns) + CELL(0.228 ns) = 0.877 ns; Loc. = LCCOMB_X2_Y11_N28; Fanout = 5; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { Controle:Controle|estado[1] MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 26.00 % ) " "Info: Total cell delay = 0.228 ns ( 26.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.649 ns ( 74.00 % ) " "Info: Total interconnect delay = 0.649 ns ( 74.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { Controle:Controle|estado[1] MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "0.877 ns" { Controle:Controle|estado[1] {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} } { 0.000ns 0.649ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 70 -1 0 } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { clock Controle:Controle|RegALUOutWrite MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "3.102 ns" { clock {} clock~combout {} Controle:Controle|RegALUOutWrite {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.573ns } { 0.000ns 0.854ns 0.712ns 0.333ns 0.053ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { clock Controle:Controle|estado[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.049 ns" { clock {} clock~combout {} Controle:Controle|estado[1] {} } { 0.000ns 0.000ns 0.577ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { Controle:Controle|estado[1] MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "0.877 ns" { Controle:Controle|estado[1] {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} } { 0.000ns 0.649ns } { 0.000ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock AluResult\[31\] Controle:Controle\|ALUControl\[0\] 10.537 ns register " "Info: tco from clock \"clock\" to destination pin \"AluResult\[31\]\" through register \"Controle:Controle\|ALUControl\[0\]\" is 10.537 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.471 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 173 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 173; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns Controle:Controle\|ALUControl\[0\] 3 REG LCFF_X1_Y10_N9 45 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X1_Y10_N9; Fanout = 45; REG Node = 'Controle:Controle\|ALUControl\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clock~clkctrl Controle:Controle|ALUControl[0] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl Controle:Controle|ALUControl[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|ALUControl[0] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.972 ns + Longest register pin " "Info: + Longest register to pin delay is 7.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:Controle\|ALUControl\[0\] 1 REG LCFF_X1_Y10_N9 45 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y10_N9; Fanout = 45; REG Node = 'Controle:Controle\|ALUControl\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|ALUControl[0] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.357 ns) 0.988 ns Ula32:Alu\|carry_temp\[5\]~1 2 COMB LCCOMB_X2_Y11_N0 4 " "Info: 2: + IC(0.631 ns) + CELL(0.357 ns) = 0.988 ns; Loc. = LCCOMB_X2_Y11_N0; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[5\]~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { Controle:Controle|ALUControl[0] Ula32:Alu|carry_temp[5]~1 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 1.256 ns Ula32:Alu\|carry_temp\[9\]~3 3 COMB LCCOMB_X2_Y11_N4 5 " "Info: 3: + IC(0.215 ns) + CELL(0.053 ns) = 1.256 ns; Loc. = LCCOMB_X2_Y11_N4; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~3'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[9]~3 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 1.530 ns Ula32:Alu\|carry_temp\[13\]~5DUPLICATE 4 COMB LCCOMB_X2_Y11_N10 1 " "Info: 4: + IC(0.221 ns) + CELL(0.053 ns) = 1.530 ns; Loc. = LCCOMB_X2_Y11_N10; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~5DUPLICATE'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[13]~5DUPLICATE } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 1.791 ns Ula32:Alu\|carry_temp\[15\]~6 5 COMB LCCOMB_X2_Y11_N30 3 " "Info: 5: + IC(0.208 ns) + CELL(0.053 ns) = 1.791 ns; Loc. = LCCOMB_X2_Y11_N30; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~6'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:Alu|carry_temp[13]~5DUPLICATE Ula32:Alu|carry_temp[15]~6 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 2.059 ns Ula32:Alu\|carry_temp\[17\]~7 6 COMB LCCOMB_X2_Y11_N16 3 " "Info: 6: + IC(0.215 ns) + CELL(0.053 ns) = 2.059 ns; Loc. = LCCOMB_X2_Y11_N16; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~7'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.325 ns Ula32:Alu\|carry_temp\[19\]~8 7 COMB LCCOMB_X2_Y11_N22 3 " "Info: 7: + IC(0.213 ns) + CELL(0.053 ns) = 2.325 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~8'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.053 ns) 2.689 ns Ula32:Alu\|carry_temp\[21\]~9 8 COMB LCCOMB_X2_Y11_N24 3 " "Info: 8: + IC(0.311 ns) + CELL(0.053 ns) = 2.689 ns; Loc. = LCCOMB_X2_Y11_N24; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~9'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.364 ns" { Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.053 ns) 3.045 ns Ula32:Alu\|carry_temp\[23\]~10 9 COMB LCCOMB_X2_Y11_N26 3 " "Info: 9: + IC(0.303 ns) + CELL(0.053 ns) = 3.045 ns; Loc. = LCCOMB_X2_Y11_N26; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~10'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.356 ns" { Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 3.314 ns Ula32:Alu\|carry_temp\[25\]~11 10 COMB LCCOMB_X2_Y11_N12 3 " "Info: 10: + IC(0.216 ns) + CELL(0.053 ns) = 3.314 ns; Loc. = LCCOMB_X2_Y11_N12; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~11'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.053 ns) 3.737 ns Ula32:Alu\|carry_temp\[27\]~12 11 COMB LCCOMB_X2_Y11_N14 3 " "Info: 11: + IC(0.370 ns) + CELL(0.053 ns) = 3.737 ns; Loc. = LCCOMB_X2_Y11_N14; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~12'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 4.010 ns Ula32:Alu\|carry_temp\[29\]~13 12 COMB LCCOMB_X2_Y11_N20 2 " "Info: 12: + IC(0.220 ns) + CELL(0.053 ns) = 4.010 ns; Loc. = LCCOMB_X2_Y11_N20; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~13'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.053 ns) 4.366 ns Ula32:Alu\|Mux0~0 13 COMB LCCOMB_X3_Y11_N0 2 " "Info: 13: + IC(0.303 ns) + CELL(0.053 ns) = 4.366 ns; Loc. = LCCOMB_X3_Y11_N0; Fanout = 2; COMB Node = 'Ula32:Alu\|Mux0~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.356 ns" { Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(1.982 ns) 7.972 ns AluResult\[31\] 14 PIN PIN_AB17 0 " "Info: 14: + IC(1.624 ns) + CELL(1.982 ns) = 7.972 ns; Loc. = PIN_AB17; Fanout = 0; PIN Node = 'AluResult\[31\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.606 ns" { Ula32:Alu|Mux0~0 AluResult[31] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.922 ns ( 36.65 % ) " "Info: Total cell delay = 2.922 ns ( 36.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.050 ns ( 63.35 % ) " "Info: Total interconnect delay = 5.050 ns ( 63.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.972 ns" { Controle:Controle|ALUControl[0] Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[13]~5DUPLICATE Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 AluResult[31] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "7.972 ns" { Controle:Controle|ALUControl[0] {} Ula32:Alu|carry_temp[5]~1 {} Ula32:Alu|carry_temp[9]~3 {} Ula32:Alu|carry_temp[13]~5DUPLICATE {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|carry_temp[29]~13 {} Ula32:Alu|Mux0~0 {} AluResult[31] {} } { 0.000ns 0.631ns 0.215ns 0.221ns 0.208ns 0.215ns 0.213ns 0.311ns 0.303ns 0.216ns 0.370ns 0.220ns 0.303ns 1.624ns } { 0.000ns 0.357ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl Controle:Controle|ALUControl[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|ALUControl[0] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.972 ns" { Controle:Controle|ALUControl[0] Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[13]~5DUPLICATE Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 AluResult[31] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "7.972 ns" { Controle:Controle|ALUControl[0] {} Ula32:Alu|carry_temp[5]~1 {} Ula32:Alu|carry_temp[9]~3 {} Ula32:Alu|carry_temp[13]~5DUPLICATE {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|carry_temp[29]~13 {} Ula32:Alu|Mux0~0 {} AluResult[31] {} } { 0.000ns 0.631ns 0.215ns 0.221ns 0.208ns 0.215ns 0.213ns 0.311ns 0.303ns 0.216ns 0.370ns 0.220ns 0.303ns 1.624ns } { 0.000ns 0.357ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 16:27:14 2021 " "Info: Processing ended: Tue Mar 23 16:27:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
