0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab9/lab9_2_1_up_down_counter/lab9_2_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab9/lab9_2_1_up_down_counter/lab9_2_1.srcs/sim_1/new/up_down_counter_tb.v,1648173563,verilog,,,,up_down_counter_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab9/lab9_2_1_up_down_counter/lab9_2_1.srcs/sources_1/new/up_down_counter.v,1648171637,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab9/lab9_2_1_up_down_counter/lab9_2_1.srcs/sim_1/new/up_down_counter_tb.v,,up_down_counter,,,,,,,,
