

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_14_11'
================================================================
* Date:           Mon Aug 12 18:49:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BNNKernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.046 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      306|      306|  1.544 us|  1.544 us|  306|  306|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |      304|      304|         8|          3|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 3, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 11 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 12 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln12 = store i7 0, i7 %k" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 14 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_2 = load i7 %k" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 18 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.87ns)   --->   "%icmp_ln14 = icmp_eq  i7 %k_2, i7 100" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 19 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.87ns)   --->   "%add_ln14 = add i7 %k_2, i7 1" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 20 'add' 'add_ln14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.body.i.i.split, void %for.inc.i.loopexit.exitStub" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 21 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %k_2" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 22 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.81ns)   --->   "%add_ln15 = add i14 %zext_ln14, i14 9900" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 23 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln12 = store i7 %add_ln14, i7 %k" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 24 'store' 'store_ln12' <Predicate = (!icmp_ln14)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i14 %add_ln15" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 25 'zext' 'zext_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%addr_out_addr = getelementptr i14 %addr_out, i64 0, i64 %zext_ln16" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 26 'getelementptr' 'addr_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%addr_out_load = load i14 %addr_out_addr" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 27 'load' 'addr_out_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10000> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 28 [1/2] (3.25ns)   --->   "%addr_out_load = load i14 %addr_out_addr" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 28 'load' 'addr_out_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10000> <RAM>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i14 %addr_out_load" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 29 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln17" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 30 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 31 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (3.25ns)   --->   "%data_load = load i14 %data_addr" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 32 'load' 'data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 33 [1/1] (3.52ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln17" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 33 'icmp' 'addr_cmp' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln17 = store i64 %zext_ln17, i64 %reuse_addr_reg" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 34 'store' 'store_ln17' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr i1 %mean, i64 0, i64 %zext_ln16" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 35 'getelementptr' 'mean_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [2/2] (3.25ns)   --->   "%m = load i14 %mean_addr" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 36 'load' 'm' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10000> <RAM>
ST_5 : Operation 37 [1/2] (3.25ns)   --->   "%data_load = load i14 %data_addr" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 37 'load' 'data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 38 [1/2] (3.25ns)   --->   "%m = load i14 %mean_addr" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 38 'load' 'm' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10000> <RAM>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 39 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.69ns)   --->   "%temp = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %data_load" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 40 'select' 'temp' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i1 %m" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 41 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (2.55ns)   --->   "%icmp_ln18 = icmp_sgt  i32 %temp, i32 0" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:18->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 42 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 43 [1/1] (2.55ns)   --->   "%z = sub i32 %temp, i32 %zext_ln12" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:19->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 43 'sub' 'z' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (2.55ns)   --->   "%z_3 = add i32 %temp, i32 %zext_ln12" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:21->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 44 'add' 'z_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (0.69ns)   --->   "%z_4 = select i1 %icmp_ln18, i32 %z, i32 %z_3" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:18->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 45 'select' 'z_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 46 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 48 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln22 = store i32 %z_4, i14 %data_addr" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:22->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 49 'store' 'store_ln22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 %z_4, i32 %reuse_reg" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:18->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 50 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.body.i.i" [benchmarks/jianyicheng/BNNKernel/src/g2.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 51 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mean]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ addr_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg         (alloca           ) [ 011110000]
reuse_reg              (alloca           ) [ 011111111]
k                      (alloca           ) [ 010000000]
store_ln12             (store            ) [ 000000000]
store_ln0              (store            ) [ 000000000]
store_ln0              (store            ) [ 000000000]
br_ln0                 (br               ) [ 000000000]
k_2                    (load             ) [ 000000000]
icmp_ln14              (icmp             ) [ 011111000]
add_ln14               (add              ) [ 000000000]
br_ln14                (br               ) [ 000000000]
zext_ln14              (zext             ) [ 000000000]
add_ln15               (add              ) [ 001000000]
store_ln12             (store            ) [ 000000000]
zext_ln16              (zext             ) [ 011111000]
addr_out_addr          (getelementptr    ) [ 000100000]
addr_out_load          (load             ) [ 010010000]
zext_ln17              (zext             ) [ 000000000]
data_addr              (getelementptr    ) [ 011101111]
reuse_addr_reg_load    (load             ) [ 000000000]
addr_cmp               (icmp             ) [ 001101100]
store_ln17             (store            ) [ 000000000]
mean_addr              (getelementptr    ) [ 000100100]
data_load              (load             ) [ 000100100]
m                      (load             ) [ 010000010]
reuse_reg_load         (load             ) [ 000000000]
temp                   (select           ) [ 010000010]
zext_ln12              (zext             ) [ 000000000]
icmp_ln18              (icmp             ) [ 000000000]
z                      (sub              ) [ 000000000]
z_3                    (add              ) [ 000000000]
z_4                    (select           ) [ 001000001]
specpipeline_ln12      (specpipeline     ) [ 000000000]
speclooptripcount_ln12 (speclooptripcount) [ 000000000]
specloopname_ln14      (specloopname     ) [ 000000000]
store_ln22             (store            ) [ 000000000]
store_ln18             (store            ) [ 000000000]
br_ln14                (br               ) [ 000000000]
ret_ln0                (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mean">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="addr_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="reuse_addr_reg_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="reuse_reg_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="k_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="addr_out_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="14" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="14" slack="0"/>
<pin id="52" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="addr_out_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="14" slack="0"/>
<pin id="57" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addr_out_load/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="data_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="14" slack="0"/>
<pin id="65" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="14" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="1"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_load/4 store_ln22/8 "/>
</bind>
</comp>

<comp id="74" class="1004" name="mean_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="14" slack="3"/>
<pin id="78" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_addr/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="14" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln12_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="7" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="k_2_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_2/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln14_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="0" index="1" bw="6" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln14_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln14_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln15_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="0" index="1" bw="14" slack="0"/>
<pin id="124" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln12_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="0" index="1" bw="7" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln16_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="1"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln17_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="1"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="reuse_addr_reg_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="3"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="addr_cmp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="14" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln17_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="14" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="3"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="reuse_reg_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="5"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="temp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="2"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="1"/>
<pin id="161" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln12_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/7 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln18_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="z_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="z/7 "/>
</bind>
</comp>

<comp id="176" class="1004" name="z_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z_3/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="z_4_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="0"/>
<pin id="185" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_4/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln18_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="0" index="1" bw="32" slack="7"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/8 "/>
</bind>
</comp>

<comp id="193" class="1005" name="reuse_addr_reg_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="200" class="1005" name="reuse_reg_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="207" class="1005" name="k_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="214" class="1005" name="icmp_ln14_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="218" class="1005" name="add_ln15_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="14" slack="1"/>
<pin id="220" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="223" class="1005" name="zext_ln16_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="3"/>
<pin id="225" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="228" class="1005" name="addr_out_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="14" slack="1"/>
<pin id="230" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="addr_out_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="addr_out_load_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="14" slack="1"/>
<pin id="235" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="addr_out_load "/>
</bind>
</comp>

<comp id="238" class="1005" name="data_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="14" slack="1"/>
<pin id="240" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="addr_cmp_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="2"/>
<pin id="245" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="248" class="1005" name="mean_addr_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="1"/>
<pin id="250" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mean_addr "/>
</bind>
</comp>

<comp id="253" class="1005" name="data_load_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_load "/>
</bind>
</comp>

<comp id="258" class="1005" name="m_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="263" class="1005" name="temp_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="270" class="1005" name="z_4_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="102" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="111" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="139"><net_src comp="136" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="147"><net_src comp="140" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="136" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="136" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="163" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="163" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="166" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="171" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="176" pin="2"/><net_sink comp="181" pin=2"/></net>

<net id="196"><net_src comp="36" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="203"><net_src comp="40" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="210"><net_src comp="44" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="217"><net_src comp="105" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="121" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="226"><net_src comp="132" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="231"><net_src comp="48" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="236"><net_src comp="55" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="241"><net_src comp="61" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="246"><net_src comp="143" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="251"><net_src comp="74" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="256"><net_src comp="68" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="261"><net_src comp="81" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="266"><net_src comp="157" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="273"><net_src comp="181" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="189" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {8 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_14_11 : mean | {5 6 }
	Port: main_Pipeline_VITIS_LOOP_14_11 : addr_out | {2 3 }
	Port: main_Pipeline_VITIS_LOOP_14_11 : data | {4 5 }
  - Chain level:
	State 1
		store_ln12 : 1
		store_ln0 : 1
		store_ln0 : 1
		k_2 : 1
		icmp_ln14 : 2
		add_ln14 : 2
		br_ln14 : 3
		zext_ln14 : 2
		add_ln15 : 3
		store_ln12 : 3
	State 2
		addr_out_addr : 1
		addr_out_load : 2
	State 3
	State 4
		data_addr : 1
		data_load : 2
		addr_cmp : 1
		store_ln17 : 1
	State 5
		m : 1
	State 6
		temp : 1
	State 7
		z : 1
		z_3 : 1
		z_4 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|          | icmp_ln14_fu_105 |    0    |    14   |
|   icmp   |  addr_cmp_fu_143 |    0    |    71   |
|          | icmp_ln18_fu_166 |    0    |    39   |
|----------|------------------|---------|---------|
|          |  add_ln14_fu_111 |    0    |    14   |
|    add   |  add_ln15_fu_121 |    0    |    17   |
|          |    z_3_fu_176    |    0    |    39   |
|----------|------------------|---------|---------|
|  select  |    temp_fu_157   |    0    |    32   |
|          |    z_4_fu_181    |    0    |    32   |
|----------|------------------|---------|---------|
|    sub   |     z_fu_171     |    0    |    39   |
|----------|------------------|---------|---------|
|          | zext_ln14_fu_117 |    0    |    0    |
|   zext   | zext_ln16_fu_132 |    0    |    0    |
|          | zext_ln17_fu_136 |    0    |    0    |
|          | zext_ln12_fu_163 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |   297   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln15_reg_218   |   14   |
|   addr_cmp_reg_243   |    1   |
| addr_out_addr_reg_228|   14   |
| addr_out_load_reg_233|   14   |
|   data_addr_reg_238  |   14   |
|   data_load_reg_253  |   32   |
|   icmp_ln14_reg_214  |    1   |
|       k_reg_207      |    7   |
|       m_reg_258      |    1   |
|   mean_addr_reg_248  |   14   |
|reuse_addr_reg_reg_193|   64   |
|   reuse_reg_reg_200  |   32   |
|     temp_reg_263     |   32   |
|      z_4_reg_270     |   32   |
|   zext_ln16_reg_223  |   64   |
+----------------------+--------+
|         Total        |   336  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_68 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_81 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   84   ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   297  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   336  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   336  |   324  |
+-----------+--------+--------+--------+
