# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab2-2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2 {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:25 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2" C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 18:07:25 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2 {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:25 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2" C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Router.sv 
# -- Compiling module router
# 
# Top level modules:
# 	router
# End time: 18:07:25 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2 {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:25 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2" C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:07:25 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2 {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/compute.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:25 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2" C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/compute.sv 
# -- Compiling module compute
# 
# Top level modules:
# 	compute
# End time: 18:07:25 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2/2.2 {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:25 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2" C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 18:07:25 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2/2.2 {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/control_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:25 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2" C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/control_8.sv 
# -- Compiling module control_8
# 
# Top level modules:
# 	control_8
# End time: 18:07:25 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2/2.2 {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/register_unit_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:25 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2" C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/register_unit_8.sv 
# -- Compiling module register_unit_8
# 
# Top level modules:
# 	register_unit_8
# End time: 18:07:25 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2/2.2 {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/Processor_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:25 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2" C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/Processor_8.sv 
# -- Compiling module Processor_8
# 
# Top level modules:
# 	Processor_8
# End time: 18:07:25 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2/2.2/.. {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/../testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:25 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/.." C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/../testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:07:25 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:07:25 on Sep 08,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor_8
# Loading work.register_unit_8
# Loading work.reg_8
# Loading work.compute
# Loading work.router
# Loading work.control_8
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/control_8.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/processor0/control_unit
# ** Warning: (vsim-8315) C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Router.sv(17): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/processor0/router
# ** Warning: (vsim-8315) C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Router.sv(7): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/processor0/router
# ** Warning: (vsim-8315) C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/compute.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/processor0/compute_unit
# ** Warning: (vsim-8315) C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/control_8.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/processor0/control_unit
#           6 error(s) detected. Try again!
# End time: 18:40:36 on Sep 08,2022, Elapsed time: 0:33:11
# Errors: 0, Warnings: 5
