{
  "DESIGN_NAME": "tt_um_smallScpu",
 "VHDL_FILES": ["dir::src/cputesty/DIG_JK_FF_AS.vhdl",
   "dir::src/cputesty/DEMUX_GATE_BUS_1.vhdl", 
   "dir::src/cputesty/DIG_Register_BUS.vhdl", 
   "dir::src/cputesty/singExtend.vhdl", 
   "dir::src/cputesty/MUX_GATE_BUS_1.vhdl", 
   "dir::src/cputesty/controllogic.vhdl", 
   "dir::src/cputesty/MUX_GATE_2.vhdl", 
   "dir::src/cputesty/ImReg.vhdl", 
   "dir::src/cputesty/MUX_GATE_BUS_3.vhdl", 
   "dir::src/cputesty/DIG_RAMDualPort.vhdl", 
   "dir::src/cputesty/DIG_Register.vhdl", 
   "dir::src/cputesty/DIG_D_FF.vhdl", 
   "dir::src/cputesty/DEMUX_GATE_4.vhdl", 
   "dir::src/cputesty/MUX_GATE_BUS_4.vhdl", 
   "dir::src/cputesty/RegisterBlock.vhdl", 
   "dir::src/cputesty/MUX_GATE_4.vhdl",
   "dir::src/cputesty/DIG_JK_FF.vhdl", 
   "dir::src/cputesty/DIG_D_FF_AS.vhdl", 
   "dir::src/cputesty/DIG_Add.vhdl", 
   "dir::src/cputesty/COMP_GATE_UNSIGNED.vhdl", 
   "dir::src/cputesty/DIG_Sub.vhdl", 
   "dir::src/cputesty/COMP_GATE_SIGNED.vhdl", 
   "dir::src/cputesty/LSL.vhdl", 
   "dir::src/cputesty/LSR.vhdl", 
   "dir::src/cputesty/ASR.vhdl", 
   "dir::src/cputesty/SWAP.vhdl", 
   "dir::src/cputesty/SWAPN.vhdl",
   "dir::src/cputesty/DIG_Mul_unsigned.vhdl",
   "dir::src/cputesty/DIG_Neg.vhdl", 
   "dir::src/cputesty/tt_um_smallScpu.vhdl"],










  "FP_SIZING": "absolute",
  "DIE_AREA": [0, 0, 1348.72, 225.76],
  "FP_DEF_TEMPLATE": "dir::def/tt_block_8x2_pg.def",
  
  "FP_IO_HLENGTH": 2,
  "FP_IO_VLENGTH": 2,

  "//": "use alternative efabless decap cells to solve LI density issue",
  "DECAP_CELL": [
    "sky130_fd_sc_hd__decap_3",
    "sky130_fd_sc_hd__decap_4",
    "sky130_fd_sc_hd__decap_6",
    "sky130_fd_sc_hd__decap_8",
    "sky130_ef_sc_hd__decap_12"
  ],

  "//": "period is in ns, so 20ns == 50mHz",
  "CLOCK_PERIOD": 100,
  "CLOCK_PORT": "clk",

  "//": "don't use power rings or met5",
  "DESIGN_IS_CORE": false,
  "RT_MAX_LAYER": "met4",

  "//": "make the PDN denser",
  "FP_PDN_VOFFSET": 20.355,
  "FP_PDN_VPITCH": 40.710,

  "//": "save some time",
  "RUN_KLAYOUT_XOR": false,

  "//": "reduce wasted space",
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6
}
