#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep  3 16:41:17 2022
# Process ID: 28784
# Current directory: C:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.runs/design_1_AXI_TO_BRAM_0_4_synth_1
# Command line: vivado.exe -log design_1_AXI_TO_BRAM_0_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_TO_BRAM_0_4.tcl
# Log file: C:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.runs/design_1_AXI_TO_BRAM_0_4_synth_1/design_1_AXI_TO_BRAM_0_4.vds
# Journal file: C:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.runs/design_1_AXI_TO_BRAM_0_4_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_AXI_TO_BRAM_0_4.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1146.996 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Andrej/VHDL_projects/ip_repo/AXI_TO_BRAM_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Andrej/VHDL_projects/ip_repo/doPivoting_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_AXI_TO_BRAM_0_4 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33060
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1153.605 ; gain = 6.609
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AXI_TO_BRAM_0_4' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ip/design_1_AXI_TO_BRAM_0_4/synth/design_1_AXI_TO_BRAM_0_4.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'AXI_TO_BRAM_v1_0' declared at 'c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/b688/hdl/AXI_TO_BRAM_v1_0.vhd:5' bound to instance 'U0' of component 'AXI_TO_BRAM_v1_0' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ip/design_1_AXI_TO_BRAM_0_4/synth/design_1_AXI_TO_BRAM_0_4.vhd:158]
INFO: [Synth 8-638] synthesizing module 'AXI_TO_BRAM_v1_0' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/b688/hdl/AXI_TO_BRAM_v1_0.vhd:53]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'AXI_TO_BRAM_v1_0_S00_AXI' declared at 'c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/b688/hdl/AXI_TO_BRAM_v1_0_S00_AXI.vhd:5' bound to instance 'AXI_TO_BRAM_v1_0_S00_AXI_inst' of component 'AXI_TO_BRAM_v1_0_S00_AXI' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/b688/hdl/AXI_TO_BRAM_v1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'AXI_TO_BRAM_v1_0_S00_AXI' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/b688/hdl/AXI_TO_BRAM_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'bram_rdata' is read in the process but is not in the sensitivity list [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/b688/hdl/AXI_TO_BRAM_v1_0_S00_AXI.vhd:411]
INFO: [Synth 8-256] done synthesizing module 'AXI_TO_BRAM_v1_0_S00_AXI' (1#1) [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/b688/hdl/AXI_TO_BRAM_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'AXI_TO_BRAM_v1_0' (2#1) [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/b688/hdl/AXI_TO_BRAM_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'design_1_AXI_TO_BRAM_0_4' (3#1) [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ip/design_1_AXI_TO_BRAM_0_4/synth/design_1_AXI_TO_BRAM_0_4.vhd:87]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1212.273 ; gain = 65.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1212.273 ; gain = 65.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1212.273 ; gain = 65.277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1212.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1311.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1311.504 ; gain = 0.016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1311.504 ; gain = 164.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1311.504 ; gain = 164.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1311.504 ; gain = 164.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1311.504 ; gain = 164.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   6 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1311.504 ; gain = 164.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 1311.504 ; gain = 164.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 1311.504 ; gain = 164.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 1323.082 ; gain = 176.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1330.406 ; gain = 183.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1330.406 ; gain = 183.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1330.406 ; gain = 183.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:09 . Memory (MB): peak = 1330.406 ; gain = 183.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:09 . Memory (MB): peak = 1330.406 ; gain = 183.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:09 . Memory (MB): peak = 1330.406 ; gain = 183.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     7|
|5     |LUT5 |    20|
|6     |LUT6 |    69|
|7     |FDRE |   200|
|8     |FDSE |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:09 . Memory (MB): peak = 1330.406 ; gain = 183.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:04 . Memory (MB): peak = 1330.406 ; gain = 84.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:09 . Memory (MB): peak = 1330.406 ; gain = 183.410
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1342.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1346.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 1346.023 ; gain = 199.027
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.runs/design_1_AXI_TO_BRAM_0_4_synth_1/design_1_AXI_TO_BRAM_0_4.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI_TO_BRAM_0_4, cache-ID = 9414994daae86e91
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.runs/design_1_AXI_TO_BRAM_0_4_synth_1/design_1_AXI_TO_BRAM_0_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI_TO_BRAM_0_4_utilization_synth.rpt -pb design_1_AXI_TO_BRAM_0_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep  3 16:43:11 2022...
