0.7
2020.2
Feb 21 2023
20:21:35
C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.sim/sim_1/synth/func/xsim/sobel_operator_tb_func_synth.v,1718494266,verilog,,,,glbl;top,,axi_vip_v1_1_13;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_13,../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ec67/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/ec67/hdl;C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/sim_1/new/rgb_to_grayscale_tb.sv,1717856036,systemVerilog,,,,rgb_to_grayscale_tb,,axi_vip_v1_1_13;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_13,../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/ec67/hdl;C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/sim_1/new/sobel_operator_tb.sv,1718491664,systemVerilog,,,,sobel_operator_tb,,axi_vip_v1_1_13;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_13,../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ec67/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/ec67/hdl;C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
