// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _pyrconstuct_top_HH_
#define _pyrconstuct_top_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pyrconstuct_top_Block_codeRepl20_proc.h"
#include "pyrconstuct_top_Loop_1_proc.h"
#include "fft_config1_s.h"
#include "pyrconstuct_top_Loop_2_proc.h"
#include "pyrconstuct_top_Loop_3_proc.h"
#include "pyrconstuct_top_Loop_4_proc.h"
#include "pyrconstuct_top_Block_proc.h"
#include "fft_config2_s.h"
#include "pyrconstuct_top_Loop_5_proc.h"
#include "pyrconstuct_top_imgOutTmpBlockRam_M_real_V.h"
#include "FIFO_pyrconstuct_top_fft_config_data_V_channel.h"
#include "FIFO_pyrconstuct_top_imgInTmp_channel.h"
#include "FIFO_pyrconstuct_top_imgOutTmpFFTStream_channel.h"
#include "FIFO_pyrconstuct_top_fftPyrOut_M_real_V.h"
#include "FIFO_pyrconstuct_top_fftPyrOut_M_imag_V.h"
#include "FIFO_pyrconstuct_top_imgInTmp2_channel.h"
#include "FIFO_pyrconstuct_top_fft_config2_data_V.h"
#include "FIFO_pyrconstuct_top_ifftPyrOut_channel.h"

namespace ap_rtl {

struct pyrconstuct_top : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > imgIn_TDATA;
    sc_out< sc_lv<24> > pyrFilOut_V_M_real_V_TDATA;
    sc_out< sc_lv<24> > pyrFilOut_V_M_imag_V_TDATA;
    sc_in< sc_lv<32> > nL;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > imgIn_TVALID;
    sc_out< sc_logic > imgIn_TREADY;
    sc_out< sc_logic > pyrFilOut_V_M_real_V_TVALID;
    sc_in< sc_logic > pyrFilOut_V_M_real_V_TREADY;
    sc_out< sc_logic > pyrFilOut_V_M_imag_V_TVALID;
    sc_in< sc_logic > pyrFilOut_V_M_imag_V_TREADY;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;


    // Module declarations
    pyrconstuct_top(sc_module_name name);
    SC_HAS_PROCESS(pyrconstuct_top);

    ~pyrconstuct_top();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    pyrconstuct_top_imgOutTmpBlockRam_M_real_V* imgOutTmpBlockRam_M_real_V_U;
    pyrconstuct_top_imgOutTmpBlockRam_M_real_V* imgOutTmpBlockRam_M_imag_V_U;
    pyrconstuct_top_Block_codeRepl20_proc* pyrconstuct_top_Block_codeRepl20_proc_U0;
    pyrconstuct_top_Loop_1_proc* pyrconstuct_top_Loop_1_proc_U0;
    fft_config1_s* fft_config1_U0;
    pyrconstuct_top_Loop_2_proc* pyrconstuct_top_Loop_2_proc_U0;
    pyrconstuct_top_Loop_3_proc* pyrconstuct_top_Loop_3_proc_U0;
    pyrconstuct_top_Loop_4_proc* pyrconstuct_top_Loop_4_proc_U0;
    pyrconstuct_top_Block_proc* pyrconstuct_top_Block_proc_U0;
    fft_config2_s* fft_config2_U0;
    pyrconstuct_top_Loop_5_proc* pyrconstuct_top_Loop_5_proc_U0;
    FIFO_pyrconstuct_top_fft_config_data_V_channel* fft_config_data_V_channel_U;
    FIFO_pyrconstuct_top_imgInTmp_channel* imgInTmp_channel_U;
    FIFO_pyrconstuct_top_imgOutTmpFFTStream_channel* imgOutTmpFFTStream_channel_U;
    FIFO_pyrconstuct_top_fftPyrOut_M_real_V* fftPyrOut_M_real_V_U;
    FIFO_pyrconstuct_top_fftPyrOut_M_imag_V* fftPyrOut_M_imag_V_U;
    FIFO_pyrconstuct_top_imgInTmp2_channel* imgInTmp2_channel_U;
    FIFO_pyrconstuct_top_fft_config2_data_V* fft_config2_data_V_U;
    FIFO_pyrconstuct_top_ifftPyrOut_channel* ifftPyrOut_channel_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<9> > imgOutTmpBlockRam_M_real_V_i_address0;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_real_V_i_ce0;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_real_V_i_we0;
    sc_signal< sc_lv<24> > imgOutTmpBlockRam_M_real_V_i_d0;
    sc_signal< sc_lv<24> > imgOutTmpBlockRam_M_real_V_i_q0;
    sc_signal< sc_lv<9> > imgOutTmpBlockRam_M_real_V_t_address0;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_real_V_t_ce0;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_real_V_t_we0;
    sc_signal< sc_lv<24> > imgOutTmpBlockRam_M_real_V_t_d0;
    sc_signal< sc_lv<24> > imgOutTmpBlockRam_M_real_V_t_q0;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_real_V_U_ap_dummy_ce;
    sc_signal< sc_lv<9> > imgOutTmpBlockRam_M_imag_V_i_address0;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_imag_V_i_ce0;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_imag_V_i_we0;
    sc_signal< sc_lv<24> > imgOutTmpBlockRam_M_imag_V_i_d0;
    sc_signal< sc_lv<24> > imgOutTmpBlockRam_M_imag_V_i_q0;
    sc_signal< sc_lv<9> > imgOutTmpBlockRam_M_imag_V_t_address0;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_imag_V_t_ce0;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_imag_V_t_we0;
    sc_signal< sc_lv<24> > imgOutTmpBlockRam_M_imag_V_t_d0;
    sc_signal< sc_lv<24> > imgOutTmpBlockRam_M_imag_V_t_q0;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_imag_V_U_ap_dummy_ce;
    sc_signal< sc_logic > pyrconstuct_top_Block_codeRepl20_proc_U0_ap_start;
    sc_signal< sc_logic > pyrconstuct_top_Block_codeRepl20_proc_U0_ap_done;
    sc_signal< sc_logic > pyrconstuct_top_Block_codeRepl20_proc_U0_ap_continue;
    sc_signal< sc_logic > pyrconstuct_top_Block_codeRepl20_proc_U0_ap_idle;
    sc_signal< sc_logic > pyrconstuct_top_Block_codeRepl20_proc_U0_ap_ready;
    sc_signal< sc_lv<8> > pyrconstuct_top_Block_codeRepl20_proc_U0_fft_config_data_V_din;
    sc_signal< sc_logic > pyrconstuct_top_Block_codeRepl20_proc_U0_fft_config_data_V_full_n;
    sc_signal< sc_logic > pyrconstuct_top_Block_codeRepl20_proc_U0_fft_config_data_V_write;
    sc_signal< sc_logic > pyrconstuct_top_Loop_1_proc_U0_ap_start;
    sc_signal< sc_logic > pyrconstuct_top_Loop_1_proc_U0_ap_done;
    sc_signal< sc_logic > pyrconstuct_top_Loop_1_proc_U0_ap_continue;
    sc_signal< sc_logic > pyrconstuct_top_Loop_1_proc_U0_ap_idle;
    sc_signal< sc_logic > pyrconstuct_top_Loop_1_proc_U0_ap_ready;
    sc_signal< sc_lv<32> > pyrconstuct_top_Loop_1_proc_U0_imgIn_TDATA;
    sc_signal< sc_logic > pyrconstuct_top_Loop_1_proc_U0_imgIn_TVALID;
    sc_signal< sc_logic > pyrconstuct_top_Loop_1_proc_U0_imgIn_TREADY;
    sc_signal< sc_lv<32> > pyrconstuct_top_Loop_1_proc_U0_imgInTmp_din;
    sc_signal< sc_logic > pyrconstuct_top_Loop_1_proc_U0_imgInTmp_full_n;
    sc_signal< sc_logic > pyrconstuct_top_Loop_1_proc_U0_imgInTmp_write;
    sc_signal< sc_logic > fft_config1_U0_ap_start;
    sc_signal< sc_logic > fft_config1_U0_ap_ce;
    sc_signal< sc_logic > fft_config1_U0_ap_done;
    sc_signal< sc_logic > fft_config1_U0_ap_idle;
    sc_signal< sc_logic > fft_config1_U0_ap_ready;
    sc_signal< sc_lv<32> > fft_config1_U0_xn_dout;
    sc_signal< sc_logic > fft_config1_U0_xn_empty_n;
    sc_signal< sc_logic > fft_config1_U0_xn_read;
    sc_signal< sc_lv<48> > fft_config1_U0_xk_din;
    sc_signal< sc_logic > fft_config1_U0_xk_full_n;
    sc_signal< sc_logic > fft_config1_U0_xk_write;
    sc_signal< sc_lv<8> > fft_config1_U0_status_data_V_din;
    sc_signal< sc_logic > fft_config1_U0_status_data_V_full_n;
    sc_signal< sc_logic > fft_config1_U0_status_data_V_write;
    sc_signal< sc_lv<8> > fft_config1_U0_config_ch_data_V_dout;
    sc_signal< sc_logic > fft_config1_U0_config_ch_data_V_empty_n;
    sc_signal< sc_logic > fft_config1_U0_config_ch_data_V_read;
    sc_signal< sc_logic > fft_config1_U0_ap_continue;
    sc_signal< sc_logic > pyrconstuct_top_Loop_2_proc_U0_ap_start;
    sc_signal< sc_logic > pyrconstuct_top_Loop_2_proc_U0_ap_done;
    sc_signal< sc_logic > pyrconstuct_top_Loop_2_proc_U0_ap_continue;
    sc_signal< sc_logic > pyrconstuct_top_Loop_2_proc_U0_ap_idle;
    sc_signal< sc_logic > pyrconstuct_top_Loop_2_proc_U0_ap_ready;
    sc_signal< sc_lv<48> > pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_dout;
    sc_signal< sc_logic > pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_empty_n;
    sc_signal< sc_logic > pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_read;
    sc_signal< sc_lv<9> > pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_address0;
    sc_signal< sc_logic > pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_ce0;
    sc_signal< sc_logic > pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_we0;
    sc_signal< sc_lv<24> > pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_d0;
    sc_signal< sc_lv<9> > pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_address0;
    sc_signal< sc_logic > pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_ce0;
    sc_signal< sc_logic > pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_we0;
    sc_signal< sc_lv<24> > pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_d0;
    sc_signal< sc_logic > ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V;
    sc_signal< sc_logic > pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status;
    sc_signal< sc_logic > ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status;
    sc_signal< sc_logic > ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status;
    sc_signal< sc_logic > ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V;
    sc_signal< sc_logic > pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status;
    sc_signal< sc_logic > ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status;
    sc_signal< sc_logic > ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status;
    sc_signal< sc_logic > pyrconstuct_top_Loop_3_proc_U0_ap_start;
    sc_signal< sc_logic > pyrconstuct_top_Loop_3_proc_U0_ap_done;
    sc_signal< sc_logic > pyrconstuct_top_Loop_3_proc_U0_ap_continue;
    sc_signal< sc_logic > pyrconstuct_top_Loop_3_proc_U0_ap_idle;
    sc_signal< sc_logic > pyrconstuct_top_Loop_3_proc_U0_ap_ready;
    sc_signal< sc_lv<9> > pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_address0;
    sc_signal< sc_logic > pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_ce0;
    sc_signal< sc_lv<24> > pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_q0;
    sc_signal< sc_lv<9> > pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_address0;
    sc_signal< sc_logic > pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_ce0;
    sc_signal< sc_lv<24> > pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_q0;
    sc_signal< sc_lv<24> > pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_din;
    sc_signal< sc_logic > pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_full_n;
    sc_signal< sc_logic > pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_write;
    sc_signal< sc_lv<24> > pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_din;
    sc_signal< sc_logic > pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_full_n;
    sc_signal< sc_logic > pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_write;
    sc_signal< sc_logic > pyrconstuct_top_Loop_4_proc_U0_ap_start;
    sc_signal< sc_logic > pyrconstuct_top_Loop_4_proc_U0_ap_done;
    sc_signal< sc_logic > pyrconstuct_top_Loop_4_proc_U0_ap_continue;
    sc_signal< sc_logic > pyrconstuct_top_Loop_4_proc_U0_ap_idle;
    sc_signal< sc_logic > pyrconstuct_top_Loop_4_proc_U0_ap_ready;
    sc_signal< sc_lv<24> > pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_dout;
    sc_signal< sc_logic > pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_empty_n;
    sc_signal< sc_logic > pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_read;
    sc_signal< sc_lv<24> > pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_dout;
    sc_signal< sc_logic > pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_empty_n;
    sc_signal< sc_logic > pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_read;
    sc_signal< sc_lv<32> > pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_din;
    sc_signal< sc_logic > pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_full_n;
    sc_signal< sc_logic > pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_write;
    sc_signal< sc_logic > pyrconstuct_top_Block_proc_U0_ap_start;
    sc_signal< sc_logic > pyrconstuct_top_Block_proc_U0_ap_done;
    sc_signal< sc_logic > pyrconstuct_top_Block_proc_U0_ap_continue;
    sc_signal< sc_logic > pyrconstuct_top_Block_proc_U0_ap_idle;
    sc_signal< sc_logic > pyrconstuct_top_Block_proc_U0_ap_ready;
    sc_signal< sc_lv<16> > pyrconstuct_top_Block_proc_U0_fft_config2_data_V_din;
    sc_signal< sc_logic > pyrconstuct_top_Block_proc_U0_fft_config2_data_V_full_n;
    sc_signal< sc_logic > pyrconstuct_top_Block_proc_U0_fft_config2_data_V_write;
    sc_signal< sc_logic > fft_config2_U0_ap_start;
    sc_signal< sc_logic > fft_config2_U0_ap_ce;
    sc_signal< sc_logic > fft_config2_U0_ap_done;
    sc_signal< sc_logic > fft_config2_U0_ap_idle;
    sc_signal< sc_logic > fft_config2_U0_ap_ready;
    sc_signal< sc_lv<32> > fft_config2_U0_xn_dout;
    sc_signal< sc_logic > fft_config2_U0_xn_empty_n;
    sc_signal< sc_logic > fft_config2_U0_xn_read;
    sc_signal< sc_lv<48> > fft_config2_U0_xk_din;
    sc_signal< sc_logic > fft_config2_U0_xk_full_n;
    sc_signal< sc_logic > fft_config2_U0_xk_write;
    sc_signal< sc_lv<8> > fft_config2_U0_status_data_V_din;
    sc_signal< sc_logic > fft_config2_U0_status_data_V_full_n;
    sc_signal< sc_logic > fft_config2_U0_status_data_V_write;
    sc_signal< sc_lv<16> > fft_config2_U0_config_ch_data_V_dout;
    sc_signal< sc_logic > fft_config2_U0_config_ch_data_V_empty_n;
    sc_signal< sc_logic > fft_config2_U0_config_ch_data_V_read;
    sc_signal< sc_logic > fft_config2_U0_ap_continue;
    sc_signal< sc_logic > pyrconstuct_top_Loop_5_proc_U0_ap_start;
    sc_signal< sc_logic > pyrconstuct_top_Loop_5_proc_U0_ap_done;
    sc_signal< sc_logic > pyrconstuct_top_Loop_5_proc_U0_ap_continue;
    sc_signal< sc_logic > pyrconstuct_top_Loop_5_proc_U0_ap_idle;
    sc_signal< sc_logic > pyrconstuct_top_Loop_5_proc_U0_ap_ready;
    sc_signal< sc_lv<48> > pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_dout;
    sc_signal< sc_logic > pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_empty_n;
    sc_signal< sc_logic > pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_read;
    sc_signal< sc_lv<24> > pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_real_V_TDATA;
    sc_signal< sc_logic > pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_real_V_TVALID;
    sc_signal< sc_logic > pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_real_V_TREADY;
    sc_signal< sc_lv<24> > pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_imag_V_TDATA;
    sc_signal< sc_logic > pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_imag_V_TVALID;
    sc_signal< sc_logic > pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_imag_V_TREADY;
    sc_signal< sc_logic > ap_sig_hs_continue;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_real_V_i_full_n;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_real_V_i_write;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_real_V_t_empty_n;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_real_V_t_read;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_imag_V_i_full_n;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_imag_V_i_write;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_imag_V_t_empty_n;
    sc_signal< sc_logic > imgOutTmpBlockRam_M_imag_V_t_read;
    sc_signal< sc_logic > fft_config_data_V_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > fft_config_data_V_channel_din;
    sc_signal< sc_logic > fft_config_data_V_channel_full_n;
    sc_signal< sc_logic > fft_config_data_V_channel_write;
    sc_signal< sc_lv<8> > fft_config_data_V_channel_dout;
    sc_signal< sc_logic > fft_config_data_V_channel_empty_n;
    sc_signal< sc_logic > fft_config_data_V_channel_read;
    sc_signal< sc_logic > imgInTmp_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > imgInTmp_channel_din;
    sc_signal< sc_logic > imgInTmp_channel_full_n;
    sc_signal< sc_logic > imgInTmp_channel_write;
    sc_signal< sc_lv<32> > imgInTmp_channel_dout;
    sc_signal< sc_logic > imgInTmp_channel_empty_n;
    sc_signal< sc_logic > imgInTmp_channel_read;
    sc_signal< sc_logic > imgOutTmpFFTStream_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<48> > imgOutTmpFFTStream_channel_din;
    sc_signal< sc_logic > imgOutTmpFFTStream_channel_full_n;
    sc_signal< sc_logic > imgOutTmpFFTStream_channel_write;
    sc_signal< sc_lv<48> > imgOutTmpFFTStream_channel_dout;
    sc_signal< sc_logic > imgOutTmpFFTStream_channel_empty_n;
    sc_signal< sc_logic > imgOutTmpFFTStream_channel_read;
    sc_signal< sc_logic > fftPyrOut_M_real_V_U_ap_dummy_ce;
    sc_signal< sc_lv<24> > fftPyrOut_M_real_V_din;
    sc_signal< sc_logic > fftPyrOut_M_real_V_full_n;
    sc_signal< sc_logic > fftPyrOut_M_real_V_write;
    sc_signal< sc_lv<24> > fftPyrOut_M_real_V_dout;
    sc_signal< sc_logic > fftPyrOut_M_real_V_empty_n;
    sc_signal< sc_logic > fftPyrOut_M_real_V_read;
    sc_signal< sc_logic > fftPyrOut_M_imag_V_U_ap_dummy_ce;
    sc_signal< sc_lv<24> > fftPyrOut_M_imag_V_din;
    sc_signal< sc_logic > fftPyrOut_M_imag_V_full_n;
    sc_signal< sc_logic > fftPyrOut_M_imag_V_write;
    sc_signal< sc_lv<24> > fftPyrOut_M_imag_V_dout;
    sc_signal< sc_logic > fftPyrOut_M_imag_V_empty_n;
    sc_signal< sc_logic > fftPyrOut_M_imag_V_read;
    sc_signal< sc_logic > imgInTmp2_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > imgInTmp2_channel_din;
    sc_signal< sc_logic > imgInTmp2_channel_full_n;
    sc_signal< sc_logic > imgInTmp2_channel_write;
    sc_signal< sc_lv<32> > imgInTmp2_channel_dout;
    sc_signal< sc_logic > imgInTmp2_channel_empty_n;
    sc_signal< sc_logic > imgInTmp2_channel_read;
    sc_signal< sc_logic > fft_config2_data_V_U_ap_dummy_ce;
    sc_signal< sc_lv<16> > fft_config2_data_V_din;
    sc_signal< sc_logic > fft_config2_data_V_full_n;
    sc_signal< sc_logic > fft_config2_data_V_write;
    sc_signal< sc_lv<16> > fft_config2_data_V_dout;
    sc_signal< sc_logic > fft_config2_data_V_empty_n;
    sc_signal< sc_logic > fft_config2_data_V_read;
    sc_signal< sc_logic > ifftPyrOut_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<48> > ifftPyrOut_channel_din;
    sc_signal< sc_logic > ifftPyrOut_channel_full_n;
    sc_signal< sc_logic > ifftPyrOut_channel_write;
    sc_signal< sc_lv<48> > ifftPyrOut_channel_dout;
    sc_signal< sc_logic > ifftPyrOut_channel_empty_n;
    sc_signal< sc_logic > ifftPyrOut_channel_read;
    sc_signal< sc_logic > ap_reg_procdone_pyrconstuct_top_Block_codeRepl20_proc_U0;
    sc_signal< sc_logic > ap_sig_hs_done;
    sc_signal< sc_logic > ap_reg_procdone_pyrconstuct_top_Loop_1_proc_U0;
    sc_signal< sc_logic > ap_reg_procdone_fft_config1_U0;
    sc_signal< sc_logic > ap_reg_procdone_pyrconstuct_top_Loop_2_proc_U0;
    sc_signal< sc_logic > ap_reg_procdone_pyrconstuct_top_Loop_3_proc_U0;
    sc_signal< sc_logic > ap_reg_procdone_pyrconstuct_top_Loop_4_proc_U0;
    sc_signal< sc_logic > ap_reg_procdone_pyrconstuct_top_Block_proc_U0;
    sc_signal< sc_logic > ap_reg_procdone_fft_config2_U0;
    sc_signal< sc_logic > ap_reg_procdone_pyrconstuct_top_Loop_5_proc_U0;
    sc_signal< sc_logic > ap_CS;
    sc_signal< sc_logic > ap_sig_top_allready;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_logic ap_const_logic_0;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V();
    void thread_ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_hs_continue();
    void thread_ap_sig_hs_done();
    void thread_ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status();
    void thread_ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status();
    void thread_ap_sig_top_allready();
    void thread_fftPyrOut_M_imag_V_U_ap_dummy_ce();
    void thread_fftPyrOut_M_imag_V_din();
    void thread_fftPyrOut_M_imag_V_read();
    void thread_fftPyrOut_M_imag_V_write();
    void thread_fftPyrOut_M_real_V_U_ap_dummy_ce();
    void thread_fftPyrOut_M_real_V_din();
    void thread_fftPyrOut_M_real_V_read();
    void thread_fftPyrOut_M_real_V_write();
    void thread_fft_config1_U0_ap_ce();
    void thread_fft_config1_U0_ap_continue();
    void thread_fft_config1_U0_config_ch_data_V_dout();
    void thread_fft_config1_U0_config_ch_data_V_empty_n();
    void thread_fft_config1_U0_status_data_V_full_n();
    void thread_fft_config1_U0_xk_full_n();
    void thread_fft_config1_U0_xn_dout();
    void thread_fft_config1_U0_xn_empty_n();
    void thread_fft_config2_U0_ap_ce();
    void thread_fft_config2_U0_ap_continue();
    void thread_fft_config2_U0_config_ch_data_V_dout();
    void thread_fft_config2_U0_config_ch_data_V_empty_n();
    void thread_fft_config2_U0_status_data_V_full_n();
    void thread_fft_config2_U0_xk_full_n();
    void thread_fft_config2_U0_xn_dout();
    void thread_fft_config2_U0_xn_empty_n();
    void thread_fft_config2_data_V_U_ap_dummy_ce();
    void thread_fft_config2_data_V_din();
    void thread_fft_config2_data_V_read();
    void thread_fft_config2_data_V_write();
    void thread_fft_config_data_V_channel_U_ap_dummy_ce();
    void thread_fft_config_data_V_channel_din();
    void thread_fft_config_data_V_channel_read();
    void thread_fft_config_data_V_channel_write();
    void thread_ifftPyrOut_channel_U_ap_dummy_ce();
    void thread_ifftPyrOut_channel_din();
    void thread_ifftPyrOut_channel_read();
    void thread_ifftPyrOut_channel_write();
    void thread_imgInTmp2_channel_U_ap_dummy_ce();
    void thread_imgInTmp2_channel_din();
    void thread_imgInTmp2_channel_read();
    void thread_imgInTmp2_channel_write();
    void thread_imgInTmp_channel_U_ap_dummy_ce();
    void thread_imgInTmp_channel_din();
    void thread_imgInTmp_channel_read();
    void thread_imgInTmp_channel_write();
    void thread_imgIn_TREADY();
    void thread_imgOutTmpBlockRam_M_imag_V_U_ap_dummy_ce();
    void thread_imgOutTmpBlockRam_M_imag_V_i_address0();
    void thread_imgOutTmpBlockRam_M_imag_V_i_ce0();
    void thread_imgOutTmpBlockRam_M_imag_V_i_d0();
    void thread_imgOutTmpBlockRam_M_imag_V_i_we0();
    void thread_imgOutTmpBlockRam_M_imag_V_i_write();
    void thread_imgOutTmpBlockRam_M_imag_V_t_address0();
    void thread_imgOutTmpBlockRam_M_imag_V_t_ce0();
    void thread_imgOutTmpBlockRam_M_imag_V_t_d0();
    void thread_imgOutTmpBlockRam_M_imag_V_t_read();
    void thread_imgOutTmpBlockRam_M_imag_V_t_we0();
    void thread_imgOutTmpBlockRam_M_real_V_U_ap_dummy_ce();
    void thread_imgOutTmpBlockRam_M_real_V_i_address0();
    void thread_imgOutTmpBlockRam_M_real_V_i_ce0();
    void thread_imgOutTmpBlockRam_M_real_V_i_d0();
    void thread_imgOutTmpBlockRam_M_real_V_i_we0();
    void thread_imgOutTmpBlockRam_M_real_V_i_write();
    void thread_imgOutTmpBlockRam_M_real_V_t_address0();
    void thread_imgOutTmpBlockRam_M_real_V_t_ce0();
    void thread_imgOutTmpBlockRam_M_real_V_t_d0();
    void thread_imgOutTmpBlockRam_M_real_V_t_read();
    void thread_imgOutTmpBlockRam_M_real_V_t_we0();
    void thread_imgOutTmpFFTStream_channel_U_ap_dummy_ce();
    void thread_imgOutTmpFFTStream_channel_din();
    void thread_imgOutTmpFFTStream_channel_read();
    void thread_imgOutTmpFFTStream_channel_write();
    void thread_pyrFilOut_V_M_imag_V_TDATA();
    void thread_pyrFilOut_V_M_imag_V_TVALID();
    void thread_pyrFilOut_V_M_real_V_TDATA();
    void thread_pyrFilOut_V_M_real_V_TVALID();
    void thread_pyrconstuct_top_Block_codeRepl20_proc_U0_ap_continue();
    void thread_pyrconstuct_top_Block_codeRepl20_proc_U0_ap_start();
    void thread_pyrconstuct_top_Block_codeRepl20_proc_U0_fft_config_data_V_full_n();
    void thread_pyrconstuct_top_Block_proc_U0_ap_continue();
    void thread_pyrconstuct_top_Block_proc_U0_ap_start();
    void thread_pyrconstuct_top_Block_proc_U0_fft_config2_data_V_full_n();
    void thread_pyrconstuct_top_Loop_1_proc_U0_ap_continue();
    void thread_pyrconstuct_top_Loop_1_proc_U0_ap_start();
    void thread_pyrconstuct_top_Loop_1_proc_U0_imgInTmp_full_n();
    void thread_pyrconstuct_top_Loop_1_proc_U0_imgIn_TDATA();
    void thread_pyrconstuct_top_Loop_1_proc_U0_imgIn_TVALID();
    void thread_pyrconstuct_top_Loop_2_proc_U0_ap_continue();
    void thread_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status();
    void thread_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status();
    void thread_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_dout();
    void thread_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_empty_n();
    void thread_pyrconstuct_top_Loop_3_proc_U0_ap_continue();
    void thread_pyrconstuct_top_Loop_3_proc_U0_ap_start();
    void thread_pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_full_n();
    void thread_pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_full_n();
    void thread_pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_q0();
    void thread_pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_q0();
    void thread_pyrconstuct_top_Loop_4_proc_U0_ap_continue();
    void thread_pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_dout();
    void thread_pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_empty_n();
    void thread_pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_dout();
    void thread_pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_empty_n();
    void thread_pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_full_n();
    void thread_pyrconstuct_top_Loop_5_proc_U0_ap_continue();
    void thread_pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_dout();
    void thread_pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_empty_n();
    void thread_pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_imag_V_TREADY();
    void thread_pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_real_V_TREADY();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
