(pcb "E:\dev\personal\PCB designs\TS-590 Client - RRC interface\rrc-interface\pot_board\temp-freerouting.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "7.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type power)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type power)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  55453.6 -49700  18430 -49700  18430 -13300  55453.6 -13300
            55453.6 -49700)
    )
    (plane GND (polygon F.Cu 0  18508.2 -13500.7  18571 -49700  55727.8 -49700  55727.8 -13511.8
            18508.2 -13500.7))
    (plane GND (polygon B.Cu 0  18508.2 -13500.7  18571 -49700  55727.8 -49700  55727.8 -13511.8
            18508.2 -13500.7))
    (keepout "" (polygon signal 0  35290.2 -43109  35093.8 -43159.8  34911.7 -43249.2  34751.3 -43373.3
            34619.1 -43527.3  34520.7 -43704.6  34459.9 -43898.2  34439.4 -44100
            34459.9 -44301.8  34520.7 -44495.4  34619.1 -44672.7  34751.3 -44826.7
            34911.7 -44950.8  35093.8 -45040.2  35290.2 -45091  35492.8 -45101.3
            35693.3 -45070.6  35883.5 -45000.1  36055.7 -44892.8  36202.7 -44753.1
            36318.6 -44586.6  36398.6 -44400.1  36439.4 -44201.4  36442 -44100
            36439.4 -43998.6  36398.6 -43799.9  36318.6 -43613.4  36202.7 -43446.9
            36055.7 -43307.2  35883.5 -43199.9  35693.3 -43129.4  35492.8 -43098.7
            35290.2 -43109))
    (keepout "" (polygon signal 0  35048.2 -24209  34851.8 -24259.8  34669.7 -24349.2  34509.3 -24473.3
            34377.1 -24627.3  34278.7 -24804.6  34217.9 -24998.2  34197.4 -25200
            34217.9 -25401.8  34278.7 -25595.4  34377.1 -25772.7  34509.3 -25926.7
            34669.7 -26050.8  34851.8 -26140.2  35048.2 -26191  35250.8 -26201.3
            35451.3 -26170.6  35641.5 -26100.1  35813.7 -25992.8  35960.7 -25853.1
            36076.6 -25686.6  36156.6 -25500.1  36197.4 -25301.4  36200 -25200
            36197.4 -25098.6  36156.6 -24899.9  36076.6 -24713.4  35960.7 -24546.9
            35813.7 -24407.2  35641.5 -24299.9  35451.3 -24229.4  35250.8 -24198.7
            35048.2 -24209))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Potentiometer_THT:Potentiometer_Alps_RK097_Dual_Horizontal
      (place RV2 45400.000000 -43800.000000 front 90.000000 (PN R_Potentiometer_Dual))
      (place RV1 23600.000000 -43800.000000 front 90.000000 (PN R_Potentiometer_Dual))
    )
    (component "Connector_JST:JST_XH_B6B-XH-A_1x06_P2.50mm_Vertical"
      (place J1 29292.000000 -18762.000000 front 0.000000 (PN Conn_01x06))
    )
  )
  (library
    (image Potentiometer_THT:Potentiometer_Alps_RK097_Dual_Horizontal
      (outline (path signal 100  4550 -7250  4550 2250))
      (outline (path signal 100  4550 2250  -5000 2250))
      (outline (path signal 100  -5000 -7250  4550 -7250))
      (outline (path signal 100  -5000 1000  -12000 1000))
      (outline (path signal 100  -5000 2250  -5000 -7250))
      (outline (path signal 100  -12000 -6000  -5000 -6000))
      (outline (path signal 100  -12000 500  -25000 500))
      (outline (path signal 100  -12000 1000  -12000 -6000))
      (outline (path signal 100  -25000 -5500  -12000 -5500))
      (outline (path signal 100  -25000 500  -25000 -5500))
      (outline (path signal 50  4750 2500  -5250 2500  -5250 -7500  4750 -7500))
      (outline (path signal 120  4671 -7370  4671 2370))
      (outline (path signal 120  4671 -7370  -5120 -7370))
      (outline (path signal 120  4671 2370  -5120 2370))
      (outline (path signal 120  -5120 -7370  -5120 2370))
      (outline (path signal 120  -5120 -6120  -12120 -6120))
      (outline (path signal 120  -5120 1120  -12120 1120))
      (outline (path signal 120  -12120 -6120  -12120 1120))
      (outline (path signal 120  -12120 -5620  -25100 -5620))
      (outline (path signal 120  -12120 620  -25100 620))
      (outline (path signal 120  -25100 -5620  -25100 600))
      (pin Round[A]Pad_1800_um (rotate 180) 6 2500 -5000)
      (pin Round[A]Pad_1800_um (rotate 180) 5 2500 -2500)
      (pin Round[A]Pad_1800_um (rotate 180) 4 2500 0)
      (pin Round[A]Pad_1800_um (rotate 180) 3 -2000 -5000)
      (pin Round[A]Pad_1800_um (rotate 180) 2 -2000 -2500)
      (pin RoundRect[A]Pad_1800x1800_451.712_um_0.000000_0 (rotate 180) 1 -2000 0)
    )
    (image "Connector_JST:JST_XH_B6B-XH-A_1x06_P2.50mm_Vertical"
      (outline (path signal 120  -2850 2750  -2850 1500))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 120  -2560 -3510  15060 -3510))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -1800 -2750  6250 -2750))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  11750 1700))
      (outline (path signal 120  11750 2450  750 2450))
      (outline (path signal 120  11750 1700  11750 2450))
      (outline (path signal 120  13250 2450  13250 1700))
      (outline (path signal 120  13250 1700  15050 1700))
      (outline (path signal 120  14300 200  14300 -2750))
      (outline (path signal 120  14300 -2750  6250 -2750))
      (outline (path signal 120  15050 2450  13250 2450))
      (outline (path signal 120  15050 1700  15050 2450))
      (outline (path signal 120  15050 200  14300 200))
      (outline (path signal 120  15060 2460  -2560 2460))
      (outline (path signal 120  15060 -3510  15060 2460))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  15450 -3900))
      (outline (path signal 50  15450 2850  -2950 2850))
      (outline (path signal 50  15450 -3900  15450 2850))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  14950 -3400))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 100  14950 2350  -2450 2350))
      (outline (path signal 100  14950 -3400  14950 2350))
      (pin RoundRect[A]Pad_1700x1950_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
      (pin Oval[A]Pad_1700x1950_um 5 10000 0)
      (pin Oval[A]Pad_1700x1950_um 6 12500 0)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1950_um
      (shape (path F.Cu 1700  0 -125  0 125))
      (shape (path B.Cu 1700  0 -125  0 125))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1950_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -850.951 725  -831.848 821.035  -777.449 902.449  -696.035 956.848
            -599.999 975.95  600 975.951  696.035 956.848  777.449 902.449
            831.848 821.035  850.95 724.999  850.951 -725  831.848 -821.035
            777.449 -902.449  696.035 -956.848  599.999 -975.95  -600 -975.951
            -696.035 -956.848  -777.449 -902.449  -831.848 -821.035  -850.95 -724.999
            -850.951 725))
      (shape (polygon B.Cu 0  -850.951 725  -831.848 821.035  -777.449 902.449  -696.035 956.848
            -599.999 975.95  600 975.951  696.035 956.848  777.449 902.449
            831.848 821.035  850.95 724.999  850.951 -725  831.848 -821.035
            777.449 -902.449  696.035 -956.848  599.999 -975.95  -600 -975.951
            -696.035 -956.848  -777.449 -902.449  -831.848 -821.035  -850.95 -724.999
            -850.951 725))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1800x1800_451.712_um_0.000000_0
      (shape (polygon F.Cu 0  -901.712 450  -893.837 533.979  -849.366 661.071  -769.409 769.409
            -661.071 849.366  -533.979 893.837  -450 901.712  450 901.712
            533.979 893.837  661.071 849.366  769.409 769.409  849.366 661.071
            893.837 533.979  901.712 450  901.712 -450  893.837 -533.979
            849.366 -661.071  769.409 -769.409  661.071 -849.366  533.979 -893.837
            450 -901.712  -450 -901.712  -533.979 -893.837  -661.071 -849.366
            -769.409 -769.409  -849.366 -661.071  -893.837 -533.979  -901.712 -450
            -901.712 450))
      (shape (polygon B.Cu 0  -901.712 450  -893.837 533.979  -849.366 661.071  -769.409 769.409
            -661.071 849.366  -533.979 893.837  -450 901.712  450 901.712
            533.979 893.837  661.071 849.366  769.409 769.409  849.366 661.071
            893.837 533.979  901.712 450  901.712 -450  893.837 -533.979
            849.366 -661.071  769.409 -769.409  661.071 -849.366  533.979 -893.837
            450 -901.712  -450 -901.712  -533.979 -893.837  -661.071 -849.366
            -769.409 -769.409  -849.366 -661.071  -893.837 -533.979  -901.712 -450
            -901.712 450))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net +3.3V
      (pins RV2-4 RV2-1 RV1-4 RV1-1 J1-5)
    )
    (net "Net-(J1-Pin_3)"
      (pins RV2-2 J1-3)
    )
    (net GND
      (pins RV2-6 RV2-3 RV1-6 RV1-3 J1-6)
    )
    (net "Net-(J1-Pin_1)"
      (pins RV1-2 J1-1)
    )
    (net "Net-(J1-Pin_2)"
      (pins RV1-5 J1-2)
    )
    (net "Net-(J1-Pin_4)"
      (pins RV2-5 J1-4)
    )
    (class kicad_default "" +3.3V GND "Net-(J1-Pin_1)" "Net-(J1-Pin_2)" "Net-(J1-Pin_3)"
      "Net-(J1-Pin_4)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
