|microcomputer
CACHE_CLK[3] <= CACHE:inst31.COMMANDS[3]
CACHE_CLK[2] <= CACHE:inst31.COMMANDS[2]
CACHE_CLK[1] <= CACHE:inst31.COMMANDS[1]
CACHE_CLK[0] <= CACHE:inst31.COMMANDS[0]
clk => CONTROL_UNIT:inst2.clock
cache_out[7] <= CACHE:inst31.CACHE_OUT[7]
cache_out[6] <= CACHE:inst31.CACHE_OUT[6]
cache_out[5] <= CACHE:inst31.CACHE_OUT[5]
cache_out[4] <= CACHE:inst31.CACHE_OUT[4]
cache_out[3] <= CACHE:inst31.CACHE_OUT[3]
cache_out[2] <= CACHE:inst31.CACHE_OUT[2]
cache_out[1] <= CACHE:inst31.CACHE_OUT[1]
cache_out[0] <= CACHE:inst31.CACHE_OUT[0]
MEM_DATA[7] <= MEM_DATA.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA[6] <= MEM_DATA.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA[5] <= MEM_DATA.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA[4] <= MEM_DATA.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA[3] <= MEM_DATA.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA[2] <= MEM_DATA.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA[1] <= MEM_DATA.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA[0] <= MEM_DATA.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[7] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[6] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[5] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[4] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[3] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[2] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[1] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[0] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
cb[32] <= gdfx_temp0[32].DB_MAX_OUTPUT_PORT_TYPE
cb[31] <= gdfx_temp0[31].DB_MAX_OUTPUT_PORT_TYPE
cb[30] <= gdfx_temp0[30].DB_MAX_OUTPUT_PORT_TYPE
cb[29] <= gdfx_temp0[29].DB_MAX_OUTPUT_PORT_TYPE
cb[28] <= gdfx_temp0[28].DB_MAX_OUTPUT_PORT_TYPE
cb[27] <= gdfx_temp0[27].DB_MAX_OUTPUT_PORT_TYPE
cb[26] <= gdfx_temp0[26].DB_MAX_OUTPUT_PORT_TYPE
cb[25] <= gdfx_temp0[25].DB_MAX_OUTPUT_PORT_TYPE
cb[24] <= gdfx_temp0[24].DB_MAX_OUTPUT_PORT_TYPE
cb[23] <= gdfx_temp0[23].DB_MAX_OUTPUT_PORT_TYPE
cb[22] <= gdfx_temp0[22].DB_MAX_OUTPUT_PORT_TYPE
cb[21] <= gdfx_temp0[21].DB_MAX_OUTPUT_PORT_TYPE
cb[20] <= gdfx_temp0[20].DB_MAX_OUTPUT_PORT_TYPE
cb[19] <= gdfx_temp0[19].DB_MAX_OUTPUT_PORT_TYPE
cb[18] <= gdfx_temp0[18].DB_MAX_OUTPUT_PORT_TYPE
cb[17] <= gdfx_temp0[17].DB_MAX_OUTPUT_PORT_TYPE
cb[16] <= gdfx_temp0[16].DB_MAX_OUTPUT_PORT_TYPE
cb[15] <= gdfx_temp0[15].DB_MAX_OUTPUT_PORT_TYPE
cb[14] <= gdfx_temp0[14].DB_MAX_OUTPUT_PORT_TYPE
cb[13] <= gdfx_temp0[13].DB_MAX_OUTPUT_PORT_TYPE
cb[12] <= gdfx_temp0[12].DB_MAX_OUTPUT_PORT_TYPE
cb[11] <= gdfx_temp0[11].DB_MAX_OUTPUT_PORT_TYPE
cb[10] <= gdfx_temp0[10].DB_MAX_OUTPUT_PORT_TYPE
cb[9] <= gdfx_temp0[9].DB_MAX_OUTPUT_PORT_TYPE
cb[8] <= gdfx_temp0[8].DB_MAX_OUTPUT_PORT_TYPE
cb[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
cb[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
cb[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
cb[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
cb[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
cb[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
cb[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
cb[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
COM0[7] <= CONTROL_UNIT:inst2.COM0[7]
COM0[6] <= CONTROL_UNIT:inst2.COM0[6]
COM0[5] <= CONTROL_UNIT:inst2.COM0[5]
COM0[4] <= CONTROL_UNIT:inst2.COM0[4]
COM0[3] <= CONTROL_UNIT:inst2.COM0[3]
COM0[2] <= CONTROL_UNIT:inst2.COM0[2]
COM0[1] <= CONTROL_UNIT:inst2.COM0[1]
COM0[0] <= CONTROL_UNIT:inst2.COM0[0]
COM1[7] <= CONTROL_UNIT:inst2.COM1[7]
COM1[6] <= CONTROL_UNIT:inst2.COM1[6]
COM1[5] <= CONTROL_UNIT:inst2.COM1[5]
COM1[4] <= CONTROL_UNIT:inst2.COM1[4]
COM1[3] <= CONTROL_UNIT:inst2.COM1[3]
COM1[2] <= CONTROL_UNIT:inst2.COM1[2]
COM1[1] <= CONTROL_UNIT:inst2.COM1[1]
COM1[0] <= CONTROL_UNIT:inst2.COM1[0]
CONTROL_UNIT_CLK[3] <= CONTROL_UNIT:inst2.COMMANDS[3]
CONTROL_UNIT_CLK[2] <= CONTROL_UNIT:inst2.COMMANDS[2]
CONTROL_UNIT_CLK[1] <= CONTROL_UNIT:inst2.COMMANDS[1]
CONTROL_UNIT_CLK[0] <= CONTROL_UNIT:inst2.COMMANDS[0]
FLAG_OUT[7] <= CONTROL_UNIT:inst2.FLAG_OUT[7]
FLAG_OUT[6] <= CONTROL_UNIT:inst2.FLAG_OUT[6]
FLAG_OUT[5] <= CONTROL_UNIT:inst2.FLAG_OUT[5]
FLAG_OUT[4] <= CONTROL_UNIT:inst2.FLAG_OUT[4]
FLAG_OUT[3] <= CONTROL_UNIT:inst2.FLAG_OUT[3]
FLAG_OUT[2] <= CONTROL_UNIT:inst2.FLAG_OUT[2]
FLAG_OUT[1] <= CONTROL_UNIT:inst2.FLAG_OUT[1]
FLAG_OUT[0] <= CONTROL_UNIT:inst2.FLAG_OUT[0]
IP[7] <= CONTROL_UNIT:inst2.IP[7]
IP[6] <= CONTROL_UNIT:inst2.IP[6]
IP[5] <= CONTROL_UNIT:inst2.IP[5]
IP[4] <= CONTROL_UNIT:inst2.IP[4]
IP[3] <= CONTROL_UNIT:inst2.IP[3]
IP[2] <= CONTROL_UNIT:inst2.IP[2]
IP[1] <= CONTROL_UNIT:inst2.IP[1]
IP[0] <= CONTROL_UNIT:inst2.IP[0]
OP0[7] <= CONTROL_UNIT:inst2.OP0[7]
OP0[6] <= CONTROL_UNIT:inst2.OP0[6]
OP0[5] <= CONTROL_UNIT:inst2.OP0[5]
OP0[4] <= CONTROL_UNIT:inst2.OP0[4]
OP0[3] <= CONTROL_UNIT:inst2.OP0[3]
OP0[2] <= CONTROL_UNIT:inst2.OP0[2]
OP0[1] <= CONTROL_UNIT:inst2.OP0[1]
OP0[0] <= CONTROL_UNIT:inst2.OP0[0]
OP1[7] <= CONTROL_UNIT:inst2.OP1[7]
OP1[6] <= CONTROL_UNIT:inst2.OP1[6]
OP1[5] <= CONTROL_UNIT:inst2.OP1[5]
OP1[4] <= CONTROL_UNIT:inst2.OP1[4]
OP1[3] <= CONTROL_UNIT:inst2.OP1[3]
OP1[2] <= CONTROL_UNIT:inst2.OP1[2]
OP1[1] <= CONTROL_UNIT:inst2.OP1[1]
OP1[0] <= CONTROL_UNIT:inst2.OP1[0]
OP_CODE[15] <= CONTROL_UNIT:inst2.OP_CODE[15]
OP_CODE[14] <= CONTROL_UNIT:inst2.OP_CODE[14]
OP_CODE[13] <= CONTROL_UNIT:inst2.OP_CODE[13]
OP_CODE[12] <= CONTROL_UNIT:inst2.OP_CODE[12]
OP_CODE[11] <= CONTROL_UNIT:inst2.OP_CODE[11]
OP_CODE[10] <= CONTROL_UNIT:inst2.OP_CODE[10]
OP_CODE[9] <= CONTROL_UNIT:inst2.OP_CODE[9]
OP_CODE[8] <= CONTROL_UNIT:inst2.OP_CODE[8]
OP_CODE[7] <= CONTROL_UNIT:inst2.OP_CODE[7]
OP_CODE[6] <= CONTROL_UNIT:inst2.OP_CODE[6]
OP_CODE[5] <= CONTROL_UNIT:inst2.OP_CODE[5]
OP_CODE[4] <= CONTROL_UNIT:inst2.OP_CODE[4]
OP_CODE[3] <= CONTROL_UNIT:inst2.OP_CODE[3]
OP_CODE[2] <= CONTROL_UNIT:inst2.OP_CODE[2]
OP_CODE[1] <= CONTROL_UNIT:inst2.OP_CODE[1]
OP_CODE[0] <= CONTROL_UNIT:inst2.OP_CODE[0]


|microcomputer|CACHE:inst31
CACHE_OUT[7] <= CACHE_OUT.DB_MAX_OUTPUT_PORT_TYPE
CACHE_OUT[6] <= CACHE_OUT.DB_MAX_OUTPUT_PORT_TYPE
CACHE_OUT[5] <= CACHE_OUT.DB_MAX_OUTPUT_PORT_TYPE
CACHE_OUT[4] <= CACHE_OUT.DB_MAX_OUTPUT_PORT_TYPE
CACHE_OUT[3] <= CACHE_OUT.DB_MAX_OUTPUT_PORT_TYPE
CACHE_OUT[2] <= CACHE_OUT.DB_MAX_OUTPUT_PORT_TYPE
CACHE_OUT[1] <= CACHE_OUT.DB_MAX_OUTPUT_PORT_TYPE
CACHE_OUT[0] <= CACHE_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[7] => lpm_bustri0:inst248.data[0]
ADDRESS[7] => lpm_bustri0:inst291.data[0]
ADDRESS[7] => lpm_bustri0:inst288.data[0]
ADDRESS[6] => lpm_bustri0:inst248.data[1]
ADDRESS[6] => lpm_bustri0:inst291.data[1]
ADDRESS[6] => lpm_bustri0:inst288.data[1]
ADDRESS[5] => inst116.IN5
ADDRESS[5] => lpm_bustri0:inst248.data[2]
ADDRESS[5] => lpm_bustri0:inst291.data[2]
ADDRESS[5] => lpm_bustri0:inst288.data[2]
ADDRESS[5] => lpm_counter1:inst283.data[2]
ADDRESS[4] => inst116.IN4
ADDRESS[4] => lpm_bustri0:inst248.data[3]
ADDRESS[4] => lpm_bustri0:inst291.data[3]
ADDRESS[4] => lpm_bustri0:inst288.data[3]
ADDRESS[4] => lpm_counter1:inst283.data[3]
ADDRESS[3] => inst116.IN3
ADDRESS[3] => lpm_bustri0:inst248.data[4]
ADDRESS[3] => lpm_bustri0:inst291.data[4]
ADDRESS[3] => lpm_bustri0:inst288.data[4]
ADDRESS[3] => lpm_counter1:inst283.data[4]
ADDRESS[2] => inst116.IN0
ADDRESS[2] => lpm_bustri0:inst248.data[5]
ADDRESS[2] => lpm_bustri0:inst291.data[5]
ADDRESS[2] => lpm_bustri0:inst288.data[5]
ADDRESS[2] => lpm_counter1:inst283.data[5]
ADDRESS[1] => inst116.IN2
ADDRESS[1] => lpm_bustri0:inst248.data[6]
ADDRESS[1] => lpm_bustri0:inst291.data[6]
ADDRESS[1] => lpm_bustri0:inst288.data[6]
ADDRESS[1] => lpm_counter1:inst283.data[6]
ADDRESS[0] => inst116.IN1
ADDRESS[0] => lpm_bustri0:inst248.data[7]
ADDRESS[0] => lpm_bustri0:inst291.data[7]
ADDRESS[0] => lpm_bustri0:inst288.data[7]
ADDRESS[0] => lpm_counter1:inst283.data[7]
CONTROL_BUS[20] <> inst234
CONTROL_BUS[18] <> inst294
CONTROL_BUS[5] <> inst237
CONTROL_BUS[4] <> inst144
DATA_FROM_CPU[7] => lpm_bustri0:inst287.data[0]
DATA_FROM_CPU[7] => lpm_bustri0:inst286.data[0]
DATA_FROM_CPU[6] => lpm_bustri0:inst287.data[1]
DATA_FROM_CPU[6] => lpm_bustri0:inst286.data[1]
DATA_FROM_CPU[5] => lpm_bustri0:inst287.data[2]
DATA_FROM_CPU[5] => lpm_bustri0:inst286.data[2]
DATA_FROM_CPU[4] => lpm_bustri0:inst287.data[3]
DATA_FROM_CPU[4] => lpm_bustri0:inst286.data[3]
DATA_FROM_CPU[3] => lpm_bustri0:inst287.data[4]
DATA_FROM_CPU[3] => lpm_bustri0:inst286.data[4]
DATA_FROM_CPU[2] => lpm_bustri0:inst287.data[5]
DATA_FROM_CPU[2] => lpm_bustri0:inst286.data[5]
DATA_FROM_CPU[1] => lpm_bustri0:inst287.data[6]
DATA_FROM_CPU[1] => lpm_bustri0:inst286.data[6]
DATA_FROM_CPU[0] => lpm_bustri0:inst287.data[7]
DATA_FROM_CPU[0] => lpm_bustri0:inst286.data[7]
MEM_DATA[7] <> LPM_BUSTRI:inst77.tridata[0]
MEM_DATA[6] <> LPM_BUSTRI:inst77.tridata[1]
MEM_DATA[5] <> LPM_BUSTRI:inst77.tridata[2]
MEM_DATA[4] <> LPM_BUSTRI:inst77.tridata[3]
MEM_DATA[3] <> LPM_BUSTRI:inst77.tridata[4]
MEM_DATA[2] <> LPM_BUSTRI:inst77.tridata[5]
MEM_DATA[1] <> LPM_BUSTRI:inst77.tridata[6]
MEM_DATA[0] <> LPM_BUSTRI:inst77.tridata[7]
COMMANDS[3] <= lpm_counter0:inst246.q[0]
COMMANDS[2] <= lpm_counter0:inst246.q[1]
COMMANDS[1] <= lpm_counter0:inst246.q[2]
COMMANDS[0] <= lpm_counter0:inst246.q[3]
RAM_ADDR_OUT[7] <= lpm_bustri0:inst249.tridata[0]
RAM_ADDR_OUT[6] <= lpm_bustri0:inst249.tridata[1]
RAM_ADDR_OUT[5] <= lpm_bustri0:inst249.tridata[2]
RAM_ADDR_OUT[4] <= lpm_bustri0:inst249.tridata[3]
RAM_ADDR_OUT[3] <= lpm_bustri0:inst249.tridata[4]
RAM_ADDR_OUT[2] <= lpm_bustri0:inst249.tridata[5]
RAM_ADDR_OUT[1] <= lpm_bustri0:inst249.tridata[6]
RAM_ADDR_OUT[0] <= lpm_bustri0:inst249.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst250
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst250|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_decode0:inst245
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|microcomputer|CACHE:inst31|lpm_decode0:inst245|lpm_decode:lpm_decode_component
data[0] => decode_e9f:auto_generated.data[0]
data[1] => decode_e9f:auto_generated.data[1]
data[2] => decode_e9f:auto_generated.data[2]
data[3] => decode_e9f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_e9f:auto_generated.eq[0]
eq[1] <= decode_e9f:auto_generated.eq[1]
eq[2] <= decode_e9f:auto_generated.eq[2]
eq[3] <= decode_e9f:auto_generated.eq[3]
eq[4] <= decode_e9f:auto_generated.eq[4]
eq[5] <= decode_e9f:auto_generated.eq[5]
eq[6] <= decode_e9f:auto_generated.eq[6]
eq[7] <= decode_e9f:auto_generated.eq[7]
eq[8] <= decode_e9f:auto_generated.eq[8]
eq[9] <= decode_e9f:auto_generated.eq[9]
eq[10] <= decode_e9f:auto_generated.eq[10]
eq[11] <= decode_e9f:auto_generated.eq[11]
eq[12] <= decode_e9f:auto_generated.eq[12]
eq[13] <= decode_e9f:auto_generated.eq[13]
eq[14] <= decode_e9f:auto_generated.eq[14]
eq[15] <= decode_e9f:auto_generated.eq[15]


|microcomputer|CACHE:inst31|lpm_decode0:inst245|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_counter0:inst246
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]


|microcomputer|CACHE:inst31|lpm_counter0:inst246|lpm_counter:lpm_counter_component
clock => cntr_5pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_5pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_5pi:auto_generated.q[0]
q[1] <= cntr_5pi:auto_generated.q[1]
q[2] <= cntr_5pi:auto_generated.q[2]
q[3] <= cntr_5pi:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|lpm_counter0:inst246|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|lpm_decode0:inst145
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|microcomputer|CACHE:inst31|lpm_decode0:inst145|lpm_decode:lpm_decode_component
data[0] => decode_e9f:auto_generated.data[0]
data[1] => decode_e9f:auto_generated.data[1]
data[2] => decode_e9f:auto_generated.data[2]
data[3] => decode_e9f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_e9f:auto_generated.eq[0]
eq[1] <= decode_e9f:auto_generated.eq[1]
eq[2] <= decode_e9f:auto_generated.eq[2]
eq[3] <= decode_e9f:auto_generated.eq[3]
eq[4] <= decode_e9f:auto_generated.eq[4]
eq[5] <= decode_e9f:auto_generated.eq[5]
eq[6] <= decode_e9f:auto_generated.eq[6]
eq[7] <= decode_e9f:auto_generated.eq[7]
eq[8] <= decode_e9f:auto_generated.eq[8]
eq[9] <= decode_e9f:auto_generated.eq[9]
eq[10] <= decode_e9f:auto_generated.eq[10]
eq[11] <= decode_e9f:auto_generated.eq[11]
eq[12] <= decode_e9f:auto_generated.eq[12]
eq[13] <= decode_e9f:auto_generated.eq[13]
eq[14] <= decode_e9f:auto_generated.eq[14]
eq[15] <= decode_e9f:auto_generated.eq[15]


|microcomputer|CACHE:inst31|lpm_decode0:inst145|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst247
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst247|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_add_sub0:inst284
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]


|microcomputer|CACHE:inst31|lpm_add_sub0:inst284|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_3qh:auto_generated.dataa[0]
dataa[1] => add_sub_3qh:auto_generated.dataa[1]
dataa[2] => add_sub_3qh:auto_generated.dataa[2]
dataa[3] => add_sub_3qh:auto_generated.dataa[3]
dataa[4] => add_sub_3qh:auto_generated.dataa[4]
dataa[5] => add_sub_3qh:auto_generated.dataa[5]
dataa[6] => add_sub_3qh:auto_generated.dataa[6]
dataa[7] => add_sub_3qh:auto_generated.dataa[7]
datab[0] => add_sub_3qh:auto_generated.datab[0]
datab[1] => add_sub_3qh:auto_generated.datab[1]
datab[2] => add_sub_3qh:auto_generated.datab[2]
datab[3] => add_sub_3qh:auto_generated.datab[3]
datab[4] => add_sub_3qh:auto_generated.datab[4]
datab[5] => add_sub_3qh:auto_generated.datab[5]
datab[6] => add_sub_3qh:auto_generated.datab[6]
datab[7] => add_sub_3qh:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_3qh:auto_generated.result[0]
result[1] <= add_sub_3qh:auto_generated.result[1]
result[2] <= add_sub_3qh:auto_generated.result[2]
result[3] <= add_sub_3qh:auto_generated.result[3]
result[4] <= add_sub_3qh:auto_generated.result[4]
result[5] <= add_sub_3qh:auto_generated.result[5]
result[6] <= add_sub_3qh:auto_generated.result[6]
result[7] <= add_sub_3qh:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|microcomputer|CACHE:inst31|lpm_add_sub0:inst284|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_counter1:inst283
clock => lpm_counter:lpm_counter_component.clock
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
sload => lpm_counter:lpm_counter_component.sload
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|microcomputer|CACHE:inst31|lpm_counter1:inst283|lpm_counter:lpm_counter_component
clock => cntr_bli:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_bli:auto_generated.sload
data[0] => cntr_bli:auto_generated.data[0]
data[1] => cntr_bli:auto_generated.data[1]
data[2] => cntr_bli:auto_generated.data[2]
data[3] => cntr_bli:auto_generated.data[3]
data[4] => cntr_bli:auto_generated.data[4]
data[5] => cntr_bli:auto_generated.data[5]
data[6] => cntr_bli:auto_generated.data[6]
data[7] => cntr_bli:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_bli:auto_generated.q[0]
q[1] <= cntr_bli:auto_generated.q[1]
q[2] <= cntr_bli:auto_generated.q[2]
q[3] <= cntr_bli:auto_generated.q[3]
q[4] <= cntr_bli:auto_generated.q[4]
q[5] <= cntr_bli:auto_generated.q[5]
q[6] <= cntr_bli:auto_generated.q[6]
q[7] <= cntr_bli:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|lpm_counter1:inst283|lpm_counter:lpm_counter_component|cntr_bli:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sload => _.IN1
sload => counter_reg_bit1a[7].IN1


|microcomputer|CACHE:inst31|lpm_bustri0:inst248
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst248|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59
hit/miss <= inst29.DB_MAX_OUTPUT_PORT_TYPE
update_reg => ROW:inst64.update
update_reg => ROW:inst.update
read => ROW:inst64.read
read => ROW:inst.read
update_priorities_by_read_row => inst66.IN0
load_row => inst27.IN1
load_row => inst28.IN1
INPUT[7] => ROW:inst.INPUT[7]
INPUT[7] => ROW:inst64.INPUT[7]
INPUT[6] => ROW:inst.INPUT[6]
INPUT[6] => ROW:inst64.INPUT[6]
INPUT[5] => ROW:inst.INPUT[5]
INPUT[5] => ROW:inst64.INPUT[5]
INPUT[4] => ROW:inst.INPUT[4]
INPUT[4] => ROW:inst64.INPUT[4]
INPUT[3] => ROW:inst.INPUT[3]
INPUT[3] => ROW:inst64.INPUT[3]
INPUT[2] => ROW:inst.INPUT[2]
INPUT[2] => ROW:inst64.INPUT[2]
INPUT[1] => ROW:inst.INPUT[1]
INPUT[1] => ROW:inst64.INPUT[1]
INPUT[0] => ROW:inst.INPUT[0]
INPUT[0] => ROW:inst64.INPUT[0]
OFFSET[1] => ROW:inst.OFFSET[1]
OFFSET[1] => LRU:inst17.offset[1]
OFFSET[1] => ROW:inst64.OFFSET[1]
OFFSET[0] => ROW:inst.OFFSET[0]
OFFSET[0] => LRU:inst17.offset[0]
OFFSET[0] => ROW:inst64.OFFSET[0]
TEG[1] => ROW:inst.TEG[1]
TEG[1] => ROW:inst64.TEG[1]
TEG[0] => ROW:inst.TEG[0]
TEG[0] => ROW:inst64.TEG[0]
start_cpu => LRU:inst17.start_cpu
update_priorities_by_reload_row => LRU:inst17.write
clk => LRU:inst17.clk
SET_OUT[7] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[6] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[5] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[4] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[3] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[2] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[1] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[0] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst64|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17
r0 <= lpm_compare2:inst9.aeb
clk => inst60.IN0
clk => lpm_counter4:inst.clock
clk => lpm_counter3:inst17.clock
clk => lpm_counter4:inst18.clock
clk => lpm_counter3:inst16.clock
read => inst61.IN0
read => inst52.IN1
read => lpm_bustri1:inst21.enabledt
write => inst61.IN1
write => inst52.IN0
write => lpm_bustri1:inst20.enabledt
start_cpu => lpm_counter4:inst.sset
start_cpu => lpm_counter3:inst17.sset
start_cpu => lpm_counter4:inst18.sset
start_cpu => lpm_counter3:inst16.sset
offset[1] => lpm_mux1:inst13.sel[0]
offset[0] => lpm_mux1:inst13.sel[1]
r1 <= lpm_compare2:inst10.aeb
r2 <= lpm_compare2:inst11.aeb
r3 <= lpm_compare2:inst12.aeb


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare2:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_counter3:inst16
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_dff1:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_decode1:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_counter2:inst14
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component
clock => cntr_c4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c4i:auto_generated.q[0]
q[1] <= cntr_c4i:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_bustri1:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_constant0:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_constant0:inst19|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_bustri1:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_mux1:inst13
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[1][0] => mux_64e:auto_generated.data[2]
data[1][1] => mux_64e:auto_generated.data[3]
data[2][0] => mux_64e:auto_generated.data[4]
data[2][1] => mux_64e:auto_generated.data[5]
data[3][0] => mux_64e:auto_generated.data[6]
data[3][1] => mux_64e:auto_generated.data[7]
sel[0] => mux_64e:auto_generated.sel[0]
sel[1] => mux_64e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_counter3:inst17
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_counter4:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare2:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare2:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare2:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst59|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst59|ROW:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst285
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst285|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri:inst77
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst287
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst287|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst286
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst286|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60
hit/miss <= inst29.DB_MAX_OUTPUT_PORT_TYPE
update_reg => ROW:inst64.update
update_reg => ROW:inst.update
read => ROW:inst64.read
read => ROW:inst.read
update_priorities_by_read_row => inst66.IN0
load_row => inst27.IN1
load_row => inst28.IN1
INPUT[7] => ROW:inst.INPUT[7]
INPUT[7] => ROW:inst64.INPUT[7]
INPUT[6] => ROW:inst.INPUT[6]
INPUT[6] => ROW:inst64.INPUT[6]
INPUT[5] => ROW:inst.INPUT[5]
INPUT[5] => ROW:inst64.INPUT[5]
INPUT[4] => ROW:inst.INPUT[4]
INPUT[4] => ROW:inst64.INPUT[4]
INPUT[3] => ROW:inst.INPUT[3]
INPUT[3] => ROW:inst64.INPUT[3]
INPUT[2] => ROW:inst.INPUT[2]
INPUT[2] => ROW:inst64.INPUT[2]
INPUT[1] => ROW:inst.INPUT[1]
INPUT[1] => ROW:inst64.INPUT[1]
INPUT[0] => ROW:inst.INPUT[0]
INPUT[0] => ROW:inst64.INPUT[0]
OFFSET[1] => ROW:inst.OFFSET[1]
OFFSET[1] => LRU:inst17.offset[1]
OFFSET[1] => ROW:inst64.OFFSET[1]
OFFSET[0] => ROW:inst.OFFSET[0]
OFFSET[0] => LRU:inst17.offset[0]
OFFSET[0] => ROW:inst64.OFFSET[0]
TEG[1] => ROW:inst.TEG[1]
TEG[1] => ROW:inst64.TEG[1]
TEG[0] => ROW:inst.TEG[0]
TEG[0] => ROW:inst64.TEG[0]
start_cpu => LRU:inst17.start_cpu
update_priorities_by_reload_row => LRU:inst17.write
clk => LRU:inst17.clk
SET_OUT[7] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[6] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[5] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[4] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[3] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[2] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[1] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[0] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst64|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17
r0 <= lpm_compare2:inst9.aeb
clk => inst60.IN0
clk => lpm_counter4:inst.clock
clk => lpm_counter3:inst17.clock
clk => lpm_counter4:inst18.clock
clk => lpm_counter3:inst16.clock
read => inst61.IN0
read => inst52.IN1
read => lpm_bustri1:inst21.enabledt
write => inst61.IN1
write => inst52.IN0
write => lpm_bustri1:inst20.enabledt
start_cpu => lpm_counter4:inst.sset
start_cpu => lpm_counter3:inst17.sset
start_cpu => lpm_counter4:inst18.sset
start_cpu => lpm_counter3:inst16.sset
offset[1] => lpm_mux1:inst13.sel[0]
offset[0] => lpm_mux1:inst13.sel[1]
r1 <= lpm_compare2:inst10.aeb
r2 <= lpm_compare2:inst11.aeb
r3 <= lpm_compare2:inst12.aeb


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare2:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_counter3:inst16
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_dff1:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_decode1:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_counter2:inst14
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component
clock => cntr_c4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c4i:auto_generated.q[0]
q[1] <= cntr_c4i:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_bustri1:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_constant0:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_constant0:inst19|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_bustri1:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_mux1:inst13
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[1][0] => mux_64e:auto_generated.data[2]
data[1][1] => mux_64e:auto_generated.data[3]
data[2][0] => mux_64e:auto_generated.data[4]
data[2][1] => mux_64e:auto_generated.data[5]
data[3][0] => mux_64e:auto_generated.data[6]
data[3][1] => mux_64e:auto_generated.data[7]
sel[0] => mux_64e:auto_generated.sel[0]
sel[1] => mux_64e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_counter3:inst17
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_counter4:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare2:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare2:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare2:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst60|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst60|ROW:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52
hit/miss <= inst29.DB_MAX_OUTPUT_PORT_TYPE
update_reg => ROW:inst64.update
update_reg => ROW:inst.update
read => ROW:inst64.read
read => ROW:inst.read
update_priorities_by_read_row => inst66.IN0
load_row => inst27.IN1
load_row => inst28.IN1
INPUT[7] => ROW:inst.INPUT[7]
INPUT[7] => ROW:inst64.INPUT[7]
INPUT[6] => ROW:inst.INPUT[6]
INPUT[6] => ROW:inst64.INPUT[6]
INPUT[5] => ROW:inst.INPUT[5]
INPUT[5] => ROW:inst64.INPUT[5]
INPUT[4] => ROW:inst.INPUT[4]
INPUT[4] => ROW:inst64.INPUT[4]
INPUT[3] => ROW:inst.INPUT[3]
INPUT[3] => ROW:inst64.INPUT[3]
INPUT[2] => ROW:inst.INPUT[2]
INPUT[2] => ROW:inst64.INPUT[2]
INPUT[1] => ROW:inst.INPUT[1]
INPUT[1] => ROW:inst64.INPUT[1]
INPUT[0] => ROW:inst.INPUT[0]
INPUT[0] => ROW:inst64.INPUT[0]
OFFSET[1] => ROW:inst.OFFSET[1]
OFFSET[1] => LRU:inst17.offset[1]
OFFSET[1] => ROW:inst64.OFFSET[1]
OFFSET[0] => ROW:inst.OFFSET[0]
OFFSET[0] => LRU:inst17.offset[0]
OFFSET[0] => ROW:inst64.OFFSET[0]
TEG[1] => ROW:inst.TEG[1]
TEG[1] => ROW:inst64.TEG[1]
TEG[0] => ROW:inst.TEG[0]
TEG[0] => ROW:inst64.TEG[0]
start_cpu => LRU:inst17.start_cpu
update_priorities_by_reload_row => LRU:inst17.write
clk => LRU:inst17.clk
SET_OUT[7] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[6] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[5] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[4] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[3] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[2] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[1] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[0] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst64|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17
r0 <= lpm_compare2:inst9.aeb
clk => inst60.IN0
clk => lpm_counter4:inst.clock
clk => lpm_counter3:inst17.clock
clk => lpm_counter4:inst18.clock
clk => lpm_counter3:inst16.clock
read => inst61.IN0
read => inst52.IN1
read => lpm_bustri1:inst21.enabledt
write => inst61.IN1
write => inst52.IN0
write => lpm_bustri1:inst20.enabledt
start_cpu => lpm_counter4:inst.sset
start_cpu => lpm_counter3:inst17.sset
start_cpu => lpm_counter4:inst18.sset
start_cpu => lpm_counter3:inst16.sset
offset[1] => lpm_mux1:inst13.sel[0]
offset[0] => lpm_mux1:inst13.sel[1]
r1 <= lpm_compare2:inst10.aeb
r2 <= lpm_compare2:inst11.aeb
r3 <= lpm_compare2:inst12.aeb


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare2:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_counter3:inst16
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_dff1:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_decode1:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_counter2:inst14
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component
clock => cntr_c4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c4i:auto_generated.q[0]
q[1] <= cntr_c4i:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_bustri1:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_constant0:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_constant0:inst19|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_bustri1:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_mux1:inst13
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[1][0] => mux_64e:auto_generated.data[2]
data[1][1] => mux_64e:auto_generated.data[3]
data[2][0] => mux_64e:auto_generated.data[4]
data[2][1] => mux_64e:auto_generated.data[5]
data[3][0] => mux_64e:auto_generated.data[6]
data[3][1] => mux_64e:auto_generated.data[7]
sel[0] => mux_64e:auto_generated.sel[0]
sel[1] => mux_64e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_counter3:inst17
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_counter4:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare2:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare2:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare2:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst52|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst52|ROW:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61
hit/miss <= inst29.DB_MAX_OUTPUT_PORT_TYPE
update_reg => ROW:inst64.update
update_reg => ROW:inst.update
read => ROW:inst64.read
read => ROW:inst.read
update_priorities_by_read_row => inst66.IN0
load_row => inst27.IN1
load_row => inst28.IN1
INPUT[7] => ROW:inst.INPUT[7]
INPUT[7] => ROW:inst64.INPUT[7]
INPUT[6] => ROW:inst.INPUT[6]
INPUT[6] => ROW:inst64.INPUT[6]
INPUT[5] => ROW:inst.INPUT[5]
INPUT[5] => ROW:inst64.INPUT[5]
INPUT[4] => ROW:inst.INPUT[4]
INPUT[4] => ROW:inst64.INPUT[4]
INPUT[3] => ROW:inst.INPUT[3]
INPUT[3] => ROW:inst64.INPUT[3]
INPUT[2] => ROW:inst.INPUT[2]
INPUT[2] => ROW:inst64.INPUT[2]
INPUT[1] => ROW:inst.INPUT[1]
INPUT[1] => ROW:inst64.INPUT[1]
INPUT[0] => ROW:inst.INPUT[0]
INPUT[0] => ROW:inst64.INPUT[0]
OFFSET[1] => ROW:inst.OFFSET[1]
OFFSET[1] => LRU:inst17.offset[1]
OFFSET[1] => ROW:inst64.OFFSET[1]
OFFSET[0] => ROW:inst.OFFSET[0]
OFFSET[0] => LRU:inst17.offset[0]
OFFSET[0] => ROW:inst64.OFFSET[0]
TEG[1] => ROW:inst.TEG[1]
TEG[1] => ROW:inst64.TEG[1]
TEG[0] => ROW:inst.TEG[0]
TEG[0] => ROW:inst64.TEG[0]
start_cpu => LRU:inst17.start_cpu
update_priorities_by_reload_row => LRU:inst17.write
clk => LRU:inst17.clk
SET_OUT[7] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[6] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[5] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[4] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[3] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[2] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[1] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[0] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst64|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17
r0 <= lpm_compare2:inst9.aeb
clk => inst60.IN0
clk => lpm_counter4:inst.clock
clk => lpm_counter3:inst17.clock
clk => lpm_counter4:inst18.clock
clk => lpm_counter3:inst16.clock
read => inst61.IN0
read => inst52.IN1
read => lpm_bustri1:inst21.enabledt
write => inst61.IN1
write => inst52.IN0
write => lpm_bustri1:inst20.enabledt
start_cpu => lpm_counter4:inst.sset
start_cpu => lpm_counter3:inst17.sset
start_cpu => lpm_counter4:inst18.sset
start_cpu => lpm_counter3:inst16.sset
offset[1] => lpm_mux1:inst13.sel[0]
offset[0] => lpm_mux1:inst13.sel[1]
r1 <= lpm_compare2:inst10.aeb
r2 <= lpm_compare2:inst11.aeb
r3 <= lpm_compare2:inst12.aeb


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare2:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_counter3:inst16
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_dff1:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_decode1:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_counter2:inst14
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component
clock => cntr_c4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c4i:auto_generated.q[0]
q[1] <= cntr_c4i:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_bustri1:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_constant0:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_constant0:inst19|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_bustri1:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_mux1:inst13
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[1][0] => mux_64e:auto_generated.data[2]
data[1][1] => mux_64e:auto_generated.data[3]
data[2][0] => mux_64e:auto_generated.data[4]
data[2][1] => mux_64e:auto_generated.data[5]
data[3][0] => mux_64e:auto_generated.data[6]
data[3][1] => mux_64e:auto_generated.data[7]
sel[0] => mux_64e:auto_generated.sel[0]
sel[1] => mux_64e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_counter3:inst17
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_counter4:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare2:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare2:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare2:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst61|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst61|ROW:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63
hit/miss <= inst29.DB_MAX_OUTPUT_PORT_TYPE
update_reg => ROW:inst64.update
update_reg => ROW:inst.update
read => ROW:inst64.read
read => ROW:inst.read
update_priorities_by_read_row => inst66.IN0
load_row => inst27.IN1
load_row => inst28.IN1
INPUT[7] => ROW:inst.INPUT[7]
INPUT[7] => ROW:inst64.INPUT[7]
INPUT[6] => ROW:inst.INPUT[6]
INPUT[6] => ROW:inst64.INPUT[6]
INPUT[5] => ROW:inst.INPUT[5]
INPUT[5] => ROW:inst64.INPUT[5]
INPUT[4] => ROW:inst.INPUT[4]
INPUT[4] => ROW:inst64.INPUT[4]
INPUT[3] => ROW:inst.INPUT[3]
INPUT[3] => ROW:inst64.INPUT[3]
INPUT[2] => ROW:inst.INPUT[2]
INPUT[2] => ROW:inst64.INPUT[2]
INPUT[1] => ROW:inst.INPUT[1]
INPUT[1] => ROW:inst64.INPUT[1]
INPUT[0] => ROW:inst.INPUT[0]
INPUT[0] => ROW:inst64.INPUT[0]
OFFSET[1] => ROW:inst.OFFSET[1]
OFFSET[1] => LRU:inst17.offset[1]
OFFSET[1] => ROW:inst64.OFFSET[1]
OFFSET[0] => ROW:inst.OFFSET[0]
OFFSET[0] => LRU:inst17.offset[0]
OFFSET[0] => ROW:inst64.OFFSET[0]
TEG[1] => ROW:inst.TEG[1]
TEG[1] => ROW:inst64.TEG[1]
TEG[0] => ROW:inst.TEG[0]
TEG[0] => ROW:inst64.TEG[0]
start_cpu => LRU:inst17.start_cpu
update_priorities_by_reload_row => LRU:inst17.write
clk => LRU:inst17.clk
SET_OUT[7] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[6] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[5] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[4] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[3] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[2] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[1] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[0] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst64|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17
r0 <= lpm_compare2:inst9.aeb
clk => inst60.IN0
clk => lpm_counter4:inst.clock
clk => lpm_counter3:inst17.clock
clk => lpm_counter4:inst18.clock
clk => lpm_counter3:inst16.clock
read => inst61.IN0
read => inst52.IN1
read => lpm_bustri1:inst21.enabledt
write => inst61.IN1
write => inst52.IN0
write => lpm_bustri1:inst20.enabledt
start_cpu => lpm_counter4:inst.sset
start_cpu => lpm_counter3:inst17.sset
start_cpu => lpm_counter4:inst18.sset
start_cpu => lpm_counter3:inst16.sset
offset[1] => lpm_mux1:inst13.sel[0]
offset[0] => lpm_mux1:inst13.sel[1]
r1 <= lpm_compare2:inst10.aeb
r2 <= lpm_compare2:inst11.aeb
r3 <= lpm_compare2:inst12.aeb


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare2:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_counter3:inst16
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_dff1:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_decode1:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_counter2:inst14
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component
clock => cntr_c4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c4i:auto_generated.q[0]
q[1] <= cntr_c4i:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_bustri1:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_constant0:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_constant0:inst19|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_bustri1:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_mux1:inst13
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[1][0] => mux_64e:auto_generated.data[2]
data[1][1] => mux_64e:auto_generated.data[3]
data[2][0] => mux_64e:auto_generated.data[4]
data[2][1] => mux_64e:auto_generated.data[5]
data[3][0] => mux_64e:auto_generated.data[6]
data[3][1] => mux_64e:auto_generated.data[7]
sel[0] => mux_64e:auto_generated.sel[0]
sel[1] => mux_64e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_counter3:inst17
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_counter4:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare2:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare2:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare2:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst63|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst63|ROW:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62
hit/miss <= inst29.DB_MAX_OUTPUT_PORT_TYPE
update_reg => ROW:inst64.update
update_reg => ROW:inst.update
read => ROW:inst64.read
read => ROW:inst.read
update_priorities_by_read_row => inst66.IN0
load_row => inst27.IN1
load_row => inst28.IN1
INPUT[7] => ROW:inst.INPUT[7]
INPUT[7] => ROW:inst64.INPUT[7]
INPUT[6] => ROW:inst.INPUT[6]
INPUT[6] => ROW:inst64.INPUT[6]
INPUT[5] => ROW:inst.INPUT[5]
INPUT[5] => ROW:inst64.INPUT[5]
INPUT[4] => ROW:inst.INPUT[4]
INPUT[4] => ROW:inst64.INPUT[4]
INPUT[3] => ROW:inst.INPUT[3]
INPUT[3] => ROW:inst64.INPUT[3]
INPUT[2] => ROW:inst.INPUT[2]
INPUT[2] => ROW:inst64.INPUT[2]
INPUT[1] => ROW:inst.INPUT[1]
INPUT[1] => ROW:inst64.INPUT[1]
INPUT[0] => ROW:inst.INPUT[0]
INPUT[0] => ROW:inst64.INPUT[0]
OFFSET[1] => ROW:inst.OFFSET[1]
OFFSET[1] => LRU:inst17.offset[1]
OFFSET[1] => ROW:inst64.OFFSET[1]
OFFSET[0] => ROW:inst.OFFSET[0]
OFFSET[0] => LRU:inst17.offset[0]
OFFSET[0] => ROW:inst64.OFFSET[0]
TEG[1] => ROW:inst.TEG[1]
TEG[1] => ROW:inst64.TEG[1]
TEG[0] => ROW:inst.TEG[0]
TEG[0] => ROW:inst64.TEG[0]
start_cpu => LRU:inst17.start_cpu
update_priorities_by_reload_row => LRU:inst17.write
clk => LRU:inst17.clk
SET_OUT[7] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[6] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[5] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[4] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[3] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[2] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[1] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[0] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst64|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17
r0 <= lpm_compare2:inst9.aeb
clk => inst60.IN0
clk => lpm_counter4:inst.clock
clk => lpm_counter3:inst17.clock
clk => lpm_counter4:inst18.clock
clk => lpm_counter3:inst16.clock
read => inst61.IN0
read => inst52.IN1
read => lpm_bustri1:inst21.enabledt
write => inst61.IN1
write => inst52.IN0
write => lpm_bustri1:inst20.enabledt
start_cpu => lpm_counter4:inst.sset
start_cpu => lpm_counter3:inst17.sset
start_cpu => lpm_counter4:inst18.sset
start_cpu => lpm_counter3:inst16.sset
offset[1] => lpm_mux1:inst13.sel[0]
offset[0] => lpm_mux1:inst13.sel[1]
r1 <= lpm_compare2:inst10.aeb
r2 <= lpm_compare2:inst11.aeb
r3 <= lpm_compare2:inst12.aeb


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare2:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_counter3:inst16
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_dff1:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_decode1:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_counter2:inst14
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component
clock => cntr_c4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c4i:auto_generated.q[0]
q[1] <= cntr_c4i:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_bustri1:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_constant0:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_constant0:inst19|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_bustri1:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_mux1:inst13
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[1][0] => mux_64e:auto_generated.data[2]
data[1][1] => mux_64e:auto_generated.data[3]
data[2][0] => mux_64e:auto_generated.data[4]
data[2][1] => mux_64e:auto_generated.data[5]
data[3][0] => mux_64e:auto_generated.data[6]
data[3][1] => mux_64e:auto_generated.data[7]
sel[0] => mux_64e:auto_generated.sel[0]
sel[1] => mux_64e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_counter3:inst17
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_counter4:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare2:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare2:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare2:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst62|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst62|ROW:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64
hit/miss <= inst29.DB_MAX_OUTPUT_PORT_TYPE
update_reg => ROW:inst64.update
update_reg => ROW:inst.update
read => ROW:inst64.read
read => ROW:inst.read
update_priorities_by_read_row => inst66.IN0
load_row => inst27.IN1
load_row => inst28.IN1
INPUT[7] => ROW:inst.INPUT[7]
INPUT[7] => ROW:inst64.INPUT[7]
INPUT[6] => ROW:inst.INPUT[6]
INPUT[6] => ROW:inst64.INPUT[6]
INPUT[5] => ROW:inst.INPUT[5]
INPUT[5] => ROW:inst64.INPUT[5]
INPUT[4] => ROW:inst.INPUT[4]
INPUT[4] => ROW:inst64.INPUT[4]
INPUT[3] => ROW:inst.INPUT[3]
INPUT[3] => ROW:inst64.INPUT[3]
INPUT[2] => ROW:inst.INPUT[2]
INPUT[2] => ROW:inst64.INPUT[2]
INPUT[1] => ROW:inst.INPUT[1]
INPUT[1] => ROW:inst64.INPUT[1]
INPUT[0] => ROW:inst.INPUT[0]
INPUT[0] => ROW:inst64.INPUT[0]
OFFSET[1] => ROW:inst.OFFSET[1]
OFFSET[1] => LRU:inst17.offset[1]
OFFSET[1] => ROW:inst64.OFFSET[1]
OFFSET[0] => ROW:inst.OFFSET[0]
OFFSET[0] => LRU:inst17.offset[0]
OFFSET[0] => ROW:inst64.OFFSET[0]
TEG[1] => ROW:inst.TEG[1]
TEG[1] => ROW:inst64.TEG[1]
TEG[0] => ROW:inst.TEG[0]
TEG[0] => ROW:inst64.TEG[0]
start_cpu => LRU:inst17.start_cpu
update_priorities_by_reload_row => LRU:inst17.write
clk => LRU:inst17.clk
SET_OUT[7] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[6] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[5] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[4] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[3] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[2] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[1] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[0] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst64|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17
r0 <= lpm_compare2:inst9.aeb
clk => inst60.IN0
clk => lpm_counter4:inst.clock
clk => lpm_counter3:inst17.clock
clk => lpm_counter4:inst18.clock
clk => lpm_counter3:inst16.clock
read => inst61.IN0
read => inst52.IN1
read => lpm_bustri1:inst21.enabledt
write => inst61.IN1
write => inst52.IN0
write => lpm_bustri1:inst20.enabledt
start_cpu => lpm_counter4:inst.sset
start_cpu => lpm_counter3:inst17.sset
start_cpu => lpm_counter4:inst18.sset
start_cpu => lpm_counter3:inst16.sset
offset[1] => lpm_mux1:inst13.sel[0]
offset[0] => lpm_mux1:inst13.sel[1]
r1 <= lpm_compare2:inst10.aeb
r2 <= lpm_compare2:inst11.aeb
r3 <= lpm_compare2:inst12.aeb


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare2:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter3:inst16
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_dff1:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_decode1:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter2:inst14
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component
clock => cntr_c4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c4i:auto_generated.q[0]
q[1] <= cntr_c4i:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_bustri1:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_constant0:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_constant0:inst19|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_bustri1:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_mux1:inst13
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[1][0] => mux_64e:auto_generated.data[2]
data[1][1] => mux_64e:auto_generated.data[3]
data[2][0] => mux_64e:auto_generated.data[4]
data[2][1] => mux_64e:auto_generated.data[5]
data[3][0] => mux_64e:auto_generated.data[6]
data[3][1] => mux_64e:auto_generated.data[7]
sel[0] => mux_64e:auto_generated.sel[0]
sel[1] => mux_64e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter3:inst17
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter4:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare2:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare2:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare2:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst64|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst64|ROW:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65
hit/miss <= inst29.DB_MAX_OUTPUT_PORT_TYPE
update_reg => ROW:inst64.update
update_reg => ROW:inst.update
read => ROW:inst64.read
read => ROW:inst.read
update_priorities_by_read_row => inst66.IN0
load_row => inst27.IN1
load_row => inst28.IN1
INPUT[7] => ROW:inst.INPUT[7]
INPUT[7] => ROW:inst64.INPUT[7]
INPUT[6] => ROW:inst.INPUT[6]
INPUT[6] => ROW:inst64.INPUT[6]
INPUT[5] => ROW:inst.INPUT[5]
INPUT[5] => ROW:inst64.INPUT[5]
INPUT[4] => ROW:inst.INPUT[4]
INPUT[4] => ROW:inst64.INPUT[4]
INPUT[3] => ROW:inst.INPUT[3]
INPUT[3] => ROW:inst64.INPUT[3]
INPUT[2] => ROW:inst.INPUT[2]
INPUT[2] => ROW:inst64.INPUT[2]
INPUT[1] => ROW:inst.INPUT[1]
INPUT[1] => ROW:inst64.INPUT[1]
INPUT[0] => ROW:inst.INPUT[0]
INPUT[0] => ROW:inst64.INPUT[0]
OFFSET[1] => ROW:inst.OFFSET[1]
OFFSET[1] => LRU:inst17.offset[1]
OFFSET[1] => ROW:inst64.OFFSET[1]
OFFSET[0] => ROW:inst.OFFSET[0]
OFFSET[0] => LRU:inst17.offset[0]
OFFSET[0] => ROW:inst64.OFFSET[0]
TEG[1] => ROW:inst.TEG[1]
TEG[1] => ROW:inst64.TEG[1]
TEG[0] => ROW:inst.TEG[0]
TEG[0] => ROW:inst64.TEG[0]
start_cpu => LRU:inst17.start_cpu
update_priorities_by_reload_row => LRU:inst17.write
clk => LRU:inst17.clk
SET_OUT[7] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[6] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[5] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[4] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[3] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[2] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[1] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[0] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst64|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17
r0 <= lpm_compare2:inst9.aeb
clk => inst60.IN0
clk => lpm_counter4:inst.clock
clk => lpm_counter3:inst17.clock
clk => lpm_counter4:inst18.clock
clk => lpm_counter3:inst16.clock
read => inst61.IN0
read => inst52.IN1
read => lpm_bustri1:inst21.enabledt
write => inst61.IN1
write => inst52.IN0
write => lpm_bustri1:inst20.enabledt
start_cpu => lpm_counter4:inst.sset
start_cpu => lpm_counter3:inst17.sset
start_cpu => lpm_counter4:inst18.sset
start_cpu => lpm_counter3:inst16.sset
offset[1] => lpm_mux1:inst13.sel[0]
offset[0] => lpm_mux1:inst13.sel[1]
r1 <= lpm_compare2:inst10.aeb
r2 <= lpm_compare2:inst11.aeb
r3 <= lpm_compare2:inst12.aeb


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare2:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_counter3:inst16
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_dff1:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_decode1:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_counter2:inst14
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component
clock => cntr_c4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c4i:auto_generated.q[0]
q[1] <= cntr_c4i:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_bustri1:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_constant0:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_constant0:inst19|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_bustri1:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_mux1:inst13
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[1][0] => mux_64e:auto_generated.data[2]
data[1][1] => mux_64e:auto_generated.data[3]
data[2][0] => mux_64e:auto_generated.data[4]
data[2][1] => mux_64e:auto_generated.data[5]
data[3][0] => mux_64e:auto_generated.data[6]
data[3][1] => mux_64e:auto_generated.data[7]
sel[0] => mux_64e:auto_generated.sel[0]
sel[1] => mux_64e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_counter3:inst17
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_counter4:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare2:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare2:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare2:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst65|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst65|ROW:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst
hit/miss <= inst29.DB_MAX_OUTPUT_PORT_TYPE
update_reg => ROW:inst64.update
update_reg => ROW:inst.update
read => ROW:inst64.read
read => ROW:inst.read
update_priorities_by_read_row => inst66.IN0
load_row => inst27.IN1
load_row => inst28.IN1
INPUT[7] => ROW:inst.INPUT[7]
INPUT[7] => ROW:inst64.INPUT[7]
INPUT[6] => ROW:inst.INPUT[6]
INPUT[6] => ROW:inst64.INPUT[6]
INPUT[5] => ROW:inst.INPUT[5]
INPUT[5] => ROW:inst64.INPUT[5]
INPUT[4] => ROW:inst.INPUT[4]
INPUT[4] => ROW:inst64.INPUT[4]
INPUT[3] => ROW:inst.INPUT[3]
INPUT[3] => ROW:inst64.INPUT[3]
INPUT[2] => ROW:inst.INPUT[2]
INPUT[2] => ROW:inst64.INPUT[2]
INPUT[1] => ROW:inst.INPUT[1]
INPUT[1] => ROW:inst64.INPUT[1]
INPUT[0] => ROW:inst.INPUT[0]
INPUT[0] => ROW:inst64.INPUT[0]
OFFSET[1] => ROW:inst.OFFSET[1]
OFFSET[1] => LRU:inst17.offset[1]
OFFSET[1] => ROW:inst64.OFFSET[1]
OFFSET[0] => ROW:inst.OFFSET[0]
OFFSET[0] => LRU:inst17.offset[0]
OFFSET[0] => ROW:inst64.OFFSET[0]
TEG[1] => ROW:inst.TEG[1]
TEG[1] => ROW:inst64.TEG[1]
TEG[0] => ROW:inst.TEG[0]
TEG[0] => ROW:inst64.TEG[0]
start_cpu => LRU:inst17.start_cpu
update_priorities_by_reload_row => LRU:inst17.write
clk => LRU:inst17.clk
SET_OUT[7] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[6] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[5] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[4] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[3] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[2] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[1] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[0] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst64|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17
r0 <= lpm_compare2:inst9.aeb
clk => inst60.IN0
clk => lpm_counter4:inst.clock
clk => lpm_counter3:inst17.clock
clk => lpm_counter4:inst18.clock
clk => lpm_counter3:inst16.clock
read => inst61.IN0
read => inst52.IN1
read => lpm_bustri1:inst21.enabledt
write => inst61.IN1
write => inst52.IN0
write => lpm_bustri1:inst20.enabledt
start_cpu => lpm_counter4:inst.sset
start_cpu => lpm_counter3:inst17.sset
start_cpu => lpm_counter4:inst18.sset
start_cpu => lpm_counter3:inst16.sset
offset[1] => lpm_mux1:inst13.sel[0]
offset[0] => lpm_mux1:inst13.sel[1]
r1 <= lpm_compare2:inst10.aeb
r2 <= lpm_compare2:inst11.aeb
r3 <= lpm_compare2:inst12.aeb


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare2:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_counter3:inst16
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_dff1:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_decode1:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_counter2:inst14
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component
clock => cntr_c4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c4i:auto_generated.q[0]
q[1] <= cntr_c4i:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_bustri1:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_constant0:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_constant0:inst19|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_bustri1:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_mux1:inst13
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[1][0] => mux_64e:auto_generated.data[2]
data[1][1] => mux_64e:auto_generated.data[3]
data[2][0] => mux_64e:auto_generated.data[4]
data[2][1] => mux_64e:auto_generated.data[5]
data[3][0] => mux_64e:auto_generated.data[6]
data[3][1] => mux_64e:auto_generated.data[7]
sel[0] => mux_64e:auto_generated.sel[0]
sel[1] => mux_64e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_counter3:inst17
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_counter4:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare2:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare2:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare2:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst|ROW:inst
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst|ROW:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53
hit/miss <= inst29.DB_MAX_OUTPUT_PORT_TYPE
update_reg => ROW:inst64.update
update_reg => ROW:inst.update
read => ROW:inst64.read
read => ROW:inst.read
update_priorities_by_read_row => inst66.IN0
load_row => inst27.IN1
load_row => inst28.IN1
INPUT[7] => ROW:inst.INPUT[7]
INPUT[7] => ROW:inst64.INPUT[7]
INPUT[6] => ROW:inst.INPUT[6]
INPUT[6] => ROW:inst64.INPUT[6]
INPUT[5] => ROW:inst.INPUT[5]
INPUT[5] => ROW:inst64.INPUT[5]
INPUT[4] => ROW:inst.INPUT[4]
INPUT[4] => ROW:inst64.INPUT[4]
INPUT[3] => ROW:inst.INPUT[3]
INPUT[3] => ROW:inst64.INPUT[3]
INPUT[2] => ROW:inst.INPUT[2]
INPUT[2] => ROW:inst64.INPUT[2]
INPUT[1] => ROW:inst.INPUT[1]
INPUT[1] => ROW:inst64.INPUT[1]
INPUT[0] => ROW:inst.INPUT[0]
INPUT[0] => ROW:inst64.INPUT[0]
OFFSET[1] => ROW:inst.OFFSET[1]
OFFSET[1] => LRU:inst17.offset[1]
OFFSET[1] => ROW:inst64.OFFSET[1]
OFFSET[0] => ROW:inst.OFFSET[0]
OFFSET[0] => LRU:inst17.offset[0]
OFFSET[0] => ROW:inst64.OFFSET[0]
TEG[1] => ROW:inst.TEG[1]
TEG[1] => ROW:inst64.TEG[1]
TEG[0] => ROW:inst.TEG[0]
TEG[0] => ROW:inst64.TEG[0]
start_cpu => LRU:inst17.start_cpu
update_priorities_by_reload_row => LRU:inst17.write
clk => LRU:inst17.clk
SET_OUT[7] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[6] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[5] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[4] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[3] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[2] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[1] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[0] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst64|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17
r0 <= lpm_compare2:inst9.aeb
clk => inst60.IN0
clk => lpm_counter4:inst.clock
clk => lpm_counter3:inst17.clock
clk => lpm_counter4:inst18.clock
clk => lpm_counter3:inst16.clock
read => inst61.IN0
read => inst52.IN1
read => lpm_bustri1:inst21.enabledt
write => inst61.IN1
write => inst52.IN0
write => lpm_bustri1:inst20.enabledt
start_cpu => lpm_counter4:inst.sset
start_cpu => lpm_counter3:inst17.sset
start_cpu => lpm_counter4:inst18.sset
start_cpu => lpm_counter3:inst16.sset
offset[1] => lpm_mux1:inst13.sel[0]
offset[0] => lpm_mux1:inst13.sel[1]
r1 <= lpm_compare2:inst10.aeb
r2 <= lpm_compare2:inst11.aeb
r3 <= lpm_compare2:inst12.aeb


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare2:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_counter3:inst16
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_dff1:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_decode1:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_counter2:inst14
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component
clock => cntr_c4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c4i:auto_generated.q[0]
q[1] <= cntr_c4i:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_bustri1:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_constant0:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_constant0:inst19|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_bustri1:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_mux1:inst13
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[1][0] => mux_64e:auto_generated.data[2]
data[1][1] => mux_64e:auto_generated.data[3]
data[2][0] => mux_64e:auto_generated.data[4]
data[2][1] => mux_64e:auto_generated.data[5]
data[3][0] => mux_64e:auto_generated.data[6]
data[3][1] => mux_64e:auto_generated.data[7]
sel[0] => mux_64e:auto_generated.sel[0]
sel[1] => mux_64e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_counter3:inst17
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_counter4:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare2:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare2:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare2:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst53|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst53|ROW:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51
hit/miss <= inst29.DB_MAX_OUTPUT_PORT_TYPE
update_reg => ROW:inst64.update
update_reg => ROW:inst.update
read => ROW:inst64.read
read => ROW:inst.read
update_priorities_by_read_row => inst66.IN0
load_row => inst27.IN1
load_row => inst28.IN1
INPUT[7] => ROW:inst.INPUT[7]
INPUT[7] => ROW:inst64.INPUT[7]
INPUT[6] => ROW:inst.INPUT[6]
INPUT[6] => ROW:inst64.INPUT[6]
INPUT[5] => ROW:inst.INPUT[5]
INPUT[5] => ROW:inst64.INPUT[5]
INPUT[4] => ROW:inst.INPUT[4]
INPUT[4] => ROW:inst64.INPUT[4]
INPUT[3] => ROW:inst.INPUT[3]
INPUT[3] => ROW:inst64.INPUT[3]
INPUT[2] => ROW:inst.INPUT[2]
INPUT[2] => ROW:inst64.INPUT[2]
INPUT[1] => ROW:inst.INPUT[1]
INPUT[1] => ROW:inst64.INPUT[1]
INPUT[0] => ROW:inst.INPUT[0]
INPUT[0] => ROW:inst64.INPUT[0]
OFFSET[1] => ROW:inst.OFFSET[1]
OFFSET[1] => LRU:inst17.offset[1]
OFFSET[1] => ROW:inst64.OFFSET[1]
OFFSET[0] => ROW:inst.OFFSET[0]
OFFSET[0] => LRU:inst17.offset[0]
OFFSET[0] => ROW:inst64.OFFSET[0]
TEG[1] => ROW:inst.TEG[1]
TEG[1] => ROW:inst64.TEG[1]
TEG[0] => ROW:inst.TEG[0]
TEG[0] => ROW:inst64.TEG[0]
start_cpu => LRU:inst17.start_cpu
update_priorities_by_reload_row => LRU:inst17.write
clk => LRU:inst17.clk
SET_OUT[7] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[6] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[5] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[4] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[3] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[2] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[1] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[0] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst64|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17
r0 <= lpm_compare2:inst9.aeb
clk => inst60.IN0
clk => lpm_counter4:inst.clock
clk => lpm_counter3:inst17.clock
clk => lpm_counter4:inst18.clock
clk => lpm_counter3:inst16.clock
read => inst61.IN0
read => inst52.IN1
read => lpm_bustri1:inst21.enabledt
write => inst61.IN1
write => inst52.IN0
write => lpm_bustri1:inst20.enabledt
start_cpu => lpm_counter4:inst.sset
start_cpu => lpm_counter3:inst17.sset
start_cpu => lpm_counter4:inst18.sset
start_cpu => lpm_counter3:inst16.sset
offset[1] => lpm_mux1:inst13.sel[0]
offset[0] => lpm_mux1:inst13.sel[1]
r1 <= lpm_compare2:inst10.aeb
r2 <= lpm_compare2:inst11.aeb
r3 <= lpm_compare2:inst12.aeb


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare2:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_counter3:inst16
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_dff1:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_decode1:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_counter2:inst14
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component
clock => cntr_c4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c4i:auto_generated.q[0]
q[1] <= cntr_c4i:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_bustri1:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_constant0:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_constant0:inst19|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_bustri1:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_mux1:inst13
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[1][0] => mux_64e:auto_generated.data[2]
data[1][1] => mux_64e:auto_generated.data[3]
data[2][0] => mux_64e:auto_generated.data[4]
data[2][1] => mux_64e:auto_generated.data[5]
data[3][0] => mux_64e:auto_generated.data[6]
data[3][1] => mux_64e:auto_generated.data[7]
sel[0] => mux_64e:auto_generated.sel[0]
sel[1] => mux_64e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_counter3:inst17
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_counter4:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare2:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare2:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare2:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst51|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst51|ROW:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54
hit/miss <= inst29.DB_MAX_OUTPUT_PORT_TYPE
update_reg => ROW:inst64.update
update_reg => ROW:inst.update
read => ROW:inst64.read
read => ROW:inst.read
update_priorities_by_read_row => inst66.IN0
load_row => inst27.IN1
load_row => inst28.IN1
INPUT[7] => ROW:inst.INPUT[7]
INPUT[7] => ROW:inst64.INPUT[7]
INPUT[6] => ROW:inst.INPUT[6]
INPUT[6] => ROW:inst64.INPUT[6]
INPUT[5] => ROW:inst.INPUT[5]
INPUT[5] => ROW:inst64.INPUT[5]
INPUT[4] => ROW:inst.INPUT[4]
INPUT[4] => ROW:inst64.INPUT[4]
INPUT[3] => ROW:inst.INPUT[3]
INPUT[3] => ROW:inst64.INPUT[3]
INPUT[2] => ROW:inst.INPUT[2]
INPUT[2] => ROW:inst64.INPUT[2]
INPUT[1] => ROW:inst.INPUT[1]
INPUT[1] => ROW:inst64.INPUT[1]
INPUT[0] => ROW:inst.INPUT[0]
INPUT[0] => ROW:inst64.INPUT[0]
OFFSET[1] => ROW:inst.OFFSET[1]
OFFSET[1] => LRU:inst17.offset[1]
OFFSET[1] => ROW:inst64.OFFSET[1]
OFFSET[0] => ROW:inst.OFFSET[0]
OFFSET[0] => LRU:inst17.offset[0]
OFFSET[0] => ROW:inst64.OFFSET[0]
TEG[1] => ROW:inst.TEG[1]
TEG[1] => ROW:inst64.TEG[1]
TEG[0] => ROW:inst.TEG[0]
TEG[0] => ROW:inst64.TEG[0]
start_cpu => LRU:inst17.start_cpu
update_priorities_by_reload_row => LRU:inst17.write
clk => LRU:inst17.clk
SET_OUT[7] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[6] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[5] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[4] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[3] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[2] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[1] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[0] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst64|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17
r0 <= lpm_compare2:inst9.aeb
clk => inst60.IN0
clk => lpm_counter4:inst.clock
clk => lpm_counter3:inst17.clock
clk => lpm_counter4:inst18.clock
clk => lpm_counter3:inst16.clock
read => inst61.IN0
read => inst52.IN1
read => lpm_bustri1:inst21.enabledt
write => inst61.IN1
write => inst52.IN0
write => lpm_bustri1:inst20.enabledt
start_cpu => lpm_counter4:inst.sset
start_cpu => lpm_counter3:inst17.sset
start_cpu => lpm_counter4:inst18.sset
start_cpu => lpm_counter3:inst16.sset
offset[1] => lpm_mux1:inst13.sel[0]
offset[0] => lpm_mux1:inst13.sel[1]
r1 <= lpm_compare2:inst10.aeb
r2 <= lpm_compare2:inst11.aeb
r3 <= lpm_compare2:inst12.aeb


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare2:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_counter3:inst16
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_dff1:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_decode1:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_counter2:inst14
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component
clock => cntr_c4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c4i:auto_generated.q[0]
q[1] <= cntr_c4i:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_bustri1:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_constant0:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_constant0:inst19|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_bustri1:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_mux1:inst13
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[1][0] => mux_64e:auto_generated.data[2]
data[1][1] => mux_64e:auto_generated.data[3]
data[2][0] => mux_64e:auto_generated.data[4]
data[2][1] => mux_64e:auto_generated.data[5]
data[3][0] => mux_64e:auto_generated.data[6]
data[3][1] => mux_64e:auto_generated.data[7]
sel[0] => mux_64e:auto_generated.sel[0]
sel[1] => mux_64e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_counter3:inst17
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_counter4:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare2:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare2:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare2:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst54|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst54|ROW:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56
hit/miss <= inst29.DB_MAX_OUTPUT_PORT_TYPE
update_reg => ROW:inst64.update
update_reg => ROW:inst.update
read => ROW:inst64.read
read => ROW:inst.read
update_priorities_by_read_row => inst66.IN0
load_row => inst27.IN1
load_row => inst28.IN1
INPUT[7] => ROW:inst.INPUT[7]
INPUT[7] => ROW:inst64.INPUT[7]
INPUT[6] => ROW:inst.INPUT[6]
INPUT[6] => ROW:inst64.INPUT[6]
INPUT[5] => ROW:inst.INPUT[5]
INPUT[5] => ROW:inst64.INPUT[5]
INPUT[4] => ROW:inst.INPUT[4]
INPUT[4] => ROW:inst64.INPUT[4]
INPUT[3] => ROW:inst.INPUT[3]
INPUT[3] => ROW:inst64.INPUT[3]
INPUT[2] => ROW:inst.INPUT[2]
INPUT[2] => ROW:inst64.INPUT[2]
INPUT[1] => ROW:inst.INPUT[1]
INPUT[1] => ROW:inst64.INPUT[1]
INPUT[0] => ROW:inst.INPUT[0]
INPUT[0] => ROW:inst64.INPUT[0]
OFFSET[1] => ROW:inst.OFFSET[1]
OFFSET[1] => LRU:inst17.offset[1]
OFFSET[1] => ROW:inst64.OFFSET[1]
OFFSET[0] => ROW:inst.OFFSET[0]
OFFSET[0] => LRU:inst17.offset[0]
OFFSET[0] => ROW:inst64.OFFSET[0]
TEG[1] => ROW:inst.TEG[1]
TEG[1] => ROW:inst64.TEG[1]
TEG[0] => ROW:inst.TEG[0]
TEG[0] => ROW:inst64.TEG[0]
start_cpu => LRU:inst17.start_cpu
update_priorities_by_reload_row => LRU:inst17.write
clk => LRU:inst17.clk
SET_OUT[7] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[6] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[5] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[4] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[3] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[2] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[1] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[0] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst64|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17
r0 <= lpm_compare2:inst9.aeb
clk => inst60.IN0
clk => lpm_counter4:inst.clock
clk => lpm_counter3:inst17.clock
clk => lpm_counter4:inst18.clock
clk => lpm_counter3:inst16.clock
read => inst61.IN0
read => inst52.IN1
read => lpm_bustri1:inst21.enabledt
write => inst61.IN1
write => inst52.IN0
write => lpm_bustri1:inst20.enabledt
start_cpu => lpm_counter4:inst.sset
start_cpu => lpm_counter3:inst17.sset
start_cpu => lpm_counter4:inst18.sset
start_cpu => lpm_counter3:inst16.sset
offset[1] => lpm_mux1:inst13.sel[0]
offset[0] => lpm_mux1:inst13.sel[1]
r1 <= lpm_compare2:inst10.aeb
r2 <= lpm_compare2:inst11.aeb
r3 <= lpm_compare2:inst12.aeb


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare2:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_counter3:inst16
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_dff1:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_decode1:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_counter2:inst14
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component
clock => cntr_c4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c4i:auto_generated.q[0]
q[1] <= cntr_c4i:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_bustri1:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_constant0:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_constant0:inst19|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_bustri1:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_mux1:inst13
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[1][0] => mux_64e:auto_generated.data[2]
data[1][1] => mux_64e:auto_generated.data[3]
data[2][0] => mux_64e:auto_generated.data[4]
data[2][1] => mux_64e:auto_generated.data[5]
data[3][0] => mux_64e:auto_generated.data[6]
data[3][1] => mux_64e:auto_generated.data[7]
sel[0] => mux_64e:auto_generated.sel[0]
sel[1] => mux_64e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_counter3:inst17
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_counter4:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare2:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare2:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare2:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst56|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst56|ROW:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55
hit/miss <= inst29.DB_MAX_OUTPUT_PORT_TYPE
update_reg => ROW:inst64.update
update_reg => ROW:inst.update
read => ROW:inst64.read
read => ROW:inst.read
update_priorities_by_read_row => inst66.IN0
load_row => inst27.IN1
load_row => inst28.IN1
INPUT[7] => ROW:inst.INPUT[7]
INPUT[7] => ROW:inst64.INPUT[7]
INPUT[6] => ROW:inst.INPUT[6]
INPUT[6] => ROW:inst64.INPUT[6]
INPUT[5] => ROW:inst.INPUT[5]
INPUT[5] => ROW:inst64.INPUT[5]
INPUT[4] => ROW:inst.INPUT[4]
INPUT[4] => ROW:inst64.INPUT[4]
INPUT[3] => ROW:inst.INPUT[3]
INPUT[3] => ROW:inst64.INPUT[3]
INPUT[2] => ROW:inst.INPUT[2]
INPUT[2] => ROW:inst64.INPUT[2]
INPUT[1] => ROW:inst.INPUT[1]
INPUT[1] => ROW:inst64.INPUT[1]
INPUT[0] => ROW:inst.INPUT[0]
INPUT[0] => ROW:inst64.INPUT[0]
OFFSET[1] => ROW:inst.OFFSET[1]
OFFSET[1] => LRU:inst17.offset[1]
OFFSET[1] => ROW:inst64.OFFSET[1]
OFFSET[0] => ROW:inst.OFFSET[0]
OFFSET[0] => LRU:inst17.offset[0]
OFFSET[0] => ROW:inst64.OFFSET[0]
TEG[1] => ROW:inst.TEG[1]
TEG[1] => ROW:inst64.TEG[1]
TEG[0] => ROW:inst.TEG[0]
TEG[0] => ROW:inst64.TEG[0]
start_cpu => LRU:inst17.start_cpu
update_priorities_by_reload_row => LRU:inst17.write
clk => LRU:inst17.clk
SET_OUT[7] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[6] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[5] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[4] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[3] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[2] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[1] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[0] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst64|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17
r0 <= lpm_compare2:inst9.aeb
clk => inst60.IN0
clk => lpm_counter4:inst.clock
clk => lpm_counter3:inst17.clock
clk => lpm_counter4:inst18.clock
clk => lpm_counter3:inst16.clock
read => inst61.IN0
read => inst52.IN1
read => lpm_bustri1:inst21.enabledt
write => inst61.IN1
write => inst52.IN0
write => lpm_bustri1:inst20.enabledt
start_cpu => lpm_counter4:inst.sset
start_cpu => lpm_counter3:inst17.sset
start_cpu => lpm_counter4:inst18.sset
start_cpu => lpm_counter3:inst16.sset
offset[1] => lpm_mux1:inst13.sel[0]
offset[0] => lpm_mux1:inst13.sel[1]
r1 <= lpm_compare2:inst10.aeb
r2 <= lpm_compare2:inst11.aeb
r3 <= lpm_compare2:inst12.aeb


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare2:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_counter3:inst16
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_dff1:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_decode1:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_counter2:inst14
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component
clock => cntr_c4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c4i:auto_generated.q[0]
q[1] <= cntr_c4i:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_bustri1:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_constant0:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_constant0:inst19|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_bustri1:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_mux1:inst13
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[1][0] => mux_64e:auto_generated.data[2]
data[1][1] => mux_64e:auto_generated.data[3]
data[2][0] => mux_64e:auto_generated.data[4]
data[2][1] => mux_64e:auto_generated.data[5]
data[3][0] => mux_64e:auto_generated.data[6]
data[3][1] => mux_64e:auto_generated.data[7]
sel[0] => mux_64e:auto_generated.sel[0]
sel[1] => mux_64e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_counter3:inst17
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_counter4:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare2:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare2:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare2:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst55|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst55|ROW:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57
hit/miss <= inst29.DB_MAX_OUTPUT_PORT_TYPE
update_reg => ROW:inst64.update
update_reg => ROW:inst.update
read => ROW:inst64.read
read => ROW:inst.read
update_priorities_by_read_row => inst66.IN0
load_row => inst27.IN1
load_row => inst28.IN1
INPUT[7] => ROW:inst.INPUT[7]
INPUT[7] => ROW:inst64.INPUT[7]
INPUT[6] => ROW:inst.INPUT[6]
INPUT[6] => ROW:inst64.INPUT[6]
INPUT[5] => ROW:inst.INPUT[5]
INPUT[5] => ROW:inst64.INPUT[5]
INPUT[4] => ROW:inst.INPUT[4]
INPUT[4] => ROW:inst64.INPUT[4]
INPUT[3] => ROW:inst.INPUT[3]
INPUT[3] => ROW:inst64.INPUT[3]
INPUT[2] => ROW:inst.INPUT[2]
INPUT[2] => ROW:inst64.INPUT[2]
INPUT[1] => ROW:inst.INPUT[1]
INPUT[1] => ROW:inst64.INPUT[1]
INPUT[0] => ROW:inst.INPUT[0]
INPUT[0] => ROW:inst64.INPUT[0]
OFFSET[1] => ROW:inst.OFFSET[1]
OFFSET[1] => LRU:inst17.offset[1]
OFFSET[1] => ROW:inst64.OFFSET[1]
OFFSET[0] => ROW:inst.OFFSET[0]
OFFSET[0] => LRU:inst17.offset[0]
OFFSET[0] => ROW:inst64.OFFSET[0]
TEG[1] => ROW:inst.TEG[1]
TEG[1] => ROW:inst64.TEG[1]
TEG[0] => ROW:inst.TEG[0]
TEG[0] => ROW:inst64.TEG[0]
start_cpu => LRU:inst17.start_cpu
update_priorities_by_reload_row => LRU:inst17.write
clk => LRU:inst17.clk
SET_OUT[7] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[6] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[5] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[4] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[3] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[2] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[1] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[0] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst64|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17
r0 <= lpm_compare2:inst9.aeb
clk => inst60.IN0
clk => lpm_counter4:inst.clock
clk => lpm_counter3:inst17.clock
clk => lpm_counter4:inst18.clock
clk => lpm_counter3:inst16.clock
read => inst61.IN0
read => inst52.IN1
read => lpm_bustri1:inst21.enabledt
write => inst61.IN1
write => inst52.IN0
write => lpm_bustri1:inst20.enabledt
start_cpu => lpm_counter4:inst.sset
start_cpu => lpm_counter3:inst17.sset
start_cpu => lpm_counter4:inst18.sset
start_cpu => lpm_counter3:inst16.sset
offset[1] => lpm_mux1:inst13.sel[0]
offset[0] => lpm_mux1:inst13.sel[1]
r1 <= lpm_compare2:inst10.aeb
r2 <= lpm_compare2:inst11.aeb
r3 <= lpm_compare2:inst12.aeb


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare2:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_counter3:inst16
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_dff1:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_decode1:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_counter2:inst14
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component
clock => cntr_c4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c4i:auto_generated.q[0]
q[1] <= cntr_c4i:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_bustri1:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_constant0:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_constant0:inst19|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_bustri1:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_mux1:inst13
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[1][0] => mux_64e:auto_generated.data[2]
data[1][1] => mux_64e:auto_generated.data[3]
data[2][0] => mux_64e:auto_generated.data[4]
data[2][1] => mux_64e:auto_generated.data[5]
data[3][0] => mux_64e:auto_generated.data[6]
data[3][1] => mux_64e:auto_generated.data[7]
sel[0] => mux_64e:auto_generated.sel[0]
sel[1] => mux_64e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_counter3:inst17
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_counter4:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare2:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare2:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare2:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst57|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst57|ROW:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58
hit/miss <= inst29.DB_MAX_OUTPUT_PORT_TYPE
update_reg => ROW:inst64.update
update_reg => ROW:inst.update
read => ROW:inst64.read
read => ROW:inst.read
update_priorities_by_read_row => inst66.IN0
load_row => inst27.IN1
load_row => inst28.IN1
INPUT[7] => ROW:inst.INPUT[7]
INPUT[7] => ROW:inst64.INPUT[7]
INPUT[6] => ROW:inst.INPUT[6]
INPUT[6] => ROW:inst64.INPUT[6]
INPUT[5] => ROW:inst.INPUT[5]
INPUT[5] => ROW:inst64.INPUT[5]
INPUT[4] => ROW:inst.INPUT[4]
INPUT[4] => ROW:inst64.INPUT[4]
INPUT[3] => ROW:inst.INPUT[3]
INPUT[3] => ROW:inst64.INPUT[3]
INPUT[2] => ROW:inst.INPUT[2]
INPUT[2] => ROW:inst64.INPUT[2]
INPUT[1] => ROW:inst.INPUT[1]
INPUT[1] => ROW:inst64.INPUT[1]
INPUT[0] => ROW:inst.INPUT[0]
INPUT[0] => ROW:inst64.INPUT[0]
OFFSET[1] => ROW:inst.OFFSET[1]
OFFSET[1] => LRU:inst17.offset[1]
OFFSET[1] => ROW:inst64.OFFSET[1]
OFFSET[0] => ROW:inst.OFFSET[0]
OFFSET[0] => LRU:inst17.offset[0]
OFFSET[0] => ROW:inst64.OFFSET[0]
TEG[1] => ROW:inst.TEG[1]
TEG[1] => ROW:inst64.TEG[1]
TEG[0] => ROW:inst.TEG[0]
TEG[0] => ROW:inst64.TEG[0]
start_cpu => LRU:inst17.start_cpu
update_priorities_by_reload_row => LRU:inst17.write
clk => LRU:inst17.clk
SET_OUT[7] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[6] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[5] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[4] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[3] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[2] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[1] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE
SET_OUT[0] <= SET_OUT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst64|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17
r0 <= lpm_compare2:inst9.aeb
clk => inst60.IN0
clk => lpm_counter4:inst.clock
clk => lpm_counter3:inst17.clock
clk => lpm_counter4:inst18.clock
clk => lpm_counter3:inst16.clock
read => inst61.IN0
read => inst52.IN1
read => lpm_bustri1:inst21.enabledt
write => inst61.IN1
write => inst52.IN0
write => lpm_bustri1:inst20.enabledt
start_cpu => lpm_counter4:inst.sset
start_cpu => lpm_counter3:inst17.sset
start_cpu => lpm_counter4:inst18.sset
start_cpu => lpm_counter3:inst16.sset
offset[1] => lpm_mux1:inst13.sel[0]
offset[0] => lpm_mux1:inst13.sel[1]
r1 <= lpm_compare2:inst10.aeb
r2 <= lpm_compare2:inst11.aeb
r3 <= lpm_compare2:inst12.aeb


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare2:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter3:inst16
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare1:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_dff1:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_decode1:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter2:inst14
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component
clock => cntr_c4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c4i:auto_generated.q[0]
q[1] <= cntr_c4i:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter2:inst14|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_bustri1:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_constant0:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_constant0:inst19|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_bustri1:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_mux1:inst13
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[1][0] => mux_64e:auto_generated.data[2]
data[1][1] => mux_64e:auto_generated.data[3]
data[2][0] => mux_64e:auto_generated.data[4]
data[2][1] => mux_64e:auto_generated.data[5]
data[3][0] => mux_64e:auto_generated.data[6]
data[3][1] => mux_64e:auto_generated.data[7]
sel[0] => mux_64e:auto_generated.sel[0]
sel[1] => mux_64e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_mux1:inst13|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter3:inst17
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component
clock => cntr_8ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ek:auto_generated.sclr
sset => cntr_8ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ek:auto_generated.q[0]
q[1] <= cntr_8ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter3:inst17|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter4:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_7ek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7ek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7ek:auto_generated.sclr
sset => cntr_7ek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7ek:auto_generated.q[0]
q[1] <= cntr_7ek:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter4:inst18|lpm_counter:lpm_counter_component|cntr_7ek:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => counter_reg_bit1a[1].IN0


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_osg:auto_generated.dataa[0]
dataa[1] => cmpr_osg:auto_generated.dataa[1]
datab[0] => cmpr_osg:auto_generated.datab[0]
datab[1] => cmpr_osg:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_osg:auto_generated.alb
aeb <= cmpr_osg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_osg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3
dataa[1] => _.IN0
dataa[1] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN4
datab[1] => _.IN1
datab[1] => op_1.IN2


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare2:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare2:inst10|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare2:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare2:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g8j:auto_generated.dataa[0]
dataa[1] => cmpr_g8j:auto_generated.dataa[1]
datab[0] => cmpr_g8j:auto_generated.datab[0]
datab[1] => cmpr_g8j:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_g8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst58|LRU:inst17|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst
hit/miss <= inst10.DB_MAX_OUTPUT_PORT_TYPE
valid <= inst8.DB_MAX_OUTPUT_PORT_TYPE
update => inst20.IN0
load => inst7.IN1
load => lpm_dff1:inst9.clock
TEG[1] => lpm_compare3:inst19.dataa[0]
TEG[1] => lpm_dff1:inst9.data[0]
TEG[0] => lpm_compare3:inst19.dataa[1]
TEG[0] => lpm_dff1:inst9.data[1]
DATA[7] <= lpm_bustri0:inst18.tridata[0]
DATA[6] <= lpm_bustri0:inst18.tridata[1]
DATA[5] <= lpm_bustri0:inst18.tridata[2]
DATA[4] <= lpm_bustri0:inst18.tridata[3]
DATA[3] <= lpm_bustri0:inst18.tridata[4]
DATA[2] <= lpm_bustri0:inst18.tridata[5]
DATA[1] <= lpm_bustri0:inst18.tridata[6]
DATA[0] <= lpm_bustri0:inst18.tridata[7]
read => inst5.IN1
OFFSET[1] => lpm_decode1:inst21.data[0]
OFFSET[1] => lpm_mux0:inst17.sel[0]
OFFSET[0] => lpm_decode1:inst21.data[1]
OFFSET[0] => lpm_mux0:inst17.sel[1]
INPUT[7] => lpm_dff0:inst12.data[0]
INPUT[7] => lpm_dff0:inst6.data[0]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[6] => lpm_dff0:inst12.data[1]
INPUT[6] => lpm_dff0:inst6.data[1]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[5] => lpm_dff0:inst12.data[2]
INPUT[5] => lpm_dff0:inst6.data[2]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[4] => lpm_dff0:inst12.data[3]
INPUT[4] => lpm_dff0:inst6.data[3]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[3] => lpm_dff0:inst12.data[4]
INPUT[3] => lpm_dff0:inst6.data[4]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[2] => lpm_dff0:inst12.data[5]
INPUT[2] => lpm_dff0:inst6.data[5]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[1] => lpm_dff0:inst12.data[6]
INPUT[1] => lpm_dff0:inst6.data[6]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[0] => lpm_dff0:inst12.data[7]
INPUT[0] => lpm_dff0:inst6.data[7]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_compare3:inst19
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
AeB <= lpm_compare:lpm_compare_component.AeB


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_9ig:auto_generated.dataa[0]
dataa[1] => cmpr_9ig:auto_generated.dataa[1]
datab[0] => cmpr_9ig:auto_generated.datab[0]
datab[1] => cmpr_9ig:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_9ig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_compare3:inst19|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_dff1:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_dff1:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_mux0:inst17
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_mux0:inst17|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_decode1:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_decode1:inst21|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CACHE:inst31|SET:inst58|ROW:inst|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst253
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst253|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst254
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst254|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst267
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst267|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst268
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst268|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst269
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst269|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst271
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst271|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst280
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst280|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst281
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst281|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst282
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst282|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst279
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst279|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst278
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst278|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst277
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst277|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst276
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst276|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst275
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst275|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst274
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst274|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst249
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst249|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst291
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst291|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst288
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst288|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CACHE:inst31|lpm_bustri0:inst289
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CACHE:inst31|lpm_bustri0:inst289|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2
CACHE_ADDR[7] <= CACHE_ADDR.DB_MAX_OUTPUT_PORT_TYPE
CACHE_ADDR[6] <= CACHE_ADDR.DB_MAX_OUTPUT_PORT_TYPE
CACHE_ADDR[5] <= CACHE_ADDR.DB_MAX_OUTPUT_PORT_TYPE
CACHE_ADDR[4] <= CACHE_ADDR.DB_MAX_OUTPUT_PORT_TYPE
CACHE_ADDR[3] <= CACHE_ADDR.DB_MAX_OUTPUT_PORT_TYPE
CACHE_ADDR[2] <= CACHE_ADDR.DB_MAX_OUTPUT_PORT_TYPE
CACHE_ADDR[1] <= CACHE_ADDR.DB_MAX_OUTPUT_PORT_TYPE
CACHE_ADDR[0] <= CACHE_ADDR.DB_MAX_OUTPUT_PORT_TYPE
CONTROL_BUS[32] <> predictor:inst48.CONTROL_BUS[32]
CONTROL_BUS[32] <> PARCER:inst43.CONTROL_BUS[32]
CONTROL_BUS[32] <> DF:inst50.CONTROL_BUS[32]
CONTROL_BUS[32] <> EX:inst45.CONTROL_BUS[32]
CONTROL_BUS[32] <> FLAGS:inst46.CONTROL_BUS[32]
CONTROL_BUS[32] <> IF:inst49.CONTROL_BUS[32]
CONTROL_BUS[31] <> predictor:inst48.CONTROL_BUS[31]
CONTROL_BUS[31] <> PARCER:inst43.CONTROL_BUS[31]
CONTROL_BUS[31] <> DF:inst50.CONTROL_BUS[31]
CONTROL_BUS[31] <> EX:inst45.CONTROL_BUS[31]
CONTROL_BUS[31] <> FLAGS:inst46.CONTROL_BUS[31]
CONTROL_BUS[31] <> IF:inst49.CONTROL_BUS[31]
CONTROL_BUS[30] <> predictor:inst48.CONTROL_BUS[30]
CONTROL_BUS[30] <> PARCER:inst43.CONTROL_BUS[30]
CONTROL_BUS[30] <> DF:inst50.CONTROL_BUS[30]
CONTROL_BUS[30] <> EX:inst45.CONTROL_BUS[30]
CONTROL_BUS[30] <> FLAGS:inst46.CONTROL_BUS[30]
CONTROL_BUS[30] <> IF:inst49.CONTROL_BUS[30]
CONTROL_BUS[29] <> predictor:inst48.CONTROL_BUS[29]
CONTROL_BUS[29] <> PARCER:inst43.CONTROL_BUS[29]
CONTROL_BUS[29] <> DF:inst50.CONTROL_BUS[29]
CONTROL_BUS[29] <> EX:inst45.CONTROL_BUS[29]
CONTROL_BUS[29] <> FLAGS:inst46.CONTROL_BUS[29]
CONTROL_BUS[29] <> IF:inst49.CONTROL_BUS[29]
CONTROL_BUS[28] <> predictor:inst48.CONTROL_BUS[28]
CONTROL_BUS[28] <> PARCER:inst43.CONTROL_BUS[28]
CONTROL_BUS[28] <> DF:inst50.CONTROL_BUS[28]
CONTROL_BUS[28] <> EX:inst45.CONTROL_BUS[28]
CONTROL_BUS[28] <> FLAGS:inst46.CONTROL_BUS[28]
CONTROL_BUS[28] <> IF:inst49.CONTROL_BUS[28]
CONTROL_BUS[27] <> predictor:inst48.CONTROL_BUS[27]
CONTROL_BUS[27] <> PARCER:inst43.CONTROL_BUS[27]
CONTROL_BUS[27] <> DF:inst50.CONTROL_BUS[27]
CONTROL_BUS[27] <> EX:inst45.CONTROL_BUS[27]
CONTROL_BUS[27] <> FLAGS:inst46.CONTROL_BUS[27]
CONTROL_BUS[27] <> IF:inst49.CONTROL_BUS[27]
CONTROL_BUS[27] <> inst31
CONTROL_BUS[26] <> predictor:inst48.CONTROL_BUS[26]
CONTROL_BUS[26] <> PARCER:inst43.CONTROL_BUS[26]
CONTROL_BUS[26] <> DF:inst50.CONTROL_BUS[26]
CONTROL_BUS[26] <> EX:inst45.CONTROL_BUS[26]
CONTROL_BUS[26] <> FLAGS:inst46.CONTROL_BUS[26]
CONTROL_BUS[26] <> IF:inst49.CONTROL_BUS[26]
CONTROL_BUS[25] <> predictor:inst48.CONTROL_BUS[25]
CONTROL_BUS[25] <> PARCER:inst43.CONTROL_BUS[25]
CONTROL_BUS[25] <> DF:inst50.CONTROL_BUS[25]
CONTROL_BUS[25] <> EX:inst45.CONTROL_BUS[25]
CONTROL_BUS[25] <> FLAGS:inst46.CONTROL_BUS[25]
CONTROL_BUS[25] <> IF:inst49.CONTROL_BUS[25]
CONTROL_BUS[24] <> predictor:inst48.CONTROL_BUS[24]
CONTROL_BUS[24] <> PARCER:inst43.CONTROL_BUS[24]
CONTROL_BUS[24] <> DF:inst50.CONTROL_BUS[24]
CONTROL_BUS[24] <> EX:inst45.CONTROL_BUS[24]
CONTROL_BUS[24] <> FLAGS:inst46.CONTROL_BUS[24]
CONTROL_BUS[24] <> IF:inst49.CONTROL_BUS[24]
CONTROL_BUS[23] <> predictor:inst48.CONTROL_BUS[23]
CONTROL_BUS[23] <> PARCER:inst43.CONTROL_BUS[23]
CONTROL_BUS[23] <> DF:inst50.CONTROL_BUS[23]
CONTROL_BUS[23] <> EX:inst45.CONTROL_BUS[23]
CONTROL_BUS[23] <> FLAGS:inst46.CONTROL_BUS[23]
CONTROL_BUS[23] <> IF:inst49.CONTROL_BUS[23]
CONTROL_BUS[22] <> predictor:inst48.CONTROL_BUS[22]
CONTROL_BUS[22] <> PARCER:inst43.CONTROL_BUS[22]
CONTROL_BUS[22] <> DF:inst50.CONTROL_BUS[22]
CONTROL_BUS[22] <> EX:inst45.CONTROL_BUS[22]
CONTROL_BUS[22] <> FLAGS:inst46.CONTROL_BUS[22]
CONTROL_BUS[22] <> IF:inst49.CONTROL_BUS[22]
CONTROL_BUS[21] <> predictor:inst48.CONTROL_BUS[21]
CONTROL_BUS[21] <> PARCER:inst43.CONTROL_BUS[21]
CONTROL_BUS[21] <> DF:inst50.CONTROL_BUS[21]
CONTROL_BUS[21] <> EX:inst45.CONTROL_BUS[21]
CONTROL_BUS[21] <> FLAGS:inst46.CONTROL_BUS[21]
CONTROL_BUS[21] <> IF:inst49.CONTROL_BUS[21]
CONTROL_BUS[20] <> predictor:inst48.CONTROL_BUS[20]
CONTROL_BUS[20] <> PARCER:inst43.CONTROL_BUS[20]
CONTROL_BUS[20] <> DF:inst50.CONTROL_BUS[20]
CONTROL_BUS[20] <> EX:inst45.CONTROL_BUS[20]
CONTROL_BUS[20] <> FLAGS:inst46.CONTROL_BUS[20]
CONTROL_BUS[20] <> IF:inst49.CONTROL_BUS[20]
CONTROL_BUS[19] <> predictor:inst48.CONTROL_BUS[19]
CONTROL_BUS[19] <> PARCER:inst43.CONTROL_BUS[19]
CONTROL_BUS[19] <> DF:inst50.CONTROL_BUS[19]
CONTROL_BUS[19] <> EX:inst45.CONTROL_BUS[19]
CONTROL_BUS[19] <> FLAGS:inst46.CONTROL_BUS[19]
CONTROL_BUS[19] <> IF:inst49.CONTROL_BUS[19]
CONTROL_BUS[18] <> predictor:inst48.CONTROL_BUS[18]
CONTROL_BUS[18] <> PARCER:inst43.CONTROL_BUS[18]
CONTROL_BUS[18] <> DF:inst50.CONTROL_BUS[18]
CONTROL_BUS[18] <> EX:inst45.CONTROL_BUS[18]
CONTROL_BUS[18] <> FLAGS:inst46.CONTROL_BUS[18]
CONTROL_BUS[18] <> IF:inst49.CONTROL_BUS[18]
CONTROL_BUS[17] <> predictor:inst48.CONTROL_BUS[17]
CONTROL_BUS[17] <> PARCER:inst43.CONTROL_BUS[17]
CONTROL_BUS[17] <> DF:inst50.CONTROL_BUS[17]
CONTROL_BUS[17] <> EX:inst45.CONTROL_BUS[17]
CONTROL_BUS[17] <> FLAGS:inst46.CONTROL_BUS[17]
CONTROL_BUS[17] <> IF:inst49.CONTROL_BUS[17]
CONTROL_BUS[16] <> predictor:inst48.CONTROL_BUS[16]
CONTROL_BUS[16] <> PARCER:inst43.CONTROL_BUS[16]
CONTROL_BUS[16] <> DF:inst50.CONTROL_BUS[16]
CONTROL_BUS[16] <> EX:inst45.CONTROL_BUS[16]
CONTROL_BUS[16] <> FLAGS:inst46.CONTROL_BUS[16]
CONTROL_BUS[16] <> IF:inst49.CONTROL_BUS[16]
CONTROL_BUS[15] <> predictor:inst48.CONTROL_BUS[15]
CONTROL_BUS[15] <> PARCER:inst43.CONTROL_BUS[15]
CONTROL_BUS[15] <> DF:inst50.CONTROL_BUS[15]
CONTROL_BUS[15] <> EX:inst45.CONTROL_BUS[15]
CONTROL_BUS[15] <> FLAGS:inst46.CONTROL_BUS[15]
CONTROL_BUS[15] <> IF:inst49.CONTROL_BUS[15]
CONTROL_BUS[15] <> cmd4
CONTROL_BUS[14] <> predictor:inst48.CONTROL_BUS[14]
CONTROL_BUS[14] <> PARCER:inst43.CONTROL_BUS[14]
CONTROL_BUS[14] <> DF:inst50.CONTROL_BUS[14]
CONTROL_BUS[14] <> EX:inst45.CONTROL_BUS[14]
CONTROL_BUS[14] <> FLAGS:inst46.CONTROL_BUS[14]
CONTROL_BUS[14] <> IF:inst49.CONTROL_BUS[14]
CONTROL_BUS[13] <> predictor:inst48.CONTROL_BUS[13]
CONTROL_BUS[13] <> PARCER:inst43.CONTROL_BUS[13]
CONTROL_BUS[13] <> DF:inst50.CONTROL_BUS[13]
CONTROL_BUS[13] <> EX:inst45.CONTROL_BUS[13]
CONTROL_BUS[13] <> FLAGS:inst46.CONTROL_BUS[13]
CONTROL_BUS[13] <> IF:inst49.CONTROL_BUS[13]
CONTROL_BUS[13] <> cmd3
CONTROL_BUS[12] <> predictor:inst48.CONTROL_BUS[12]
CONTROL_BUS[12] <> PARCER:inst43.CONTROL_BUS[12]
CONTROL_BUS[12] <> DF:inst50.CONTROL_BUS[12]
CONTROL_BUS[12] <> EX:inst45.CONTROL_BUS[12]
CONTROL_BUS[12] <> FLAGS:inst46.CONTROL_BUS[12]
CONTROL_BUS[12] <> IF:inst49.CONTROL_BUS[12]
CONTROL_BUS[12] <> cmd2
CONTROL_BUS[11] <> predictor:inst48.CONTROL_BUS[11]
CONTROL_BUS[11] <> PARCER:inst43.CONTROL_BUS[11]
CONTROL_BUS[11] <> DF:inst50.CONTROL_BUS[11]
CONTROL_BUS[11] <> EX:inst45.CONTROL_BUS[11]
CONTROL_BUS[11] <> FLAGS:inst46.CONTROL_BUS[11]
CONTROL_BUS[11] <> IF:inst49.CONTROL_BUS[11]
CONTROL_BUS[11] <> cmd1
CONTROL_BUS[10] <> predictor:inst48.CONTROL_BUS[10]
CONTROL_BUS[10] <> PARCER:inst43.CONTROL_BUS[10]
CONTROL_BUS[10] <> DF:inst50.CONTROL_BUS[10]
CONTROL_BUS[10] <> EX:inst45.CONTROL_BUS[10]
CONTROL_BUS[10] <> FLAGS:inst46.CONTROL_BUS[10]
CONTROL_BUS[10] <> IF:inst49.CONTROL_BUS[10]
CONTROL_BUS[9] <> predictor:inst48.CONTROL_BUS[9]
CONTROL_BUS[9] <> PARCER:inst43.CONTROL_BUS[9]
CONTROL_BUS[9] <> DF:inst50.CONTROL_BUS[9]
CONTROL_BUS[9] <> EX:inst45.CONTROL_BUS[9]
CONTROL_BUS[9] <> FLAGS:inst46.CONTROL_BUS[9]
CONTROL_BUS[9] <> IF:inst49.CONTROL_BUS[9]
CONTROL_BUS[8] <> predictor:inst48.CONTROL_BUS[8]
CONTROL_BUS[8] <> PARCER:inst43.CONTROL_BUS[8]
CONTROL_BUS[8] <> DF:inst50.CONTROL_BUS[8]
CONTROL_BUS[8] <> EX:inst45.CONTROL_BUS[8]
CONTROL_BUS[8] <> FLAGS:inst46.CONTROL_BUS[8]
CONTROL_BUS[8] <> IF:inst49.CONTROL_BUS[8]
CONTROL_BUS[7] <> predictor:inst48.CONTROL_BUS[7]
CONTROL_BUS[7] <> PARCER:inst43.CONTROL_BUS[7]
CONTROL_BUS[7] <> DF:inst50.CONTROL_BUS[7]
CONTROL_BUS[7] <> EX:inst45.CONTROL_BUS[7]
CONTROL_BUS[7] <> FLAGS:inst46.CONTROL_BUS[7]
CONTROL_BUS[7] <> IF:inst49.CONTROL_BUS[7]
CONTROL_BUS[6] <> predictor:inst48.CONTROL_BUS[6]
CONTROL_BUS[6] <> PARCER:inst43.CONTROL_BUS[6]
CONTROL_BUS[6] <> DF:inst50.CONTROL_BUS[6]
CONTROL_BUS[6] <> EX:inst45.CONTROL_BUS[6]
CONTROL_BUS[6] <> FLAGS:inst46.CONTROL_BUS[6]
CONTROL_BUS[6] <> IF:inst49.CONTROL_BUS[6]
CONTROL_BUS[5] <> predictor:inst48.CONTROL_BUS[5]
CONTROL_BUS[5] <> PARCER:inst43.CONTROL_BUS[5]
CONTROL_BUS[5] <> DF:inst50.CONTROL_BUS[5]
CONTROL_BUS[5] <> EX:inst45.CONTROL_BUS[5]
CONTROL_BUS[5] <> FLAGS:inst46.CONTROL_BUS[5]
CONTROL_BUS[5] <> IF:inst49.CONTROL_BUS[5]
CONTROL_BUS[4] <> predictor:inst48.CONTROL_BUS[4]
CONTROL_BUS[4] <> PARCER:inst43.CONTROL_BUS[4]
CONTROL_BUS[4] <> DF:inst50.CONTROL_BUS[4]
CONTROL_BUS[4] <> EX:inst45.CONTROL_BUS[4]
CONTROL_BUS[4] <> FLAGS:inst46.CONTROL_BUS[4]
CONTROL_BUS[4] <> IF:inst49.CONTROL_BUS[4]
CONTROL_BUS[3] <> predictor:inst48.CONTROL_BUS[3]
CONTROL_BUS[3] <> PARCER:inst43.CONTROL_BUS[3]
CONTROL_BUS[3] <> DF:inst50.CONTROL_BUS[3]
CONTROL_BUS[3] <> EX:inst45.CONTROL_BUS[3]
CONTROL_BUS[3] <> FLAGS:inst46.CONTROL_BUS[3]
CONTROL_BUS[3] <> IF:inst49.CONTROL_BUS[3]
CONTROL_BUS[2] <> predictor:inst48.CONTROL_BUS[2]
CONTROL_BUS[2] <> PARCER:inst43.CONTROL_BUS[2]
CONTROL_BUS[2] <> DF:inst50.CONTROL_BUS[2]
CONTROL_BUS[2] <> EX:inst45.CONTROL_BUS[2]
CONTROL_BUS[2] <> FLAGS:inst46.CONTROL_BUS[2]
CONTROL_BUS[2] <> IF:inst49.CONTROL_BUS[2]
CONTROL_BUS[2] <> inst29
CONTROL_BUS[1] <> predictor:inst48.CONTROL_BUS[1]
CONTROL_BUS[1] <> PARCER:inst43.CONTROL_BUS[1]
CONTROL_BUS[1] <> DF:inst50.CONTROL_BUS[1]
CONTROL_BUS[1] <> EX:inst45.CONTROL_BUS[1]
CONTROL_BUS[1] <> FLAGS:inst46.CONTROL_BUS[1]
CONTROL_BUS[1] <> IF:inst49.CONTROL_BUS[1]
CONTROL_BUS[0] <> predictor:inst48.CONTROL_BUS[0]
CONTROL_BUS[0] <> PARCER:inst43.CONTROL_BUS[0]
CONTROL_BUS[0] <> DF:inst50.CONTROL_BUS[0]
CONTROL_BUS[0] <> EX:inst45.CONTROL_BUS[0]
CONTROL_BUS[0] <> FLAGS:inst46.CONTROL_BUS[0]
CONTROL_BUS[0] <> IF:inst49.CONTROL_BUS[0]
CONTROL_BUS[0] <> inst74
CACHE_OUT[7] => IF:inst49.DATA_BUS[7]
CACHE_OUT[7] => DF:inst50.DATA[7]
CACHE_OUT[6] => IF:inst49.DATA_BUS[6]
CACHE_OUT[6] => DF:inst50.DATA[6]
CACHE_OUT[5] => IF:inst49.DATA_BUS[5]
CACHE_OUT[5] => DF:inst50.DATA[5]
CACHE_OUT[4] => IF:inst49.DATA_BUS[4]
CACHE_OUT[4] => DF:inst50.DATA[4]
CACHE_OUT[3] => IF:inst49.DATA_BUS[3]
CACHE_OUT[3] => DF:inst50.DATA[3]
CACHE_OUT[2] => IF:inst49.DATA_BUS[2]
CACHE_OUT[2] => DF:inst50.DATA[2]
CACHE_OUT[1] => IF:inst49.DATA_BUS[1]
CACHE_OUT[1] => DF:inst50.DATA[1]
CACHE_OUT[0] => IF:inst49.DATA_BUS[0]
CACHE_OUT[0] => DF:inst50.DATA[0]
STACK_OUT[7] => EX:inst45.DATA_FROM_STACK[7]
STACK_OUT[6] => EX:inst45.DATA_FROM_STACK[6]
STACK_OUT[5] => EX:inst45.DATA_FROM_STACK[5]
STACK_OUT[4] => EX:inst45.DATA_FROM_STACK[4]
STACK_OUT[3] => EX:inst45.DATA_FROM_STACK[3]
STACK_OUT[2] => EX:inst45.DATA_FROM_STACK[2]
STACK_OUT[1] => EX:inst45.DATA_FROM_STACK[1]
STACK_OUT[0] => EX:inst45.DATA_FROM_STACK[0]
FLAG_OUT[7] <= FLAGS:inst46.FLAGS[7]
FLAG_OUT[6] <= FLAGS:inst46.FLAGS[6]
FLAG_OUT[5] <= FLAGS:inst46.FLAGS[5]
FLAG_OUT[4] <= FLAGS:inst46.FLAGS[4]
FLAG_OUT[3] <= FLAGS:inst46.FLAGS[3]
FLAG_OUT[2] <= FLAGS:inst46.FLAGS[2]
FLAG_OUT[1] <= FLAGS:inst46.FLAGS[1]
FLAG_OUT[0] <= FLAGS:inst46.FLAGS[0]
OP0[7] <= lpm_dff0:inst41.q[0]
OP0[6] <= lpm_dff0:inst41.q[1]
OP0[5] <= lpm_dff0:inst41.q[2]
OP0[4] <= lpm_dff0:inst41.q[3]
OP0[3] <= lpm_dff0:inst41.q[4]
OP0[2] <= lpm_dff0:inst41.q[5]
OP0[1] <= lpm_dff0:inst41.q[6]
OP0[0] <= lpm_dff0:inst41.q[7]
COM0[7] <= lpm_dff0:inst28.q[0]
COM0[6] <= lpm_dff0:inst28.q[1]
COM0[5] <= lpm_dff0:inst28.q[2]
COM0[4] <= lpm_dff0:inst28.q[3]
COM0[3] <= lpm_dff0:inst28.q[4]
COM0[2] <= lpm_dff0:inst28.q[5]
COM0[1] <= lpm_dff0:inst28.q[6]
COM0[0] <= lpm_dff0:inst28.q[7]
COM1[7] <= lpm_dff0:inst30.q[0]
COM1[6] <= lpm_dff0:inst30.q[1]
COM1[5] <= lpm_dff0:inst30.q[2]
COM1[4] <= lpm_dff0:inst30.q[3]
COM1[3] <= lpm_dff0:inst30.q[4]
COM1[2] <= lpm_dff0:inst30.q[5]
COM1[1] <= lpm_dff0:inst30.q[6]
COM1[0] <= lpm_dff0:inst30.q[7]
OP_CODE[15] <= lpm_dff2:inst34.q[0]
OP_CODE[14] <= lpm_dff2:inst34.q[1]
OP_CODE[13] <= lpm_dff2:inst34.q[2]
OP_CODE[12] <= lpm_dff2:inst34.q[3]
OP_CODE[11] <= lpm_dff2:inst34.q[4]
OP_CODE[10] <= lpm_dff2:inst34.q[5]
OP_CODE[9] <= lpm_dff2:inst34.q[6]
OP_CODE[8] <= lpm_dff2:inst34.q[7]
OP_CODE[7] <= lpm_dff2:inst34.q[8]
OP_CODE[6] <= lpm_dff2:inst34.q[9]
OP_CODE[5] <= lpm_dff2:inst34.q[10]
OP_CODE[4] <= lpm_dff2:inst34.q[11]
OP_CODE[3] <= lpm_dff2:inst34.q[12]
OP_CODE[2] <= lpm_dff2:inst34.q[13]
OP_CODE[1] <= lpm_dff2:inst34.q[14]
OP_CODE[0] <= lpm_dff2:inst34.q[15]
RON_OUT[7] => DF:inst50.RON_DATA[7]
RON_OUT[6] => DF:inst50.RON_DATA[6]
RON_OUT[5] => DF:inst50.RON_DATA[5]
RON_OUT[4] => DF:inst50.RON_DATA[4]
RON_OUT[3] => DF:inst50.RON_DATA[3]
RON_OUT[2] => DF:inst50.RON_DATA[2]
RON_OUT[1] => DF:inst50.RON_DATA[1]
RON_OUT[0] => DF:inst50.RON_DATA[0]
OP1[7] <= lpm_dff0:inst42.q[0]
OP1[6] <= lpm_dff0:inst42.q[1]
OP1[5] <= lpm_dff0:inst42.q[2]
OP1[4] <= lpm_dff0:inst42.q[3]
OP1[3] <= lpm_dff0:inst42.q[4]
OP1[2] <= lpm_dff0:inst42.q[5]
OP1[1] <= lpm_dff0:inst42.q[6]
OP1[0] <= lpm_dff0:inst42.q[7]
COMMANDS[3] <= lpm_counter0:inst246.q[0]
COMMANDS[2] <= lpm_counter0:inst246.q[1]
COMMANDS[1] <= lpm_counter0:inst246.q[2]
COMMANDS[0] <= lpm_counter0:inst246.q[3]
IP[7] <= IF:inst49.IP_OUT[7]
IP[6] <= IF:inst49.IP_OUT[6]
IP[5] <= IF:inst49.IP_OUT[5]
IP[4] <= IF:inst49.IP_OUT[4]
IP[3] <= IF:inst49.IP_OUT[3]
IP[2] <= IF:inst49.IP_OUT[2]
IP[1] <= IF:inst49.IP_OUT[1]
IP[0] <= IF:inst49.IP_OUT[0]
clock => inst31.IN1
DATA_TO_CACHE[7] <= EX:inst45.DATA_TO_CACHE[7]
DATA_TO_CACHE[6] <= EX:inst45.DATA_TO_CACHE[6]
DATA_TO_CACHE[5] <= EX:inst45.DATA_TO_CACHE[5]
DATA_TO_CACHE[4] <= EX:inst45.DATA_TO_CACHE[4]
DATA_TO_CACHE[3] <= EX:inst45.DATA_TO_CACHE[3]
DATA_TO_CACHE[2] <= EX:inst45.DATA_TO_CACHE[2]
DATA_TO_CACHE[1] <= EX:inst45.DATA_TO_CACHE[1]
DATA_TO_CACHE[0] <= EX:inst45.DATA_TO_CACHE[0]
DATA_TO_RON[7] <= EX:inst45.DATA_TO_RON[7]
DATA_TO_RON[6] <= EX:inst45.DATA_TO_RON[6]
DATA_TO_RON[5] <= EX:inst45.DATA_TO_RON[5]
DATA_TO_RON[4] <= EX:inst45.DATA_TO_RON[4]
DATA_TO_RON[3] <= EX:inst45.DATA_TO_RON[3]
DATA_TO_RON[2] <= EX:inst45.DATA_TO_RON[2]
DATA_TO_RON[1] <= EX:inst45.DATA_TO_RON[1]
DATA_TO_RON[0] <= EX:inst45.DATA_TO_RON[0]
DATA_TO_STACK[7] <= EX:inst45.DATA_TO_STACK[7]
DATA_TO_STACK[6] <= EX:inst45.DATA_TO_STACK[6]
DATA_TO_STACK[5] <= EX:inst45.DATA_TO_STACK[5]
DATA_TO_STACK[4] <= EX:inst45.DATA_TO_STACK[4]
DATA_TO_STACK[3] <= EX:inst45.DATA_TO_STACK[3]
DATA_TO_STACK[2] <= EX:inst45.DATA_TO_STACK[2]
DATA_TO_STACK[1] <= EX:inst45.DATA_TO_STACK[1]
DATA_TO_STACK[0] <= EX:inst45.DATA_TO_STACK[0]
RON_NUM[1] <= RON_NUM.DB_MAX_OUTPUT_PORT_TYPE
RON_NUM[0] <= RON_NUM.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|lpm_bustri0:inst15
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|lpm_decode0:inst245
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|microcomputer|CONTROL_UNIT:inst2|lpm_decode0:inst245|lpm_decode:lpm_decode_component
data[0] => decode_e9f:auto_generated.data[0]
data[1] => decode_e9f:auto_generated.data[1]
data[2] => decode_e9f:auto_generated.data[2]
data[3] => decode_e9f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_e9f:auto_generated.eq[0]
eq[1] <= decode_e9f:auto_generated.eq[1]
eq[2] <= decode_e9f:auto_generated.eq[2]
eq[3] <= decode_e9f:auto_generated.eq[3]
eq[4] <= decode_e9f:auto_generated.eq[4]
eq[5] <= decode_e9f:auto_generated.eq[5]
eq[6] <= decode_e9f:auto_generated.eq[6]
eq[7] <= decode_e9f:auto_generated.eq[7]
eq[8] <= decode_e9f:auto_generated.eq[8]
eq[9] <= decode_e9f:auto_generated.eq[9]
eq[10] <= decode_e9f:auto_generated.eq[10]
eq[11] <= decode_e9f:auto_generated.eq[11]
eq[12] <= decode_e9f:auto_generated.eq[12]
eq[13] <= decode_e9f:auto_generated.eq[13]
eq[14] <= decode_e9f:auto_generated.eq[14]
eq[15] <= decode_e9f:auto_generated.eq[15]


|microcomputer|CONTROL_UNIT:inst2|lpm_decode0:inst245|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|lpm_counter0:inst246
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]


|microcomputer|CONTROL_UNIT:inst2|lpm_counter0:inst246|lpm_counter:lpm_counter_component
clock => cntr_5pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_5pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_5pi:auto_generated.q[0]
q[1] <= cntr_5pi:auto_generated.q[1]
q[2] <= cntr_5pi:auto_generated.q[2]
q[3] <= cntr_5pi:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CONTROL_UNIT:inst2|lpm_counter0:inst246|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CONTROL_UNIT:inst2|lpm_decode1:inst38
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CONTROL_UNIT:inst2|lpm_decode1:inst38|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CONTROL_UNIT:inst2|lpm_decode1:inst38|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|lpm_counter6:inst37
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CONTROL_UNIT:inst2|lpm_counter6:inst37|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CONTROL_UNIT:inst2|lpm_counter6:inst37|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CONTROL_UNIT:inst2|IF:inst49
cmd_0_write <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CONTROL_BUS[10] <> dca5
CONTROL_BUS[2] <> inst29
cmd_1_write <= inst4.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[7] <= lpm_bustri0:inst7.tridata[0]
ADDRESS[6] <= lpm_bustri0:inst7.tridata[1]
ADDRESS[5] <= lpm_bustri0:inst7.tridata[2]
ADDRESS[4] <= lpm_bustri0:inst7.tridata[3]
ADDRESS[3] <= lpm_bustri0:inst7.tridata[4]
ADDRESS[2] <= lpm_bustri0:inst7.tridata[5]
ADDRESS[1] <= lpm_bustri0:inst7.tridata[6]
ADDRESS[0] <= lpm_bustri0:inst7.tridata[7]
IP_OUT[7] <= lpm_dff0:inst36.q[0]
IP_OUT[6] <= lpm_dff0:inst36.q[1]
IP_OUT[5] <= lpm_dff0:inst36.q[2]
IP_OUT[4] <= lpm_dff0:inst36.q[3]
IP_OUT[3] <= lpm_dff0:inst36.q[4]
IP_OUT[2] <= lpm_dff0:inst36.q[5]
IP_OUT[1] <= lpm_dff0:inst36.q[6]
IP_OUT[0] <= lpm_dff0:inst36.q[7]
IP_BY_JMP[7] => lpm_bustri0:inst32.data[0]
IP_BY_JMP[6] => lpm_bustri0:inst32.data[1]
IP_BY_JMP[5] => lpm_bustri0:inst32.data[2]
IP_BY_JMP[4] => lpm_bustri0:inst32.data[3]
IP_BY_JMP[3] => lpm_bustri0:inst32.data[4]
IP_BY_JMP[2] => lpm_bustri0:inst32.data[5]
IP_BY_JMP[1] => lpm_bustri0:inst32.data[6]
IP_BY_JMP[0] => lpm_bustri0:inst32.data[7]
CMD_0_OUT[7] <= lpm_bustri0:inst1.tridata[0]
CMD_0_OUT[6] <= lpm_bustri0:inst1.tridata[1]
CMD_0_OUT[5] <= lpm_bustri0:inst1.tridata[2]
CMD_0_OUT[4] <= lpm_bustri0:inst1.tridata[3]
CMD_0_OUT[3] <= lpm_bustri0:inst1.tridata[4]
CMD_0_OUT[2] <= lpm_bustri0:inst1.tridata[5]
CMD_0_OUT[1] <= lpm_bustri0:inst1.tridata[6]
CMD_0_OUT[0] <= lpm_bustri0:inst1.tridata[7]
DATA_BUS[7] => lpm_bustri0:inst1.data[0]
DATA_BUS[7] => lpm_bustri0:inst2.data[0]
DATA_BUS[6] => lpm_bustri0:inst1.data[1]
DATA_BUS[6] => lpm_bustri0:inst2.data[1]
DATA_BUS[5] => lpm_bustri0:inst1.data[2]
DATA_BUS[5] => lpm_bustri0:inst2.data[2]
DATA_BUS[4] => lpm_bustri0:inst1.data[3]
DATA_BUS[4] => lpm_bustri0:inst2.data[3]
DATA_BUS[3] => lpm_bustri0:inst1.data[4]
DATA_BUS[3] => lpm_bustri0:inst2.data[4]
DATA_BUS[2] => lpm_bustri0:inst1.data[5]
DATA_BUS[2] => lpm_bustri0:inst2.data[5]
DATA_BUS[1] => lpm_bustri0:inst1.data[6]
DATA_BUS[1] => lpm_bustri0:inst2.data[6]
DATA_BUS[0] => lpm_bustri0:inst1.data[7]
DATA_BUS[0] => lpm_bustri0:inst2.data[7]
CMD_1_OUT[7] <= lpm_bustri0:inst2.tridata[0]
CMD_1_OUT[6] <= lpm_bustri0:inst2.tridata[1]
CMD_1_OUT[5] <= lpm_bustri0:inst2.tridata[2]
CMD_1_OUT[4] <= lpm_bustri0:inst2.tridata[3]
CMD_1_OUT[3] <= lpm_bustri0:inst2.tridata[4]
CMD_1_OUT[2] <= lpm_bustri0:inst2.tridata[5]
CMD_1_OUT[1] <= lpm_bustri0:inst2.tridata[6]
CMD_1_OUT[0] <= lpm_bustri0:inst2.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_decode2:inst27
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_decode2:inst27|lpm_decode:lpm_decode_component
data[0] => decode_u7f:auto_generated.data[0]
data[1] => decode_u7f:auto_generated.data[1]
data[2] => decode_u7f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_u7f:auto_generated.eq[0]
eq[1] <= decode_u7f:auto_generated.eq[1]
eq[2] <= decode_u7f:auto_generated.eq[2]
eq[3] <= decode_u7f:auto_generated.eq[3]
eq[4] <= decode_u7f:auto_generated.eq[4]
eq[5] <= decode_u7f:auto_generated.eq[5]
eq[6] <= decode_u7f:auto_generated.eq[6]
eq[7] <= decode_u7f:auto_generated.eq[7]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode30w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1].IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1].IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2].IN0
data[1] => w_anode63w[2].IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode30w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_counter5:inst28
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_counter5:inst28|lpm_counter:lpm_counter_component
clock => cntr_4pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_4pi:auto_generated.q[0]
q[1] <= cntr_4pi:auto_generated.q[1]
q[2] <= cntr_4pi:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_counter5:inst28|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_bustri0:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_dff0:inst36
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_dff0:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_bustri0:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_add_sub2:inst
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_add_sub2:inst|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_2ph:auto_generated.dataa[0]
dataa[1] => add_sub_2ph:auto_generated.dataa[1]
dataa[2] => add_sub_2ph:auto_generated.dataa[2]
dataa[3] => add_sub_2ph:auto_generated.dataa[3]
dataa[4] => add_sub_2ph:auto_generated.dataa[4]
dataa[5] => add_sub_2ph:auto_generated.dataa[5]
dataa[6] => add_sub_2ph:auto_generated.dataa[6]
dataa[7] => add_sub_2ph:auto_generated.dataa[7]
datab[0] => add_sub_2ph:auto_generated.datab[0]
datab[1] => add_sub_2ph:auto_generated.datab[1]
datab[2] => add_sub_2ph:auto_generated.datab[2]
datab[3] => add_sub_2ph:auto_generated.datab[3]
datab[4] => add_sub_2ph:auto_generated.datab[4]
datab[5] => add_sub_2ph:auto_generated.datab[5]
datab[6] => add_sub_2ph:auto_generated.datab[6]
datab[7] => add_sub_2ph:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2ph:auto_generated.result[0]
result[1] <= add_sub_2ph:auto_generated.result[1]
result[2] <= add_sub_2ph:auto_generated.result[2]
result[3] <= add_sub_2ph:auto_generated.result[3]
result[4] <= add_sub_2ph:auto_generated.result[4]
result[5] <= add_sub_2ph:auto_generated.result[5]
result[6] <= add_sub_2ph:auto_generated.result[6]
result[7] <= add_sub_2ph:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_add_sub2:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_dff0:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_dff0:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_constant1:inst11
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_constant1:inst11|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_bustri0:inst32
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_bustri0:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_add_sub1:inst9
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_2ph:auto_generated.dataa[0]
dataa[1] => add_sub_2ph:auto_generated.dataa[1]
dataa[2] => add_sub_2ph:auto_generated.dataa[2]
dataa[3] => add_sub_2ph:auto_generated.dataa[3]
dataa[4] => add_sub_2ph:auto_generated.dataa[4]
dataa[5] => add_sub_2ph:auto_generated.dataa[5]
dataa[6] => add_sub_2ph:auto_generated.dataa[6]
dataa[7] => add_sub_2ph:auto_generated.dataa[7]
datab[0] => add_sub_2ph:auto_generated.datab[0]
datab[1] => add_sub_2ph:auto_generated.datab[1]
datab[2] => add_sub_2ph:auto_generated.datab[2]
datab[3] => add_sub_2ph:auto_generated.datab[3]
datab[4] => add_sub_2ph:auto_generated.datab[4]
datab[5] => add_sub_2ph:auto_generated.datab[5]
datab[6] => add_sub_2ph:auto_generated.datab[6]
datab[7] => add_sub_2ph:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2ph:auto_generated.result[0]
result[1] <= add_sub_2ph:auto_generated.result[1]
result[2] <= add_sub_2ph:auto_generated.result[2]
result[3] <= add_sub_2ph:auto_generated.result[3]
result[4] <= add_sub_2ph:auto_generated.result[4]
result[5] <= add_sub_2ph:auto_generated.result[5]
result[6] <= add_sub_2ph:auto_generated.result[6]
result[7] <= add_sub_2ph:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_bustri0:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_bustri0:inst2
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|IF:inst49|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|EX:inst45
ADDRESS[7] <= lpm_bustri0:inst16.tridata[0]
ADDRESS[6] <= lpm_bustri0:inst16.tridata[1]
ADDRESS[5] <= lpm_bustri0:inst16.tridata[2]
ADDRESS[4] <= lpm_bustri0:inst16.tridata[3]
ADDRESS[3] <= lpm_bustri0:inst16.tridata[4]
ADDRESS[2] <= lpm_bustri0:inst16.tridata[5]
ADDRESS[1] <= lpm_bustri0:inst16.tridata[6]
ADDRESS[0] <= lpm_bustri0:inst16.tridata[7]
OP_CODE[15] => ~NO_FANOUT~
OP_CODE[14] => ~NO_FANOUT~
OP_CODE[13] => ~NO_FANOUT~
OP_CODE[12] => ~NO_FANOUT~
OP_CODE[11] => ~NO_FANOUT~
OP_CODE[10] => inst3.IN0
OP_CODE[10] => inst57.IN0
OP_CODE[10] => inst53.IN0
OP_CODE[10] => inst54.IN0
OP_CODE[9] => inst23.IN1
OP_CODE[9] => inst23.IN2
OP_CODE[9] => inst51.IN2
OP_CODE[9] => inst25.IN3
OP_CODE[9] => ALU:inst.OP_TYPE[3]
OP_CODE[8] => inst23.IN4
OP_CODE[8] => inst23.IN5
OP_CODE[8] => inst51.IN1
OP_CODE[8] => inst25.IN1
OP_CODE[8] => inst25.IN2
OP_CODE[8] => ALU:inst.OP_TYPE[2]
OP_CODE[7] => inst51.IN3
OP_CODE[7] => ALU:inst.OP_TYPE[1]
OP_CODE[6] => inst23.IN3
OP_CODE[6] => inst51.IN0
OP_CODE[6] => inst25.IN0
OP_CODE[6] => ALU:inst.OP_TYPE[0]
OP_CODE[5] => inst39.IN0
OP_CODE[5] => inst42.IN0
OP_CODE[5] => inst32.IN0
OP_CODE[4] => inst39.IN1
OP_CODE[4] => inst40.IN0
OP_CODE[3] => inst52.IN0
OP_CODE[2] => inst11.IN1
OP_CODE[1] => inst23.IN0
OP_CODE[1] => inst31.IN0
OP_CODE[0] => inst26[7].IN1
CONTROL_BUS[28] <> inst43
CONTROL_BUS[26] <> inst64
CONTROL_BUS[25] <> OP_CODE[0]
CONTROL_BUS[22] <> inst42
CONTROL_BUS[21] <> inst40
CONTROL_BUS[19] <> inst1
CONTROL_BUS[17] <> inst53
CONTROL_BUS[16] <> inst4
CONTROL_BUS[7] <> inst54
CONTROL_BUS[1] <> inst11
OP0[7] => lpm_bustri0:inst16.data[0]
OP0[7] => ALU:inst.OP0[7]
OP0[7] => lpm_bustri0:inst21.data[0]
OP0[7] => IP_BY_JMP[7].DATAIN
OP0[6] => lpm_bustri0:inst16.data[1]
OP0[6] => ALU:inst.OP0[6]
OP0[6] => lpm_bustri0:inst21.data[1]
OP0[6] => IP_BY_JMP[6].DATAIN
OP0[5] => lpm_bustri0:inst16.data[2]
OP0[5] => ALU:inst.OP0[5]
OP0[5] => lpm_bustri0:inst21.data[2]
OP0[5] => IP_BY_JMP[5].DATAIN
OP0[4] => lpm_bustri0:inst16.data[3]
OP0[4] => ALU:inst.OP0[4]
OP0[4] => lpm_bustri0:inst21.data[3]
OP0[4] => IP_BY_JMP[4].DATAIN
OP0[3] => lpm_bustri0:inst16.data[4]
OP0[3] => ALU:inst.OP0[3]
OP0[3] => lpm_bustri0:inst21.data[4]
OP0[3] => IP_BY_JMP[3].DATAIN
OP0[2] => lpm_bustri0:inst16.data[5]
OP0[2] => ALU:inst.OP0[2]
OP0[2] => lpm_bustri0:inst21.data[5]
OP0[2] => IP_BY_JMP[2].DATAIN
OP0[1] => lpm_bustri0:inst16.data[6]
OP0[1] => ALU:inst.OP0[1]
OP0[1] => lpm_bustri0:inst21.data[6]
OP0[1] => IP_BY_JMP[1].DATAIN
OP0[0] => lpm_bustri0:inst16.data[7]
OP0[0] => ALU:inst.OP0[0]
OP0[0] => lpm_bustri0:inst21.data[7]
OP0[0] => IP_BY_JMP[0].DATAIN
ALU_FLAGS[5] <= ALU:inst.FLAG[5]
ALU_FLAGS[4] <= ALU:inst.FLAG[4]
ALU_FLAGS[3] <= ALU:inst.FLAG[3]
ALU_FLAGS[2] <= ALU:inst.FLAG[2]
ALU_FLAGS[1] <= ALU:inst.FLAG[1]
ALU_FLAGS[0] <= ALU:inst.FLAG[0]
OP1[7] => ALU:inst.OP1[7]
OP1[7] => lpm_bustri0:inst12.data[0]
OP1[7] => DATA_TO_STACK[7].DATAIN
OP1[6] => ALU:inst.OP1[6]
OP1[6] => lpm_bustri0:inst12.data[1]
OP1[6] => DATA_TO_STACK[6].DATAIN
OP1[5] => ALU:inst.OP1[5]
OP1[5] => lpm_bustri0:inst12.data[2]
OP1[5] => DATA_TO_STACK[5].DATAIN
OP1[4] => ALU:inst.OP1[4]
OP1[4] => lpm_bustri0:inst12.data[3]
OP1[4] => DATA_TO_STACK[4].DATAIN
OP1[3] => ALU:inst.OP1[3]
OP1[3] => lpm_bustri0:inst12.data[4]
OP1[3] => DATA_TO_STACK[3].DATAIN
OP1[2] => ALU:inst.OP1[2]
OP1[2] => lpm_bustri0:inst12.data[5]
OP1[2] => DATA_TO_STACK[2].DATAIN
OP1[1] => ALU:inst.OP1[1]
OP1[1] => lpm_bustri0:inst12.data[6]
OP1[1] => DATA_TO_STACK[1].DATAIN
OP1[0] => ALU:inst.OP1[0]
OP1[0] => lpm_bustri0:inst12.data[7]
OP1[0] => DATA_TO_STACK[0].DATAIN
ALU_OUT[7] <= ALU:inst.RESULT[7]
ALU_OUT[6] <= ALU:inst.RESULT[6]
ALU_OUT[5] <= ALU:inst.RESULT[5]
ALU_OUT[4] <= ALU:inst.RESULT[4]
ALU_OUT[3] <= ALU:inst.RESULT[3]
ALU_OUT[2] <= ALU:inst.RESULT[2]
ALU_OUT[1] <= ALU:inst.RESULT[1]
ALU_OUT[0] <= ALU:inst.RESULT[0]
FLAGS[7] => ~NO_FANOUT~
FLAGS[6] => ~NO_FANOUT~
FLAGS[5] => inst53.IN1
FLAGS[4] => ~NO_FANOUT~
FLAGS[3] => ~NO_FANOUT~
FLAGS[2] => ~NO_FANOUT~
FLAGS[1] => ~NO_FANOUT~
FLAGS[0] => ~NO_FANOUT~
DATA_TO_CACHE[7] <= lpm_bustri0:inst12.tridata[0]
DATA_TO_CACHE[6] <= lpm_bustri0:inst12.tridata[1]
DATA_TO_CACHE[5] <= lpm_bustri0:inst12.tridata[2]
DATA_TO_CACHE[4] <= lpm_bustri0:inst12.tridata[3]
DATA_TO_CACHE[3] <= lpm_bustri0:inst12.tridata[4]
DATA_TO_CACHE[2] <= lpm_bustri0:inst12.tridata[5]
DATA_TO_CACHE[1] <= lpm_bustri0:inst12.tridata[6]
DATA_TO_CACHE[0] <= lpm_bustri0:inst12.tridata[7]
DATA_TO_RON[7] <= DATA_TO_RON.DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_RON[6] <= DATA_TO_RON.DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_RON[5] <= DATA_TO_RON.DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_RON[4] <= DATA_TO_RON.DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_RON[3] <= DATA_TO_RON.DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_RON[2] <= DATA_TO_RON.DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_RON[1] <= DATA_TO_RON.DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_RON[0] <= DATA_TO_RON.DB_MAX_OUTPUT_PORT_TYPE
DATA_FROM_STACK[7] => lpm_bustri0:inst33.data[0]
DATA_FROM_STACK[6] => lpm_bustri0:inst33.data[1]
DATA_FROM_STACK[5] => lpm_bustri0:inst33.data[2]
DATA_FROM_STACK[4] => lpm_bustri0:inst33.data[3]
DATA_FROM_STACK[3] => lpm_bustri0:inst33.data[4]
DATA_FROM_STACK[2] => lpm_bustri0:inst33.data[5]
DATA_FROM_STACK[1] => lpm_bustri0:inst33.data[6]
DATA_FROM_STACK[0] => lpm_bustri0:inst33.data[7]
DATA_TO_STACK[7] <= OP1[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_STACK[6] <= OP1[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_STACK[5] <= OP1[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_STACK[4] <= OP1[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_STACK[3] <= OP1[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_STACK[2] <= OP1[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_STACK[1] <= OP1[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_STACK[0] <= OP1[0].DB_MAX_OUTPUT_PORT_TYPE
IP_BY_JMP[7] <= OP0[7].DB_MAX_OUTPUT_PORT_TYPE
IP_BY_JMP[6] <= OP0[6].DB_MAX_OUTPUT_PORT_TYPE
IP_BY_JMP[5] <= OP0[5].DB_MAX_OUTPUT_PORT_TYPE
IP_BY_JMP[4] <= OP0[4].DB_MAX_OUTPUT_PORT_TYPE
IP_BY_JMP[3] <= OP0[3].DB_MAX_OUTPUT_PORT_TYPE
IP_BY_JMP[2] <= OP0[2].DB_MAX_OUTPUT_PORT_TYPE
IP_BY_JMP[1] <= OP0[1].DB_MAX_OUTPUT_PORT_TYPE
IP_BY_JMP[0] <= OP0[0].DB_MAX_OUTPUT_PORT_TYPE
RON_NUM_OUT[1] <= RON_NUM[1].DB_MAX_OUTPUT_PORT_TYPE
RON_NUM_OUT[0] <= RON_NUM[0].DB_MAX_OUTPUT_PORT_TYPE
RON_NUM[1] => RON_NUM_OUT[1].DATAIN
RON_NUM[0] => RON_NUM_OUT[0].DATAIN


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|lpm_bustri0:inst16
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_u7f:auto_generated.data[0]
data[1] => decode_u7f:auto_generated.data[1]
data[2] => decode_u7f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_u7f:auto_generated.eq[0]
eq[1] <= decode_u7f:auto_generated.eq[1]
eq[2] <= decode_u7f:auto_generated.eq[2]
eq[3] <= decode_u7f:auto_generated.eq[3]
eq[4] <= decode_u7f:auto_generated.eq[4]
eq[5] <= decode_u7f:auto_generated.eq[5]
eq[6] <= decode_u7f:auto_generated.eq[6]
eq[7] <= decode_u7f:auto_generated.eq[7]


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode30w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1].IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1].IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2].IN0
data[1] => w_anode63w[2].IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode30w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|lpm_counter7:inst38
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|lpm_counter7:inst38|lpm_counter:lpm_counter_component
clock => cntr_4pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_4pi:auto_generated.q[0]
q[1] <= cntr_4pi:auto_generated.q[1]
q[2] <= cntr_4pi:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|lpm_counter7:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst
FLAG[5] <= FLAG.DB_MAX_OUTPUT_PORT_TYPE
FLAG[4] <= FLAG.DB_MAX_OUTPUT_PORT_TYPE
FLAG[3] <= FLAG.DB_MAX_OUTPUT_PORT_TYPE
FLAG[2] <= FLAG.DB_MAX_OUTPUT_PORT_TYPE
FLAG[1] <= FLAG.DB_MAX_OUTPUT_PORT_TYPE
FLAG[0] <= FLAG.DB_MAX_OUTPUT_PORT_TYPE
OP_TYPE[3] => lpm_bustri0:inst13.enabledt
OP_TYPE[3] => inst30.IN1
OP_TYPE[2] => lpm_bustri0:inst12.enabledt
OP_TYPE[2] => inst30.IN0
OP_TYPE[1] => inst27.IN0
OP_TYPE[1] => inst23.OE
OP_TYPE[1] => inst22.OE
OP_TYPE[1] => inst21.OE
OP_TYPE[1] => inst31.OE
OP_TYPE[1] => inst35.OE
OP_TYPE[1] => inst42.OE
OP_TYPE[0] => lpm_bustri0:inst3.enabledt
OP_TYPE[0] => inst30.IN2
OP1[7] => lpm_compare4:inst15.dataa[0]
OP1[7] => lpm_and0:inst14.data0x[0]
OP1[7] => lpm_clshift0:inst.data[0]
OP1[7] => inst11.IN0
OP1[6] => lpm_compare4:inst15.dataa[1]
OP1[6] => lpm_and0:inst14.data0x[1]
OP1[6] => lpm_clshift0:inst.data[1]
OP1[6] => inst10.IN0
OP1[5] => lpm_compare4:inst15.dataa[2]
OP1[5] => lpm_and0:inst14.data0x[2]
OP1[5] => lpm_clshift0:inst.data[2]
OP1[5] => inst9.IN0
OP1[4] => lpm_compare4:inst15.dataa[3]
OP1[4] => lpm_and0:inst14.data0x[3]
OP1[4] => lpm_clshift0:inst.data[3]
OP1[4] => inst8.IN0
OP1[3] => lpm_compare4:inst15.dataa[4]
OP1[3] => lpm_and0:inst14.data0x[4]
OP1[3] => lpm_clshift0:inst.data[4]
OP1[3] => inst7.IN0
OP1[2] => lpm_compare4:inst15.dataa[5]
OP1[2] => lpm_and0:inst14.data0x[5]
OP1[2] => lpm_clshift0:inst.data[5]
OP1[2] => inst6.IN0
OP1[1] => lpm_compare4:inst15.dataa[6]
OP1[1] => lpm_and0:inst14.data0x[6]
OP1[1] => lpm_clshift0:inst.data[6]
OP1[1] => inst5.IN0
OP1[0] => lpm_compare4:inst15.dataa[7]
OP1[0] => lpm_and0:inst14.data0x[7]
OP1[0] => lpm_clshift0:inst.data[7]
OP1[0] => inst4.IN0
OP0[7] => lpm_compare4:inst15.datab[0]
OP0[7] => lpm_and0:inst14.data1x[0]
OP0[7] => lpm_clshift0:inst.distance[0]
OP0[6] => lpm_compare4:inst15.datab[1]
OP0[6] => lpm_and0:inst14.data1x[1]
OP0[6] => lpm_clshift0:inst.distance[1]
OP0[5] => lpm_compare4:inst15.datab[2]
OP0[5] => lpm_and0:inst14.data1x[2]
OP0[5] => lpm_clshift0:inst.distance[2]
OP0[4] => lpm_compare4:inst15.datab[3]
OP0[4] => lpm_and0:inst14.data1x[3]
OP0[3] => lpm_compare4:inst15.datab[4]
OP0[3] => lpm_and0:inst14.data1x[4]
OP0[2] => lpm_compare4:inst15.datab[5]
OP0[2] => lpm_and0:inst14.data1x[5]
OP0[1] => lpm_compare4:inst15.datab[6]
OP0[1] => lpm_and0:inst14.data1x[6]
OP0[0] => lpm_compare4:inst15.datab[7]
OP0[0] => lpm_and0:inst14.data1x[7]
RESULT[7] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[6] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[5] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[4] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[3] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[2] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[1] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[0] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_compare4:inst15
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_compare4:inst15|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_compare4:inst15|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN15
dataa[1] => _.IN0
dataa[1] => op_1.IN13
dataa[2] => _.IN0
dataa[2] => op_1.IN11
dataa[3] => _.IN0
dataa[3] => op_1.IN9
dataa[4] => _.IN0
dataa[4] => op_1.IN7
dataa[5] => _.IN0
dataa[5] => op_1.IN5
dataa[6] => _.IN0
dataa[6] => op_1.IN3
dataa[7] => _.IN0
dataa[7] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN16
datab[1] => _.IN1
datab[1] => op_1.IN14
datab[2] => _.IN1
datab[2] => op_1.IN12
datab[3] => _.IN1
datab[3] => op_1.IN10
datab[4] => _.IN1
datab[4] => op_1.IN8
datab[5] => _.IN1
datab[5] => op_1.IN6
datab[6] => _.IN1
datab[6] => op_1.IN4
datab[7] => _.IN1
datab[7] => op_1.IN2


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_compare7:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
aeb <= lpm_compare:lpm_compare_component.aeb


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_compare7:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qni:auto_generated.dataa[0]
dataa[1] => cmpr_qni:auto_generated.dataa[1]
dataa[2] => cmpr_qni:auto_generated.dataa[2]
dataa[3] => cmpr_qni:auto_generated.dataa[3]
dataa[4] => cmpr_qni:auto_generated.dataa[4]
dataa[5] => cmpr_qni:auto_generated.dataa[5]
dataa[6] => cmpr_qni:auto_generated.dataa[6]
dataa[7] => cmpr_qni:auto_generated.dataa[7]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qni:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_compare7:inst2|lpm_compare:lpm_compare_component|cmpr_qni:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_bustri0:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_and0:inst14
data0x[0] => LPM_AND:lpm_and_component.DATA[0][0]
data0x[1] => LPM_AND:lpm_and_component.DATA[0][1]
data0x[2] => LPM_AND:lpm_and_component.DATA[0][2]
data0x[3] => LPM_AND:lpm_and_component.DATA[0][3]
data0x[4] => LPM_AND:lpm_and_component.DATA[0][4]
data0x[5] => LPM_AND:lpm_and_component.DATA[0][5]
data0x[6] => LPM_AND:lpm_and_component.DATA[0][6]
data0x[7] => LPM_AND:lpm_and_component.DATA[0][7]
data1x[0] => LPM_AND:lpm_and_component.DATA[1][0]
data1x[1] => LPM_AND:lpm_and_component.DATA[1][1]
data1x[2] => LPM_AND:lpm_and_component.DATA[1][2]
data1x[3] => LPM_AND:lpm_and_component.DATA[1][3]
data1x[4] => LPM_AND:lpm_and_component.DATA[1][4]
data1x[5] => LPM_AND:lpm_and_component.DATA[1][5]
data1x[6] => LPM_AND:lpm_and_component.DATA[1][6]
data1x[7] => LPM_AND:lpm_and_component.DATA[1][7]
result[0] <= LPM_AND:lpm_and_component.RESULT[0]
result[1] <= LPM_AND:lpm_and_component.RESULT[1]
result[2] <= LPM_AND:lpm_and_component.RESULT[2]
result[3] <= LPM_AND:lpm_and_component.RESULT[3]
result[4] <= LPM_AND:lpm_and_component.RESULT[4]
result[5] <= LPM_AND:lpm_and_component.RESULT[5]
result[6] <= LPM_AND:lpm_and_component.RESULT[6]
result[7] <= LPM_AND:lpm_and_component.RESULT[7]


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_and0:inst14|LPM_AND:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[0][1] => and_node[1][1].IN1
data[0][2] => and_node[2][1].IN1
data[0][3] => and_node[3][1].IN1
data[0][4] => and_node[4][1].IN1
data[0][5] => and_node[5][1].IN1
data[0][6] => and_node[6][1].IN1
data[0][7] => and_node[7][1].IN1
data[1][0] => and_node[0][1].IN0
data[1][1] => and_node[1][1].IN0
data[1][2] => and_node[2][1].IN0
data[1][3] => and_node[3][1].IN0
data[1][4] => and_node[4][1].IN0
data[1][5] => and_node[5][1].IN0
data[1][6] => and_node[6][1].IN0
data[1][7] => and_node[7][1].IN0
result[0] <= and_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and_node[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= and_node[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= and_node[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= and_node[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= and_node[7][1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_bustri0:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_clshift0:inst
data[0] => lpm_clshift:lpm_clshift_component.data[0]
data[1] => lpm_clshift:lpm_clshift_component.data[1]
data[2] => lpm_clshift:lpm_clshift_component.data[2]
data[3] => lpm_clshift:lpm_clshift_component.data[3]
data[4] => lpm_clshift:lpm_clshift_component.data[4]
data[5] => lpm_clshift:lpm_clshift_component.data[5]
data[6] => lpm_clshift:lpm_clshift_component.data[6]
data[7] => lpm_clshift:lpm_clshift_component.data[7]
distance[0] => lpm_clshift:lpm_clshift_component.distance[0]
distance[1] => lpm_clshift:lpm_clshift_component.distance[1]
distance[2] => lpm_clshift:lpm_clshift_component.distance[2]
result[0] <= lpm_clshift:lpm_clshift_component.result[0]
result[1] <= lpm_clshift:lpm_clshift_component.result[1]
result[2] <= lpm_clshift:lpm_clshift_component.result[2]
result[3] <= lpm_clshift:lpm_clshift_component.result[3]
result[4] <= lpm_clshift:lpm_clshift_component.result[4]
result[5] <= lpm_clshift:lpm_clshift_component.result[5]
result[6] <= lpm_clshift:lpm_clshift_component.result[6]
result[7] <= lpm_clshift:lpm_clshift_component.result[7]


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_clshift0:inst|lpm_clshift:lpm_clshift_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_fjb:auto_generated.data[0]
data[1] => lpm_clshift_fjb:auto_generated.data[1]
data[2] => lpm_clshift_fjb:auto_generated.data[2]
data[3] => lpm_clshift_fjb:auto_generated.data[3]
data[4] => lpm_clshift_fjb:auto_generated.data[4]
data[5] => lpm_clshift_fjb:auto_generated.data[5]
data[6] => lpm_clshift_fjb:auto_generated.data[6]
data[7] => lpm_clshift_fjb:auto_generated.data[7]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_fjb:auto_generated.distance[0]
distance[1] => lpm_clshift_fjb:auto_generated.distance[1]
distance[2] => lpm_clshift_fjb:auto_generated.distance[2]
overflow <= <GND>
result[0] <= lpm_clshift_fjb:auto_generated.result[0]
result[1] <= lpm_clshift_fjb:auto_generated.result[1]
result[2] <= lpm_clshift_fjb:auto_generated.result[2]
result[3] <= lpm_clshift_fjb:auto_generated.result[3]
result[4] <= lpm_clshift_fjb:auto_generated.result[4]
result[5] <= lpm_clshift_fjb:auto_generated.result[5]
result[6] <= lpm_clshift_fjb:auto_generated.result[6]
result[7] <= lpm_clshift_fjb:auto_generated.result[7]
underflow <= <GND>


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_clshift0:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_fjb:auto_generated
data[0] => _.IN1
data[0] => sbit_w[8].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[9].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[10].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[11].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[12].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[13].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[14].IN1
data[7] => _.IN1
data[7] => sbit_w[15].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
result[0] <= sbit_w[24].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[25].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[26].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[27].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[28].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[29].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[30].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[31].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_bustri0:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_compare8:inst36
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
agb <= lpm_compare:lpm_compare_component.agb


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_compare8:inst36|lpm_compare:lpm_compare_component
dataa[0] => cmpr_sni:auto_generated.dataa[0]
dataa[1] => cmpr_sni:auto_generated.dataa[1]
dataa[2] => cmpr_sni:auto_generated.dataa[2]
dataa[3] => cmpr_sni:auto_generated.dataa[3]
dataa[4] => cmpr_sni:auto_generated.dataa[4]
dataa[5] => cmpr_sni:auto_generated.dataa[5]
dataa[6] => cmpr_sni:auto_generated.dataa[6]
dataa[7] => cmpr_sni:auto_generated.dataa[7]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_sni:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|ALU:inst|lpm_compare8:inst36|lpm_compare:lpm_compare_component|cmpr_sni:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|lpm_bustri0:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|lpm_bustri0:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|lpm_bustri0:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|lpm_bustri0:inst33
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|EX:inst45|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|FLAGS:inst46
FLAGS[7] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
FLAGS[6] <= <GND>
FLAGS[5] <= lpm_dff6:inst6.q[0]
FLAGS[4] <= lpm_dff6:inst6.q[1]
FLAGS[3] <= lpm_dff6:inst6.q[2]
FLAGS[2] <= lpm_dff6:inst6.q[3]
FLAGS[1] <= lpm_dff6:inst6.q[4]
FLAGS[0] <= lpm_dff6:inst6.q[5]
stack_overflow_flag => inst4.DATAIN
ALU_FLAGS[5] => lpm_dff6:inst6.data[0]
ALU_FLAGS[4] => lpm_dff6:inst6.data[1]
ALU_FLAGS[3] => lpm_dff6:inst6.data[2]
ALU_FLAGS[2] => lpm_dff6:inst6.data[3]
ALU_FLAGS[1] => lpm_dff6:inst6.data[4]
ALU_FLAGS[0] => lpm_dff6:inst6.data[5]


|microcomputer|CONTROL_UNIT:inst2|FLAGS:inst46|lpm_dff6:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|microcomputer|CONTROL_UNIT:inst2|FLAGS:inst46|lpm_dff6:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|lpm_dff0:inst41
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CONTROL_UNIT:inst2|lpm_dff0:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|DF:inst50
op0_write <= inst88.DB_MAX_OUTPUT_PORT_TYPE
OPERATION_CODE[15] => ~NO_FANOUT~
OPERATION_CODE[14] => ~NO_FANOUT~
OPERATION_CODE[13] => ~NO_FANOUT~
OPERATION_CODE[12] => ~NO_FANOUT~
OPERATION_CODE[11] => ~NO_FANOUT~
OPERATION_CODE[10] => inst2.IN0
OPERATION_CODE[10] => inst28.IN5
OPERATION_CODE[10] => inst3.IN0
OPERATION_CODE[9] => inst56.IN0
OPERATION_CODE[9] => inst64.IN0
OPERATION_CODE[9] => inst27.IN5
OPERATION_CODE[8] => inst54.IN0
OPERATION_CODE[8] => inst63.IN0
OPERATION_CODE[8] => inst27.IN4
OPERATION_CODE[7] => inst49.IN0
OPERATION_CODE[7] => inst62.IN0
OPERATION_CODE[7] => inst27.IN3
OPERATION_CODE[6] => inst27.IN1
OPERATION_CODE[6] => inst103.IN3
OPERATION_CODE[6] => inst28.IN4
OPERATION_CODE[5] => inst97.IN0
OPERATION_CODE[4] => inst97.IN1
OPERATION_CODE[4] => inst27.IN2
OPERATION_CODE[3] => inst2.IN1
OPERATION_CODE[3] => inst28.IN1
OPERATION_CODE[3] => inst3.IN1
OPERATION_CODE[2] => inst60.IN0
OPERATION_CODE[2] => inst67.IN0
OPERATION_CODE[2] => inst27.IN0
OPERATION_CODE[1] => inst59.IN0
OPERATION_CODE[1] => inst65.IN0
OPERATION_CODE[0] => inst103.IN1
OPERATION_CODE[0] => inst28.IN3
ADDRESSING_TYPE => inst14.IN0
ADDRESSING_TYPE => inst60.IN1
ADDRESSING_TYPE => inst62.IN1
ADDRESSING_TYPE => inst64.IN1
ADDRESSING_TYPE => inst65.IN1
ADDRESSING_TYPE => inst63.IN1
CONTROL_BUS[14] <> inst106
CONTROL_BUS[2] <> inst34
op1_write <= inst72.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[7] <= ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[6] <= ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[5] <= ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[4] <= ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[3] <= ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[2] <= ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[1] <= ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[0] <= ADDRESS.DB_MAX_OUTPUT_PORT_TYPE
CMD_1[7] => lpm_bustri0:inst82.data[0]
CMD_1[7] => lpm_bustri0:inst84.data[0]
CMD_1[7] => lpm_bustri0:inst90.data[0]
CMD_1[6] => lpm_bustri0:inst82.data[1]
CMD_1[6] => lpm_bustri0:inst84.data[1]
CMD_1[6] => lpm_bustri0:inst90.data[1]
CMD_1[5] => lpm_bustri0:inst82.data[2]
CMD_1[5] => lpm_bustri0:inst84.data[2]
CMD_1[5] => lpm_bustri0:inst90.data[2]
CMD_1[4] => lpm_bustri0:inst82.data[3]
CMD_1[4] => lpm_bustri0:inst84.data[3]
CMD_1[4] => lpm_bustri0:inst90.data[3]
CMD_1[3] => lpm_bustri0:inst82.data[4]
CMD_1[3] => lpm_bustri0:inst84.data[4]
CMD_1[3] => lpm_bustri0:inst90.data[4]
CMD_1[2] => lpm_bustri0:inst82.data[5]
CMD_1[2] => lpm_bustri0:inst84.data[5]
CMD_1[2] => lpm_bustri0:inst90.data[5]
CMD_1[1] => lpm_bustri0:inst82.data[6]
CMD_1[1] => lpm_bustri0:inst84.data[6]
CMD_1[1] => lpm_bustri0:inst90.data[6]
CMD_1[0] => lpm_bustri0:inst82.data[7]
CMD_1[0] => lpm_bustri0:inst84.data[7]
CMD_1[0] => lpm_bustri0:inst90.data[7]
DATA[7] => lpm_dff0:inst87.data[0]
DATA[7] => lpm_bustri0:inst85.data[0]
DATA[7] => lpm_bustri0:inst86.data[0]
DATA[6] => lpm_dff0:inst87.data[1]
DATA[6] => lpm_bustri0:inst85.data[1]
DATA[6] => lpm_bustri0:inst86.data[1]
DATA[5] => lpm_dff0:inst87.data[2]
DATA[5] => lpm_bustri0:inst85.data[2]
DATA[5] => lpm_bustri0:inst86.data[2]
DATA[4] => lpm_dff0:inst87.data[3]
DATA[4] => lpm_bustri0:inst85.data[3]
DATA[4] => lpm_bustri0:inst86.data[3]
DATA[3] => lpm_dff0:inst87.data[4]
DATA[3] => lpm_bustri0:inst85.data[4]
DATA[3] => lpm_bustri0:inst86.data[4]
DATA[2] => lpm_dff0:inst87.data[5]
DATA[2] => lpm_bustri0:inst85.data[5]
DATA[2] => lpm_bustri0:inst86.data[5]
DATA[1] => lpm_dff0:inst87.data[6]
DATA[1] => lpm_bustri0:inst85.data[6]
DATA[1] => lpm_bustri0:inst86.data[6]
DATA[0] => lpm_dff0:inst87.data[7]
DATA[0] => lpm_bustri0:inst85.data[7]
DATA[0] => lpm_bustri0:inst86.data[7]
DF_RON_NUM_OUT[1] <= lpm_bustri1:inst70.tridata[0]
DF_RON_NUM_OUT[0] <= lpm_bustri1:inst70.tridata[1]
DF_RON_NUM_IN[1] => lpm_bustri1:inst70.data[0]
DF_RON_NUM_IN[0] => lpm_bustri1:inst70.data[1]
OP0[7] <= OP0.DB_MAX_OUTPUT_PORT_TYPE
OP0[6] <= OP0.DB_MAX_OUTPUT_PORT_TYPE
OP0[5] <= OP0.DB_MAX_OUTPUT_PORT_TYPE
OP0[4] <= OP0.DB_MAX_OUTPUT_PORT_TYPE
OP0[3] <= OP0.DB_MAX_OUTPUT_PORT_TYPE
OP0[2] <= OP0.DB_MAX_OUTPUT_PORT_TYPE
OP0[1] <= OP0.DB_MAX_OUTPUT_PORT_TYPE
OP0[0] <= OP0.DB_MAX_OUTPUT_PORT_TYPE
OP1[7] <= lpm_bustri0:inst71.tridata[0]
OP1[6] <= lpm_bustri0:inst71.tridata[1]
OP1[5] <= lpm_bustri0:inst71.tridata[2]
OP1[4] <= lpm_bustri0:inst71.tridata[3]
OP1[3] <= lpm_bustri0:inst71.tridata[4]
OP1[2] <= lpm_bustri0:inst71.tridata[5]
OP1[1] <= lpm_bustri0:inst71.tridata[6]
OP1[0] <= lpm_bustri0:inst71.tridata[7]
RON_DATA[7] => lpm_bustri0:inst71.data[0]
RON_DATA[6] => lpm_bustri0:inst71.data[1]
RON_DATA[5] => lpm_bustri0:inst71.data[2]
RON_DATA[4] => lpm_bustri0:inst71.data[3]
RON_DATA[3] => lpm_bustri0:inst71.data[4]
RON_DATA[2] => lpm_bustri0:inst71.data[5]
RON_DATA[1] => lpm_bustri0:inst71.data[6]
RON_DATA[0] => lpm_bustri0:inst71.data[7]


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_decode0:inst4
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_decode0:inst4|lpm_decode:lpm_decode_component
data[0] => decode_e9f:auto_generated.data[0]
data[1] => decode_e9f:auto_generated.data[1]
data[2] => decode_e9f:auto_generated.data[2]
data[3] => decode_e9f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_e9f:auto_generated.eq[0]
eq[1] <= decode_e9f:auto_generated.eq[1]
eq[2] <= decode_e9f:auto_generated.eq[2]
eq[3] <= decode_e9f:auto_generated.eq[3]
eq[4] <= decode_e9f:auto_generated.eq[4]
eq[5] <= decode_e9f:auto_generated.eq[5]
eq[6] <= decode_e9f:auto_generated.eq[6]
eq[7] <= decode_e9f:auto_generated.eq[7]
eq[8] <= decode_e9f:auto_generated.eq[8]
eq[9] <= decode_e9f:auto_generated.eq[9]
eq[10] <= decode_e9f:auto_generated.eq[10]
eq[11] <= decode_e9f:auto_generated.eq[11]
eq[12] <= decode_e9f:auto_generated.eq[12]
eq[13] <= decode_e9f:auto_generated.eq[13]
eq[14] <= decode_e9f:auto_generated.eq[14]
eq[15] <= decode_e9f:auto_generated.eq[15]


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_counter0:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_counter0:inst|lpm_counter:lpm_counter_component
clock => cntr_5pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_5pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_5pi:auto_generated.q[0]
q[1] <= cntr_5pi:auto_generated.q[1]
q[2] <= cntr_5pi:auto_generated.q[2]
q[3] <= cntr_5pi:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_bustri0:inst82
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_bustri0:inst82|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_bustri0:inst83
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_bustri0:inst83|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_dff0:inst87
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_dff0:inst87|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_bustri1:inst70
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_bustri1:inst70|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_bustri0:inst85
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_bustri0:inst85|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_bustri0:inst84
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_bustri0:inst84|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_bustri0:inst90
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_bustri0:inst90|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_bustri0:inst86
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_bustri0:inst86|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_bustri0:inst71
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|DF:inst50|lpm_bustri0:inst71|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|PARCER:inst43
ADDRESSING_TYPE <= CMD[5].DB_MAX_OUTPUT_PORT_TYPE
CMD[7] => RON_NUM[1].DATAIN
CMD[6] => RON_NUM[0].DATAIN
CMD[5] => ADDRESSING_TYPE.DATAIN
CMD[4] => ~NO_FANOUT~
CMD[3] => lpm_decode0:inst2.data[0]
CMD[2] => lpm_decode0:inst2.data[1]
CMD[1] => lpm_decode0:inst2.data[2]
CMD[0] => lpm_decode0:inst2.data[3]
load_to_regs <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OP_CODE[15] <= lpm_decode0:inst2.eq15
OP_CODE[14] <= lpm_decode0:inst2.eq14
OP_CODE[13] <= lpm_decode0:inst2.eq13
OP_CODE[12] <= lpm_decode0:inst2.eq12
OP_CODE[11] <= lpm_decode0:inst2.eq11
OP_CODE[10] <= lpm_decode0:inst2.eq10
OP_CODE[9] <= lpm_decode0:inst2.eq9
OP_CODE[8] <= lpm_decode0:inst2.eq8
OP_CODE[7] <= lpm_decode0:inst2.eq7
OP_CODE[6] <= lpm_decode0:inst2.eq6
OP_CODE[5] <= lpm_decode0:inst2.eq5
OP_CODE[4] <= lpm_decode0:inst2.eq4
OP_CODE[3] <= lpm_decode0:inst2.eq3
OP_CODE[2] <= lpm_decode0:inst2.eq2
OP_CODE[1] <= lpm_decode0:inst2.eq1
OP_CODE[0] <= lpm_decode0:inst2.eq0
RON_NUM[1] <= CMD[7].DB_MAX_OUTPUT_PORT_TYPE
RON_NUM[0] <= CMD[6].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|PARCER:inst43|lpm_decode0:inst2
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|microcomputer|CONTROL_UNIT:inst2|PARCER:inst43|lpm_decode0:inst2|lpm_decode:lpm_decode_component
data[0] => decode_e9f:auto_generated.data[0]
data[1] => decode_e9f:auto_generated.data[1]
data[2] => decode_e9f:auto_generated.data[2]
data[3] => decode_e9f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_e9f:auto_generated.eq[0]
eq[1] <= decode_e9f:auto_generated.eq[1]
eq[2] <= decode_e9f:auto_generated.eq[2]
eq[3] <= decode_e9f:auto_generated.eq[3]
eq[4] <= decode_e9f:auto_generated.eq[4]
eq[5] <= decode_e9f:auto_generated.eq[5]
eq[6] <= decode_e9f:auto_generated.eq[6]
eq[7] <= decode_e9f:auto_generated.eq[7]
eq[8] <= decode_e9f:auto_generated.eq[8]
eq[9] <= decode_e9f:auto_generated.eq[9]
eq[10] <= decode_e9f:auto_generated.eq[10]
eq[11] <= decode_e9f:auto_generated.eq[11]
eq[12] <= decode_e9f:auto_generated.eq[12]
eq[13] <= decode_e9f:auto_generated.eq[13]
eq[14] <= decode_e9f:auto_generated.eq[14]
eq[15] <= decode_e9f:auto_generated.eq[15]


|microcomputer|CONTROL_UNIT:inst2|PARCER:inst43|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|lpm_dff0:inst28
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CONTROL_UNIT:inst2|lpm_dff0:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|lpm_dff0:inst30
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CONTROL_UNIT:inst2|lpm_dff0:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|lpm_dff3:inst40
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|CONTROL_UNIT:inst2|lpm_dff3:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|lpm_dff2:inst34
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|microcomputer|CONTROL_UNIT:inst2|lpm_dff2:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|lpm_dff0:inst42
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|CONTROL_UNIT:inst2|lpm_dff0:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|lpm_bustri0:inst16
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|lpm_bustri0:inst25
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|CONTROL_UNIT:inst2|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48
CONTROL_BUS[6] <> inst
IP[7] => inst24.IN0
IP[6] => inst23.IN0
IP[5] => inst22.IN0
IP[4] => ~NO_FANOUT~
IP[3] => ~NO_FANOUT~
IP[2] => ~NO_FANOUT~
IP[1] => ~NO_FANOUT~
IP[0] => ~NO_FANOUT~


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25
PHT_OUT[1] <= lpm_mux2:inst9.result[0]
PHT_OUT[0] <= lpm_mux2:inst9.result[1]
clk => lpm_shiftreg3:inst.clock
clk => lpm_shiftreg3:inst1.clock
clk => lpm_shiftreg3:inst2.clock
clk => lpm_shiftreg3:inst3.clock
clk => lpm_shiftreg3:inst5.clock
clk => lpm_shiftreg3:inst4.clock
clk => lpm_shiftreg3:inst6.clock
clk => lpm_shiftreg3:inst7.clock
enable => inst10.IN0
enable => inst11.IN0
enable => inst12.IN0
enable => inst13.IN0
enable => inst14.IN0
enable => inst15.IN0
enable => inst16.IN0
enable => inst17.IN0
REG_NUM[2] => lpm_decode2:inst8.data[0]
REG_NUM[2] => lpm_mux2:inst9.sel[0]
REG_NUM[1] => lpm_decode2:inst8.data[1]
REG_NUM[1] => lpm_mux2:inst9.sel[1]
REG_NUM[0] => lpm_decode2:inst8.data[2]
REG_NUM[0] => lpm_mux2:inst9.sel[2]
shiftin => lpm_shiftreg3:inst.shiftin
shiftin => lpm_shiftreg3:inst1.shiftin
shiftin => lpm_shiftreg3:inst2.shiftin
shiftin => lpm_shiftreg3:inst3.shiftin
shiftin => lpm_shiftreg3:inst5.shiftin
shiftin => lpm_shiftreg3:inst4.shiftin
shiftin => lpm_shiftreg3:inst6.shiftin
shiftin => lpm_shiftreg3:inst7.shiftin


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_mux2:inst9
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data3x[0] => lpm_mux:lpm_mux_component.data[3][0]
data3x[1] => lpm_mux:lpm_mux_component.data[3][1]
data4x[0] => lpm_mux:lpm_mux_component.data[4][0]
data4x[1] => lpm_mux:lpm_mux_component.data[4][1]
data5x[0] => lpm_mux:lpm_mux_component.data[5][0]
data5x[1] => lpm_mux:lpm_mux_component.data[5][1]
data6x[0] => lpm_mux:lpm_mux_component.data[6][0]
data6x[1] => lpm_mux:lpm_mux_component.data[6][1]
data7x[0] => lpm_mux:lpm_mux_component.data[7][0]
data7x[1] => lpm_mux:lpm_mux_component.data[7][1]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
sel[2] => lpm_mux:lpm_mux_component.sel[2]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_mux2:inst9|LPM_MUX:lpm_mux_component
data[0][0] => mux_0oc:auto_generated.data[0]
data[0][1] => mux_0oc:auto_generated.data[1]
data[1][0] => mux_0oc:auto_generated.data[2]
data[1][1] => mux_0oc:auto_generated.data[3]
data[2][0] => mux_0oc:auto_generated.data[4]
data[2][1] => mux_0oc:auto_generated.data[5]
data[3][0] => mux_0oc:auto_generated.data[6]
data[3][1] => mux_0oc:auto_generated.data[7]
data[4][0] => mux_0oc:auto_generated.data[8]
data[4][1] => mux_0oc:auto_generated.data[9]
data[5][0] => mux_0oc:auto_generated.data[10]
data[5][1] => mux_0oc:auto_generated.data[11]
data[6][0] => mux_0oc:auto_generated.data[12]
data[6][1] => mux_0oc:auto_generated.data[13]
data[7][0] => mux_0oc:auto_generated.data[14]
data[7][1] => mux_0oc:auto_generated.data[15]
sel[0] => mux_0oc:auto_generated.sel[0]
sel[1] => mux_0oc:auto_generated.sel[1]
sel[2] => mux_0oc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0oc:auto_generated.result[0]
result[1] <= mux_0oc:auto_generated.result[1]


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_mux2:inst9|LPM_MUX:lpm_mux_component|mux_0oc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
data[4] => l1_w0_n1_mux_dataout.IN1
data[5] => l1_w1_n1_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w0_n2_mux_dataout.IN1
data[9] => l1_w1_n2_mux_dataout.IN1
data[10] => l1_w0_n2_mux_dataout.IN1
data[11] => l1_w1_n2_mux_dataout.IN1
data[12] => l1_w0_n3_mux_dataout.IN1
data[13] => l1_w1_n3_mux_dataout.IN1
data[14] => l1_w0_n3_mux_dataout.IN1
data[15] => l1_w1_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_shiftreg3:inst
clock => lpm_shiftreg:lpm_shiftreg_component.clock
enable => lpm_shiftreg:lpm_shiftreg_component.enable
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_decode2:inst8
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_decode2:inst8|lpm_decode:lpm_decode_component
data[0] => decode_u7f:auto_generated.data[0]
data[1] => decode_u7f:auto_generated.data[1]
data[2] => decode_u7f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_u7f:auto_generated.eq[0]
eq[1] <= decode_u7f:auto_generated.eq[1]
eq[2] <= decode_u7f:auto_generated.eq[2]
eq[3] <= decode_u7f:auto_generated.eq[3]
eq[4] <= decode_u7f:auto_generated.eq[4]
eq[5] <= decode_u7f:auto_generated.eq[5]
eq[6] <= decode_u7f:auto_generated.eq[6]
eq[7] <= decode_u7f:auto_generated.eq[7]


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode30w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1].IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1].IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2].IN0
data[1] => w_anode63w[2].IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode30w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_shiftreg3:inst1
clock => lpm_shiftreg:lpm_shiftreg_component.clock
enable => lpm_shiftreg:lpm_shiftreg_component.enable
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_shiftreg3:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_shiftreg3:inst2
clock => lpm_shiftreg:lpm_shiftreg_component.clock
enable => lpm_shiftreg:lpm_shiftreg_component.enable
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_shiftreg3:inst2|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_shiftreg3:inst3
clock => lpm_shiftreg:lpm_shiftreg_component.clock
enable => lpm_shiftreg:lpm_shiftreg_component.enable
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_shiftreg3:inst3|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_shiftreg3:inst5
clock => lpm_shiftreg:lpm_shiftreg_component.clock
enable => lpm_shiftreg:lpm_shiftreg_component.enable
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_shiftreg3:inst5|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_shiftreg3:inst4
clock => lpm_shiftreg:lpm_shiftreg_component.clock
enable => lpm_shiftreg:lpm_shiftreg_component.enable
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_shiftreg3:inst4|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_shiftreg3:inst6
clock => lpm_shiftreg:lpm_shiftreg_component.clock
enable => lpm_shiftreg:lpm_shiftreg_component.enable
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_shiftreg3:inst6|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_shiftreg3:inst7
clock => lpm_shiftreg:lpm_shiftreg_component.clock
enable => lpm_shiftreg:lpm_shiftreg_component.enable
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|PHT:inst25|lpm_shiftreg3:inst7|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|lpm_decode1:inst43
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|lpm_decode1:inst43|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|lpm_decode1:inst43|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|lpm_counter6:inst42
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|lpm_counter6:inst42|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|lpm_counter6:inst42|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|lpm_shiftreg2:GHR_SHIFT_REG
clock => lpm_shiftreg:lpm_shiftreg_component.clock
enable => lpm_shiftreg:lpm_shiftreg_component.enable
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q[2]
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q[3]
q[4] <= lpm_shiftreg:lpm_shiftreg_component.q[4]
q[5] <= lpm_shiftreg:lpm_shiftreg_component.q[5]
q[6] <= lpm_shiftreg:lpm_shiftreg_component.q[6]
q[7] <= lpm_shiftreg:lpm_shiftreg_component.q[7]


|microcomputer|CONTROL_UNIT:inst2|predictor:inst48|lpm_shiftreg2:GHR_SHIFT_REG|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|lpm_bustri1:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CONTROL_UNIT:inst2|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|CONTROL_UNIT:inst2|lpm_bustri1:inst19
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|microcomputer|CONTROL_UNIT:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|DMA:inst10
ADDRESS[7] <= lpm_bustri0:inst9.tridata[0]
ADDRESS[6] <= lpm_bustri0:inst9.tridata[1]
ADDRESS[5] <= lpm_bustri0:inst9.tridata[2]
ADDRESS[4] <= lpm_bustri0:inst9.tridata[3]
ADDRESS[3] <= lpm_bustri0:inst9.tridata[4]
ADDRESS[2] <= lpm_bustri0:inst9.tridata[5]
ADDRESS[1] <= lpm_bustri0:inst9.tridata[6]
ADDRESS[0] <= lpm_bustri0:inst9.tridata[7]
CONTROL_BUS[32] <> inst44
CONTROL_BUS[31] <> inst43
CONTROL_BUS[30] <> inst40
CONTROL_BUS[20] <> inst50
CONTROL_BUS[8] <> inst45
INPUT_ADDRESS[7] => lpm_bustri0:inst52.data[0]
INPUT_ADDRESS[6] => lpm_bustri0:inst52.data[1]
INPUT_ADDRESS[5] => lpm_bustri0:inst52.data[2]
INPUT_ADDRESS[4] => lpm_bustri0:inst52.data[3]
INPUT_ADDRESS[3] => lpm_bustri0:inst52.data[4]
INPUT_ADDRESS[2] => lpm_bustri0:inst52.data[5]
INPUT_ADDRESS[1] => lpm_bustri0:inst52.data[6]
INPUT_ADDRESS[0] => lpm_bustri0:inst52.data[7]
DATA[7] => lpm_dff0:inst3.data[0]
DATA[7] => lpm_dff0:inst2.data[0]
DATA[7] => lpm_dff0:inst4.data[0]
DATA[7] => inst46.DATAIN
DATA[6] => lpm_dff0:inst3.data[1]
DATA[6] => lpm_dff0:inst2.data[1]
DATA[6] => lpm_dff0:inst4.data[1]
DATA[5] => lpm_dff0:inst3.data[2]
DATA[5] => lpm_dff0:inst2.data[2]
DATA[5] => lpm_dff0:inst4.data[2]
DATA[4] => lpm_dff0:inst3.data[3]
DATA[4] => lpm_dff0:inst2.data[3]
DATA[4] => lpm_dff0:inst4.data[3]
DATA[3] => lpm_dff0:inst3.data[4]
DATA[3] => lpm_dff0:inst2.data[4]
DATA[3] => lpm_dff0:inst4.data[4]
DATA[2] => lpm_dff0:inst3.data[5]
DATA[2] => lpm_dff0:inst2.data[5]
DATA[2] => lpm_dff0:inst4.data[5]
DATA[1] => lpm_dff0:inst3.data[6]
DATA[1] => lpm_dff0:inst2.data[6]
DATA[1] => lpm_dff0:inst4.data[6]
DATA[0] => lpm_dff0:inst3.data[7]
DATA[0] => lpm_dff0:inst2.data[7]
DATA[0] => lpm_dff0:inst4.data[7]


|microcomputer|DMA:inst10|lpm_bustri0:inst9
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|DMA:inst10|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|DMA:inst10|lpm_decode4:inst5
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
data[4] => lpm_decode:lpm_decode_component.data[4]
data[5] => lpm_decode:lpm_decode_component.data[5]
data[6] => lpm_decode:lpm_decode_component.data[6]
data[7] => lpm_decode:lpm_decode_component.data[7]
eq252 <= lpm_decode:lpm_decode_component.eq[252]
eq253 <= lpm_decode:lpm_decode_component.eq[253]
eq254 <= lpm_decode:lpm_decode_component.eq[254]
eq255 <= lpm_decode:lpm_decode_component.eq[255]


|microcomputer|DMA:inst10|lpm_decode4:inst5|lpm_decode:lpm_decode_component
data[0] => decode_8bf:auto_generated.data[0]
data[1] => decode_8bf:auto_generated.data[1]
data[2] => decode_8bf:auto_generated.data[2]
data[3] => decode_8bf:auto_generated.data[3]
data[4] => decode_8bf:auto_generated.data[4]
data[5] => decode_8bf:auto_generated.data[5]
data[6] => decode_8bf:auto_generated.data[6]
data[7] => decode_8bf:auto_generated.data[7]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_8bf:auto_generated.eq[0]
eq[1] <= decode_8bf:auto_generated.eq[1]
eq[2] <= decode_8bf:auto_generated.eq[2]
eq[3] <= decode_8bf:auto_generated.eq[3]
eq[4] <= decode_8bf:auto_generated.eq[4]
eq[5] <= decode_8bf:auto_generated.eq[5]
eq[6] <= decode_8bf:auto_generated.eq[6]
eq[7] <= decode_8bf:auto_generated.eq[7]
eq[8] <= decode_8bf:auto_generated.eq[8]
eq[9] <= decode_8bf:auto_generated.eq[9]
eq[10] <= decode_8bf:auto_generated.eq[10]
eq[11] <= decode_8bf:auto_generated.eq[11]
eq[12] <= decode_8bf:auto_generated.eq[12]
eq[13] <= decode_8bf:auto_generated.eq[13]
eq[14] <= decode_8bf:auto_generated.eq[14]
eq[15] <= decode_8bf:auto_generated.eq[15]
eq[16] <= decode_8bf:auto_generated.eq[16]
eq[17] <= decode_8bf:auto_generated.eq[17]
eq[18] <= decode_8bf:auto_generated.eq[18]
eq[19] <= decode_8bf:auto_generated.eq[19]
eq[20] <= decode_8bf:auto_generated.eq[20]
eq[21] <= decode_8bf:auto_generated.eq[21]
eq[22] <= decode_8bf:auto_generated.eq[22]
eq[23] <= decode_8bf:auto_generated.eq[23]
eq[24] <= decode_8bf:auto_generated.eq[24]
eq[25] <= decode_8bf:auto_generated.eq[25]
eq[26] <= decode_8bf:auto_generated.eq[26]
eq[27] <= decode_8bf:auto_generated.eq[27]
eq[28] <= decode_8bf:auto_generated.eq[28]
eq[29] <= decode_8bf:auto_generated.eq[29]
eq[30] <= decode_8bf:auto_generated.eq[30]
eq[31] <= decode_8bf:auto_generated.eq[31]
eq[32] <= decode_8bf:auto_generated.eq[32]
eq[33] <= decode_8bf:auto_generated.eq[33]
eq[34] <= decode_8bf:auto_generated.eq[34]
eq[35] <= decode_8bf:auto_generated.eq[35]
eq[36] <= decode_8bf:auto_generated.eq[36]
eq[37] <= decode_8bf:auto_generated.eq[37]
eq[38] <= decode_8bf:auto_generated.eq[38]
eq[39] <= decode_8bf:auto_generated.eq[39]
eq[40] <= decode_8bf:auto_generated.eq[40]
eq[41] <= decode_8bf:auto_generated.eq[41]
eq[42] <= decode_8bf:auto_generated.eq[42]
eq[43] <= decode_8bf:auto_generated.eq[43]
eq[44] <= decode_8bf:auto_generated.eq[44]
eq[45] <= decode_8bf:auto_generated.eq[45]
eq[46] <= decode_8bf:auto_generated.eq[46]
eq[47] <= decode_8bf:auto_generated.eq[47]
eq[48] <= decode_8bf:auto_generated.eq[48]
eq[49] <= decode_8bf:auto_generated.eq[49]
eq[50] <= decode_8bf:auto_generated.eq[50]
eq[51] <= decode_8bf:auto_generated.eq[51]
eq[52] <= decode_8bf:auto_generated.eq[52]
eq[53] <= decode_8bf:auto_generated.eq[53]
eq[54] <= decode_8bf:auto_generated.eq[54]
eq[55] <= decode_8bf:auto_generated.eq[55]
eq[56] <= decode_8bf:auto_generated.eq[56]
eq[57] <= decode_8bf:auto_generated.eq[57]
eq[58] <= decode_8bf:auto_generated.eq[58]
eq[59] <= decode_8bf:auto_generated.eq[59]
eq[60] <= decode_8bf:auto_generated.eq[60]
eq[61] <= decode_8bf:auto_generated.eq[61]
eq[62] <= decode_8bf:auto_generated.eq[62]
eq[63] <= decode_8bf:auto_generated.eq[63]
eq[64] <= decode_8bf:auto_generated.eq[64]
eq[65] <= decode_8bf:auto_generated.eq[65]
eq[66] <= decode_8bf:auto_generated.eq[66]
eq[67] <= decode_8bf:auto_generated.eq[67]
eq[68] <= decode_8bf:auto_generated.eq[68]
eq[69] <= decode_8bf:auto_generated.eq[69]
eq[70] <= decode_8bf:auto_generated.eq[70]
eq[71] <= decode_8bf:auto_generated.eq[71]
eq[72] <= decode_8bf:auto_generated.eq[72]
eq[73] <= decode_8bf:auto_generated.eq[73]
eq[74] <= decode_8bf:auto_generated.eq[74]
eq[75] <= decode_8bf:auto_generated.eq[75]
eq[76] <= decode_8bf:auto_generated.eq[76]
eq[77] <= decode_8bf:auto_generated.eq[77]
eq[78] <= decode_8bf:auto_generated.eq[78]
eq[79] <= decode_8bf:auto_generated.eq[79]
eq[80] <= decode_8bf:auto_generated.eq[80]
eq[81] <= decode_8bf:auto_generated.eq[81]
eq[82] <= decode_8bf:auto_generated.eq[82]
eq[83] <= decode_8bf:auto_generated.eq[83]
eq[84] <= decode_8bf:auto_generated.eq[84]
eq[85] <= decode_8bf:auto_generated.eq[85]
eq[86] <= decode_8bf:auto_generated.eq[86]
eq[87] <= decode_8bf:auto_generated.eq[87]
eq[88] <= decode_8bf:auto_generated.eq[88]
eq[89] <= decode_8bf:auto_generated.eq[89]
eq[90] <= decode_8bf:auto_generated.eq[90]
eq[91] <= decode_8bf:auto_generated.eq[91]
eq[92] <= decode_8bf:auto_generated.eq[92]
eq[93] <= decode_8bf:auto_generated.eq[93]
eq[94] <= decode_8bf:auto_generated.eq[94]
eq[95] <= decode_8bf:auto_generated.eq[95]
eq[96] <= decode_8bf:auto_generated.eq[96]
eq[97] <= decode_8bf:auto_generated.eq[97]
eq[98] <= decode_8bf:auto_generated.eq[98]
eq[99] <= decode_8bf:auto_generated.eq[99]
eq[100] <= decode_8bf:auto_generated.eq[100]
eq[101] <= decode_8bf:auto_generated.eq[101]
eq[102] <= decode_8bf:auto_generated.eq[102]
eq[103] <= decode_8bf:auto_generated.eq[103]
eq[104] <= decode_8bf:auto_generated.eq[104]
eq[105] <= decode_8bf:auto_generated.eq[105]
eq[106] <= decode_8bf:auto_generated.eq[106]
eq[107] <= decode_8bf:auto_generated.eq[107]
eq[108] <= decode_8bf:auto_generated.eq[108]
eq[109] <= decode_8bf:auto_generated.eq[109]
eq[110] <= decode_8bf:auto_generated.eq[110]
eq[111] <= decode_8bf:auto_generated.eq[111]
eq[112] <= decode_8bf:auto_generated.eq[112]
eq[113] <= decode_8bf:auto_generated.eq[113]
eq[114] <= decode_8bf:auto_generated.eq[114]
eq[115] <= decode_8bf:auto_generated.eq[115]
eq[116] <= decode_8bf:auto_generated.eq[116]
eq[117] <= decode_8bf:auto_generated.eq[117]
eq[118] <= decode_8bf:auto_generated.eq[118]
eq[119] <= decode_8bf:auto_generated.eq[119]
eq[120] <= decode_8bf:auto_generated.eq[120]
eq[121] <= decode_8bf:auto_generated.eq[121]
eq[122] <= decode_8bf:auto_generated.eq[122]
eq[123] <= decode_8bf:auto_generated.eq[123]
eq[124] <= decode_8bf:auto_generated.eq[124]
eq[125] <= decode_8bf:auto_generated.eq[125]
eq[126] <= decode_8bf:auto_generated.eq[126]
eq[127] <= decode_8bf:auto_generated.eq[127]
eq[128] <= decode_8bf:auto_generated.eq[128]
eq[129] <= decode_8bf:auto_generated.eq[129]
eq[130] <= decode_8bf:auto_generated.eq[130]
eq[131] <= decode_8bf:auto_generated.eq[131]
eq[132] <= decode_8bf:auto_generated.eq[132]
eq[133] <= decode_8bf:auto_generated.eq[133]
eq[134] <= decode_8bf:auto_generated.eq[134]
eq[135] <= decode_8bf:auto_generated.eq[135]
eq[136] <= decode_8bf:auto_generated.eq[136]
eq[137] <= decode_8bf:auto_generated.eq[137]
eq[138] <= decode_8bf:auto_generated.eq[138]
eq[139] <= decode_8bf:auto_generated.eq[139]
eq[140] <= decode_8bf:auto_generated.eq[140]
eq[141] <= decode_8bf:auto_generated.eq[141]
eq[142] <= decode_8bf:auto_generated.eq[142]
eq[143] <= decode_8bf:auto_generated.eq[143]
eq[144] <= decode_8bf:auto_generated.eq[144]
eq[145] <= decode_8bf:auto_generated.eq[145]
eq[146] <= decode_8bf:auto_generated.eq[146]
eq[147] <= decode_8bf:auto_generated.eq[147]
eq[148] <= decode_8bf:auto_generated.eq[148]
eq[149] <= decode_8bf:auto_generated.eq[149]
eq[150] <= decode_8bf:auto_generated.eq[150]
eq[151] <= decode_8bf:auto_generated.eq[151]
eq[152] <= decode_8bf:auto_generated.eq[152]
eq[153] <= decode_8bf:auto_generated.eq[153]
eq[154] <= decode_8bf:auto_generated.eq[154]
eq[155] <= decode_8bf:auto_generated.eq[155]
eq[156] <= decode_8bf:auto_generated.eq[156]
eq[157] <= decode_8bf:auto_generated.eq[157]
eq[158] <= decode_8bf:auto_generated.eq[158]
eq[159] <= decode_8bf:auto_generated.eq[159]
eq[160] <= decode_8bf:auto_generated.eq[160]
eq[161] <= decode_8bf:auto_generated.eq[161]
eq[162] <= decode_8bf:auto_generated.eq[162]
eq[163] <= decode_8bf:auto_generated.eq[163]
eq[164] <= decode_8bf:auto_generated.eq[164]
eq[165] <= decode_8bf:auto_generated.eq[165]
eq[166] <= decode_8bf:auto_generated.eq[166]
eq[167] <= decode_8bf:auto_generated.eq[167]
eq[168] <= decode_8bf:auto_generated.eq[168]
eq[169] <= decode_8bf:auto_generated.eq[169]
eq[170] <= decode_8bf:auto_generated.eq[170]
eq[171] <= decode_8bf:auto_generated.eq[171]
eq[172] <= decode_8bf:auto_generated.eq[172]
eq[173] <= decode_8bf:auto_generated.eq[173]
eq[174] <= decode_8bf:auto_generated.eq[174]
eq[175] <= decode_8bf:auto_generated.eq[175]
eq[176] <= decode_8bf:auto_generated.eq[176]
eq[177] <= decode_8bf:auto_generated.eq[177]
eq[178] <= decode_8bf:auto_generated.eq[178]
eq[179] <= decode_8bf:auto_generated.eq[179]
eq[180] <= decode_8bf:auto_generated.eq[180]
eq[181] <= decode_8bf:auto_generated.eq[181]
eq[182] <= decode_8bf:auto_generated.eq[182]
eq[183] <= decode_8bf:auto_generated.eq[183]
eq[184] <= decode_8bf:auto_generated.eq[184]
eq[185] <= decode_8bf:auto_generated.eq[185]
eq[186] <= decode_8bf:auto_generated.eq[186]
eq[187] <= decode_8bf:auto_generated.eq[187]
eq[188] <= decode_8bf:auto_generated.eq[188]
eq[189] <= decode_8bf:auto_generated.eq[189]
eq[190] <= decode_8bf:auto_generated.eq[190]
eq[191] <= decode_8bf:auto_generated.eq[191]
eq[192] <= decode_8bf:auto_generated.eq[192]
eq[193] <= decode_8bf:auto_generated.eq[193]
eq[194] <= decode_8bf:auto_generated.eq[194]
eq[195] <= decode_8bf:auto_generated.eq[195]
eq[196] <= decode_8bf:auto_generated.eq[196]
eq[197] <= decode_8bf:auto_generated.eq[197]
eq[198] <= decode_8bf:auto_generated.eq[198]
eq[199] <= decode_8bf:auto_generated.eq[199]
eq[200] <= decode_8bf:auto_generated.eq[200]
eq[201] <= decode_8bf:auto_generated.eq[201]
eq[202] <= decode_8bf:auto_generated.eq[202]
eq[203] <= decode_8bf:auto_generated.eq[203]
eq[204] <= decode_8bf:auto_generated.eq[204]
eq[205] <= decode_8bf:auto_generated.eq[205]
eq[206] <= decode_8bf:auto_generated.eq[206]
eq[207] <= decode_8bf:auto_generated.eq[207]
eq[208] <= decode_8bf:auto_generated.eq[208]
eq[209] <= decode_8bf:auto_generated.eq[209]
eq[210] <= decode_8bf:auto_generated.eq[210]
eq[211] <= decode_8bf:auto_generated.eq[211]
eq[212] <= decode_8bf:auto_generated.eq[212]
eq[213] <= decode_8bf:auto_generated.eq[213]
eq[214] <= decode_8bf:auto_generated.eq[214]
eq[215] <= decode_8bf:auto_generated.eq[215]
eq[216] <= decode_8bf:auto_generated.eq[216]
eq[217] <= decode_8bf:auto_generated.eq[217]
eq[218] <= decode_8bf:auto_generated.eq[218]
eq[219] <= decode_8bf:auto_generated.eq[219]
eq[220] <= decode_8bf:auto_generated.eq[220]
eq[221] <= decode_8bf:auto_generated.eq[221]
eq[222] <= decode_8bf:auto_generated.eq[222]
eq[223] <= decode_8bf:auto_generated.eq[223]
eq[224] <= decode_8bf:auto_generated.eq[224]
eq[225] <= decode_8bf:auto_generated.eq[225]
eq[226] <= decode_8bf:auto_generated.eq[226]
eq[227] <= decode_8bf:auto_generated.eq[227]
eq[228] <= decode_8bf:auto_generated.eq[228]
eq[229] <= decode_8bf:auto_generated.eq[229]
eq[230] <= decode_8bf:auto_generated.eq[230]
eq[231] <= decode_8bf:auto_generated.eq[231]
eq[232] <= decode_8bf:auto_generated.eq[232]
eq[233] <= decode_8bf:auto_generated.eq[233]
eq[234] <= decode_8bf:auto_generated.eq[234]
eq[235] <= decode_8bf:auto_generated.eq[235]
eq[236] <= decode_8bf:auto_generated.eq[236]
eq[237] <= decode_8bf:auto_generated.eq[237]
eq[238] <= decode_8bf:auto_generated.eq[238]
eq[239] <= decode_8bf:auto_generated.eq[239]
eq[240] <= decode_8bf:auto_generated.eq[240]
eq[241] <= decode_8bf:auto_generated.eq[241]
eq[242] <= decode_8bf:auto_generated.eq[242]
eq[243] <= decode_8bf:auto_generated.eq[243]
eq[244] <= decode_8bf:auto_generated.eq[244]
eq[245] <= decode_8bf:auto_generated.eq[245]
eq[246] <= decode_8bf:auto_generated.eq[246]
eq[247] <= decode_8bf:auto_generated.eq[247]
eq[248] <= decode_8bf:auto_generated.eq[248]
eq[249] <= decode_8bf:auto_generated.eq[249]
eq[250] <= decode_8bf:auto_generated.eq[250]
eq[251] <= decode_8bf:auto_generated.eq[251]
eq[252] <= decode_8bf:auto_generated.eq[252]
eq[253] <= decode_8bf:auto_generated.eq[253]
eq[254] <= decode_8bf:auto_generated.eq[254]
eq[255] <= decode_8bf:auto_generated.eq[255]


|microcomputer|DMA:inst10|lpm_decode4:inst5|lpm_decode:lpm_decode_component|decode_8bf:auto_generated
data[0] => w_anode1563w[1].IN0
data[0] => w_anode1580w[1].IN1
data[0] => w_anode1590w[1].IN0
data[0] => w_anode1600w[1].IN1
data[0] => w_anode1610w[1].IN0
data[0] => w_anode1620w[1].IN1
data[0] => w_anode1630w[1].IN0
data[0] => w_anode1640w[1].IN1
data[0] => w_anode1663w[1].IN0
data[0] => w_anode1674w[1].IN1
data[0] => w_anode1684w[1].IN0
data[0] => w_anode1694w[1].IN1
data[0] => w_anode1704w[1].IN0
data[0] => w_anode1714w[1].IN1
data[0] => w_anode1724w[1].IN0
data[0] => w_anode1734w[1].IN1
data[0] => w_anode1756w[1].IN0
data[0] => w_anode1767w[1].IN1
data[0] => w_anode1777w[1].IN0
data[0] => w_anode1787w[1].IN1
data[0] => w_anode1797w[1].IN0
data[0] => w_anode1807w[1].IN1
data[0] => w_anode1817w[1].IN0
data[0] => w_anode1827w[1].IN1
data[0] => w_anode1849w[1].IN0
data[0] => w_anode1860w[1].IN1
data[0] => w_anode1870w[1].IN0
data[0] => w_anode1880w[1].IN1
data[0] => w_anode1890w[1].IN0
data[0] => w_anode1900w[1].IN1
data[0] => w_anode1910w[1].IN0
data[0] => w_anode1920w[1].IN1
data[0] => w_anode1942w[1].IN0
data[0] => w_anode1953w[1].IN1
data[0] => w_anode1963w[1].IN0
data[0] => w_anode1973w[1].IN1
data[0] => w_anode1983w[1].IN0
data[0] => w_anode1993w[1].IN1
data[0] => w_anode2003w[1].IN0
data[0] => w_anode2013w[1].IN1
data[0] => w_anode2035w[1].IN0
data[0] => w_anode2046w[1].IN1
data[0] => w_anode2056w[1].IN0
data[0] => w_anode2066w[1].IN1
data[0] => w_anode2076w[1].IN0
data[0] => w_anode2086w[1].IN1
data[0] => w_anode2096w[1].IN0
data[0] => w_anode2106w[1].IN1
data[0] => w_anode2128w[1].IN0
data[0] => w_anode2139w[1].IN1
data[0] => w_anode2149w[1].IN0
data[0] => w_anode2159w[1].IN1
data[0] => w_anode2169w[1].IN0
data[0] => w_anode2179w[1].IN1
data[0] => w_anode2189w[1].IN0
data[0] => w_anode2199w[1].IN1
data[0] => w_anode2221w[1].IN0
data[0] => w_anode2232w[1].IN1
data[0] => w_anode2242w[1].IN0
data[0] => w_anode2252w[1].IN1
data[0] => w_anode2262w[1].IN0
data[0] => w_anode2272w[1].IN1
data[0] => w_anode2282w[1].IN0
data[0] => w_anode2292w[1].IN1
data[0] => w_anode103w[1].IN0
data[0] => w_anode113w[1].IN1
data[0] => w_anode136w[1].IN0
data[0] => w_anode147w[1].IN1
data[0] => w_anode157w[1].IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1].IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode197w[1].IN0
data[0] => w_anode207w[1].IN1
data[0] => w_anode229w[1].IN0
data[0] => w_anode240w[1].IN1
data[0] => w_anode250w[1].IN0
data[0] => w_anode260w[1].IN1
data[0] => w_anode270w[1].IN0
data[0] => w_anode280w[1].IN1
data[0] => w_anode290w[1].IN0
data[0] => w_anode300w[1].IN1
data[0] => w_anode322w[1].IN0
data[0] => w_anode333w[1].IN1
data[0] => w_anode343w[1].IN0
data[0] => w_anode353w[1].IN1
data[0] => w_anode363w[1].IN0
data[0] => w_anode36w[1].IN0
data[0] => w_anode373w[1].IN1
data[0] => w_anode383w[1].IN0
data[0] => w_anode393w[1].IN1
data[0] => w_anode415w[1].IN0
data[0] => w_anode426w[1].IN1
data[0] => w_anode436w[1].IN0
data[0] => w_anode446w[1].IN1
data[0] => w_anode456w[1].IN0
data[0] => w_anode466w[1].IN1
data[0] => w_anode476w[1].IN0
data[0] => w_anode486w[1].IN1
data[0] => w_anode508w[1].IN0
data[0] => w_anode519w[1].IN1
data[0] => w_anode529w[1].IN0
data[0] => w_anode539w[1].IN1
data[0] => w_anode53w[1].IN1
data[0] => w_anode549w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode569w[1].IN0
data[0] => w_anode579w[1].IN1
data[0] => w_anode601w[1].IN0
data[0] => w_anode612w[1].IN1
data[0] => w_anode622w[1].IN0
data[0] => w_anode632w[1].IN1
data[0] => w_anode63w[1].IN0
data[0] => w_anode642w[1].IN0
data[0] => w_anode652w[1].IN1
data[0] => w_anode662w[1].IN0
data[0] => w_anode672w[1].IN1
data[0] => w_anode694w[1].IN0
data[0] => w_anode705w[1].IN1
data[0] => w_anode715w[1].IN0
data[0] => w_anode725w[1].IN1
data[0] => w_anode735w[1].IN0
data[0] => w_anode73w[1].IN1
data[0] => w_anode745w[1].IN1
data[0] => w_anode755w[1].IN0
data[0] => w_anode765w[1].IN1
data[0] => w_anode83w[1].IN0
data[0] => w_anode93w[1].IN1
data[0] => w_anode2326w[1].IN0
data[0] => w_anode2343w[1].IN1
data[0] => w_anode2353w[1].IN0
data[0] => w_anode2363w[1].IN1
data[0] => w_anode2373w[1].IN0
data[0] => w_anode2383w[1].IN1
data[0] => w_anode2393w[1].IN0
data[0] => w_anode2403w[1].IN1
data[0] => w_anode2426w[1].IN0
data[0] => w_anode2437w[1].IN1
data[0] => w_anode2447w[1].IN0
data[0] => w_anode2457w[1].IN1
data[0] => w_anode2467w[1].IN0
data[0] => w_anode2477w[1].IN1
data[0] => w_anode2487w[1].IN0
data[0] => w_anode2497w[1].IN1
data[0] => w_anode2519w[1].IN0
data[0] => w_anode2530w[1].IN1
data[0] => w_anode2540w[1].IN0
data[0] => w_anode2550w[1].IN1
data[0] => w_anode2560w[1].IN0
data[0] => w_anode2570w[1].IN1
data[0] => w_anode2580w[1].IN0
data[0] => w_anode2590w[1].IN1
data[0] => w_anode2612w[1].IN0
data[0] => w_anode2623w[1].IN1
data[0] => w_anode2633w[1].IN0
data[0] => w_anode2643w[1].IN1
data[0] => w_anode2653w[1].IN0
data[0] => w_anode2663w[1].IN1
data[0] => w_anode2673w[1].IN0
data[0] => w_anode2683w[1].IN1
data[0] => w_anode2705w[1].IN0
data[0] => w_anode2716w[1].IN1
data[0] => w_anode2726w[1].IN0
data[0] => w_anode2736w[1].IN1
data[0] => w_anode2746w[1].IN0
data[0] => w_anode2756w[1].IN1
data[0] => w_anode2766w[1].IN0
data[0] => w_anode2776w[1].IN1
data[0] => w_anode2798w[1].IN0
data[0] => w_anode2809w[1].IN1
data[0] => w_anode2819w[1].IN0
data[0] => w_anode2829w[1].IN1
data[0] => w_anode2839w[1].IN0
data[0] => w_anode2849w[1].IN1
data[0] => w_anode2859w[1].IN0
data[0] => w_anode2869w[1].IN1
data[0] => w_anode2891w[1].IN0
data[0] => w_anode2902w[1].IN1
data[0] => w_anode2912w[1].IN0
data[0] => w_anode2922w[1].IN1
data[0] => w_anode2932w[1].IN0
data[0] => w_anode2942w[1].IN1
data[0] => w_anode2952w[1].IN0
data[0] => w_anode2962w[1].IN1
data[0] => w_anode2984w[1].IN0
data[0] => w_anode2995w[1].IN1
data[0] => w_anode3005w[1].IN0
data[0] => w_anode3015w[1].IN1
data[0] => w_anode3025w[1].IN0
data[0] => w_anode3035w[1].IN1
data[0] => w_anode3045w[1].IN0
data[0] => w_anode3055w[1].IN1
data[0] => w_anode1004w[1].IN1
data[0] => w_anode1014w[1].IN0
data[0] => w_anode1024w[1].IN1
data[0] => w_anode1034w[1].IN0
data[0] => w_anode1044w[1].IN1
data[0] => w_anode1054w[1].IN0
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1086w[1].IN0
data[0] => w_anode1097w[1].IN1
data[0] => w_anode1107w[1].IN0
data[0] => w_anode1117w[1].IN1
data[0] => w_anode1127w[1].IN0
data[0] => w_anode1137w[1].IN1
data[0] => w_anode1147w[1].IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1179w[1].IN0
data[0] => w_anode1190w[1].IN1
data[0] => w_anode1200w[1].IN0
data[0] => w_anode1210w[1].IN1
data[0] => w_anode1220w[1].IN0
data[0] => w_anode1230w[1].IN1
data[0] => w_anode1240w[1].IN0
data[0] => w_anode1250w[1].IN1
data[0] => w_anode1272w[1].IN0
data[0] => w_anode1283w[1].IN1
data[0] => w_anode1293w[1].IN0
data[0] => w_anode1303w[1].IN1
data[0] => w_anode1313w[1].IN0
data[0] => w_anode1323w[1].IN1
data[0] => w_anode1333w[1].IN0
data[0] => w_anode1343w[1].IN1
data[0] => w_anode1365w[1].IN0
data[0] => w_anode1376w[1].IN1
data[0] => w_anode1386w[1].IN0
data[0] => w_anode1396w[1].IN1
data[0] => w_anode1406w[1].IN0
data[0] => w_anode1416w[1].IN1
data[0] => w_anode1426w[1].IN0
data[0] => w_anode1436w[1].IN1
data[0] => w_anode1458w[1].IN0
data[0] => w_anode1469w[1].IN1
data[0] => w_anode1479w[1].IN0
data[0] => w_anode1489w[1].IN1
data[0] => w_anode1499w[1].IN0
data[0] => w_anode1509w[1].IN1
data[0] => w_anode1519w[1].IN0
data[0] => w_anode1529w[1].IN1
data[0] => w_anode800w[1].IN0
data[0] => w_anode817w[1].IN1
data[0] => w_anode827w[1].IN0
data[0] => w_anode837w[1].IN1
data[0] => w_anode847w[1].IN0
data[0] => w_anode857w[1].IN1
data[0] => w_anode867w[1].IN0
data[0] => w_anode877w[1].IN1
data[0] => w_anode900w[1].IN0
data[0] => w_anode911w[1].IN1
data[0] => w_anode921w[1].IN0
data[0] => w_anode931w[1].IN1
data[0] => w_anode941w[1].IN0
data[0] => w_anode951w[1].IN1
data[0] => w_anode961w[1].IN0
data[0] => w_anode971w[1].IN1
data[0] => w_anode993w[1].IN0
data[1] => w_anode1563w[2].IN0
data[1] => w_anode1580w[2].IN0
data[1] => w_anode1590w[2].IN1
data[1] => w_anode1600w[2].IN1
data[1] => w_anode1610w[2].IN0
data[1] => w_anode1620w[2].IN0
data[1] => w_anode1630w[2].IN1
data[1] => w_anode1640w[2].IN1
data[1] => w_anode1663w[2].IN0
data[1] => w_anode1674w[2].IN0
data[1] => w_anode1684w[2].IN1
data[1] => w_anode1694w[2].IN1
data[1] => w_anode1704w[2].IN0
data[1] => w_anode1714w[2].IN0
data[1] => w_anode1724w[2].IN1
data[1] => w_anode1734w[2].IN1
data[1] => w_anode1756w[2].IN0
data[1] => w_anode1767w[2].IN0
data[1] => w_anode1777w[2].IN1
data[1] => w_anode1787w[2].IN1
data[1] => w_anode1797w[2].IN0
data[1] => w_anode1807w[2].IN0
data[1] => w_anode1817w[2].IN1
data[1] => w_anode1827w[2].IN1
data[1] => w_anode1849w[2].IN0
data[1] => w_anode1860w[2].IN0
data[1] => w_anode1870w[2].IN1
data[1] => w_anode1880w[2].IN1
data[1] => w_anode1890w[2].IN0
data[1] => w_anode1900w[2].IN0
data[1] => w_anode1910w[2].IN1
data[1] => w_anode1920w[2].IN1
data[1] => w_anode1942w[2].IN0
data[1] => w_anode1953w[2].IN0
data[1] => w_anode1963w[2].IN1
data[1] => w_anode1973w[2].IN1
data[1] => w_anode1983w[2].IN0
data[1] => w_anode1993w[2].IN0
data[1] => w_anode2003w[2].IN1
data[1] => w_anode2013w[2].IN1
data[1] => w_anode2035w[2].IN0
data[1] => w_anode2046w[2].IN0
data[1] => w_anode2056w[2].IN1
data[1] => w_anode2066w[2].IN1
data[1] => w_anode2076w[2].IN0
data[1] => w_anode2086w[2].IN0
data[1] => w_anode2096w[2].IN1
data[1] => w_anode2106w[2].IN1
data[1] => w_anode2128w[2].IN0
data[1] => w_anode2139w[2].IN0
data[1] => w_anode2149w[2].IN1
data[1] => w_anode2159w[2].IN1
data[1] => w_anode2169w[2].IN0
data[1] => w_anode2179w[2].IN0
data[1] => w_anode2189w[2].IN1
data[1] => w_anode2199w[2].IN1
data[1] => w_anode2221w[2].IN0
data[1] => w_anode2232w[2].IN0
data[1] => w_anode2242w[2].IN1
data[1] => w_anode2252w[2].IN1
data[1] => w_anode2262w[2].IN0
data[1] => w_anode2272w[2].IN0
data[1] => w_anode2282w[2].IN1
data[1] => w_anode2292w[2].IN1
data[1] => w_anode103w[2].IN1
data[1] => w_anode113w[2].IN1
data[1] => w_anode136w[2].IN0
data[1] => w_anode147w[2].IN0
data[1] => w_anode157w[2].IN1
data[1] => w_anode167w[2].IN1
data[1] => w_anode177w[2].IN0
data[1] => w_anode187w[2].IN0
data[1] => w_anode197w[2].IN1
data[1] => w_anode207w[2].IN1
data[1] => w_anode229w[2].IN0
data[1] => w_anode240w[2].IN0
data[1] => w_anode250w[2].IN1
data[1] => w_anode260w[2].IN1
data[1] => w_anode270w[2].IN0
data[1] => w_anode280w[2].IN0
data[1] => w_anode290w[2].IN1
data[1] => w_anode300w[2].IN1
data[1] => w_anode322w[2].IN0
data[1] => w_anode333w[2].IN0
data[1] => w_anode343w[2].IN1
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN0
data[1] => w_anode36w[2].IN0
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN1
data[1] => w_anode393w[2].IN1
data[1] => w_anode415w[2].IN0
data[1] => w_anode426w[2].IN0
data[1] => w_anode436w[2].IN1
data[1] => w_anode446w[2].IN1
data[1] => w_anode456w[2].IN0
data[1] => w_anode466w[2].IN0
data[1] => w_anode476w[2].IN1
data[1] => w_anode486w[2].IN1
data[1] => w_anode508w[2].IN0
data[1] => w_anode519w[2].IN0
data[1] => w_anode529w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode53w[2].IN0
data[1] => w_anode549w[2].IN0
data[1] => w_anode559w[2].IN0
data[1] => w_anode569w[2].IN1
data[1] => w_anode579w[2].IN1
data[1] => w_anode601w[2].IN0
data[1] => w_anode612w[2].IN0
data[1] => w_anode622w[2].IN1
data[1] => w_anode632w[2].IN1
data[1] => w_anode63w[2].IN1
data[1] => w_anode642w[2].IN0
data[1] => w_anode652w[2].IN0
data[1] => w_anode662w[2].IN1
data[1] => w_anode672w[2].IN1
data[1] => w_anode694w[2].IN0
data[1] => w_anode705w[2].IN0
data[1] => w_anode715w[2].IN1
data[1] => w_anode725w[2].IN1
data[1] => w_anode735w[2].IN0
data[1] => w_anode73w[2].IN1
data[1] => w_anode745w[2].IN0
data[1] => w_anode755w[2].IN1
data[1] => w_anode765w[2].IN1
data[1] => w_anode83w[2].IN0
data[1] => w_anode93w[2].IN0
data[1] => w_anode2326w[2].IN0
data[1] => w_anode2343w[2].IN0
data[1] => w_anode2353w[2].IN1
data[1] => w_anode2363w[2].IN1
data[1] => w_anode2373w[2].IN0
data[1] => w_anode2383w[2].IN0
data[1] => w_anode2393w[2].IN1
data[1] => w_anode2403w[2].IN1
data[1] => w_anode2426w[2].IN0
data[1] => w_anode2437w[2].IN0
data[1] => w_anode2447w[2].IN1
data[1] => w_anode2457w[2].IN1
data[1] => w_anode2467w[2].IN0
data[1] => w_anode2477w[2].IN0
data[1] => w_anode2487w[2].IN1
data[1] => w_anode2497w[2].IN1
data[1] => w_anode2519w[2].IN0
data[1] => w_anode2530w[2].IN0
data[1] => w_anode2540w[2].IN1
data[1] => w_anode2550w[2].IN1
data[1] => w_anode2560w[2].IN0
data[1] => w_anode2570w[2].IN0
data[1] => w_anode2580w[2].IN1
data[1] => w_anode2590w[2].IN1
data[1] => w_anode2612w[2].IN0
data[1] => w_anode2623w[2].IN0
data[1] => w_anode2633w[2].IN1
data[1] => w_anode2643w[2].IN1
data[1] => w_anode2653w[2].IN0
data[1] => w_anode2663w[2].IN0
data[1] => w_anode2673w[2].IN1
data[1] => w_anode2683w[2].IN1
data[1] => w_anode2705w[2].IN0
data[1] => w_anode2716w[2].IN0
data[1] => w_anode2726w[2].IN1
data[1] => w_anode2736w[2].IN1
data[1] => w_anode2746w[2].IN0
data[1] => w_anode2756w[2].IN0
data[1] => w_anode2766w[2].IN1
data[1] => w_anode2776w[2].IN1
data[1] => w_anode2798w[2].IN0
data[1] => w_anode2809w[2].IN0
data[1] => w_anode2819w[2].IN1
data[1] => w_anode2829w[2].IN1
data[1] => w_anode2839w[2].IN0
data[1] => w_anode2849w[2].IN0
data[1] => w_anode2859w[2].IN1
data[1] => w_anode2869w[2].IN1
data[1] => w_anode2891w[2].IN0
data[1] => w_anode2902w[2].IN0
data[1] => w_anode2912w[2].IN1
data[1] => w_anode2922w[2].IN1
data[1] => w_anode2932w[2].IN0
data[1] => w_anode2942w[2].IN0
data[1] => w_anode2952w[2].IN1
data[1] => w_anode2962w[2].IN1
data[1] => w_anode2984w[2].IN0
data[1] => w_anode2995w[2].IN0
data[1] => w_anode3005w[2].IN1
data[1] => w_anode3015w[2].IN1
data[1] => w_anode3025w[2].IN0
data[1] => w_anode3035w[2].IN0
data[1] => w_anode3045w[2].IN1
data[1] => w_anode3055w[2].IN1
data[1] => w_anode1004w[2].IN0
data[1] => w_anode1014w[2].IN1
data[1] => w_anode1024w[2].IN1
data[1] => w_anode1034w[2].IN0
data[1] => w_anode1044w[2].IN0
data[1] => w_anode1054w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1086w[2].IN0
data[1] => w_anode1097w[2].IN0
data[1] => w_anode1107w[2].IN1
data[1] => w_anode1117w[2].IN1
data[1] => w_anode1127w[2].IN0
data[1] => w_anode1137w[2].IN0
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1157w[2].IN1
data[1] => w_anode1179w[2].IN0
data[1] => w_anode1190w[2].IN0
data[1] => w_anode1200w[2].IN1
data[1] => w_anode1210w[2].IN1
data[1] => w_anode1220w[2].IN0
data[1] => w_anode1230w[2].IN0
data[1] => w_anode1240w[2].IN1
data[1] => w_anode1250w[2].IN1
data[1] => w_anode1272w[2].IN0
data[1] => w_anode1283w[2].IN0
data[1] => w_anode1293w[2].IN1
data[1] => w_anode1303w[2].IN1
data[1] => w_anode1313w[2].IN0
data[1] => w_anode1323w[2].IN0
data[1] => w_anode1333w[2].IN1
data[1] => w_anode1343w[2].IN1
data[1] => w_anode1365w[2].IN0
data[1] => w_anode1376w[2].IN0
data[1] => w_anode1386w[2].IN1
data[1] => w_anode1396w[2].IN1
data[1] => w_anode1406w[2].IN0
data[1] => w_anode1416w[2].IN0
data[1] => w_anode1426w[2].IN1
data[1] => w_anode1436w[2].IN1
data[1] => w_anode1458w[2].IN0
data[1] => w_anode1469w[2].IN0
data[1] => w_anode1479w[2].IN1
data[1] => w_anode1489w[2].IN1
data[1] => w_anode1499w[2].IN0
data[1] => w_anode1509w[2].IN0
data[1] => w_anode1519w[2].IN1
data[1] => w_anode1529w[2].IN1
data[1] => w_anode800w[2].IN0
data[1] => w_anode817w[2].IN0
data[1] => w_anode827w[2].IN1
data[1] => w_anode837w[2].IN1
data[1] => w_anode847w[2].IN0
data[1] => w_anode857w[2].IN0
data[1] => w_anode867w[2].IN1
data[1] => w_anode877w[2].IN1
data[1] => w_anode900w[2].IN0
data[1] => w_anode911w[2].IN0
data[1] => w_anode921w[2].IN1
data[1] => w_anode931w[2].IN1
data[1] => w_anode941w[2].IN0
data[1] => w_anode951w[2].IN0
data[1] => w_anode961w[2].IN1
data[1] => w_anode971w[2].IN1
data[1] => w_anode993w[2].IN0
data[2] => w_anode1563w[3].IN0
data[2] => w_anode1580w[3].IN0
data[2] => w_anode1590w[3].IN0
data[2] => w_anode1600w[3].IN0
data[2] => w_anode1610w[3].IN1
data[2] => w_anode1620w[3].IN1
data[2] => w_anode1630w[3].IN1
data[2] => w_anode1640w[3].IN1
data[2] => w_anode1663w[3].IN0
data[2] => w_anode1674w[3].IN0
data[2] => w_anode1684w[3].IN0
data[2] => w_anode1694w[3].IN0
data[2] => w_anode1704w[3].IN1
data[2] => w_anode1714w[3].IN1
data[2] => w_anode1724w[3].IN1
data[2] => w_anode1734w[3].IN1
data[2] => w_anode1756w[3].IN0
data[2] => w_anode1767w[3].IN0
data[2] => w_anode1777w[3].IN0
data[2] => w_anode1787w[3].IN0
data[2] => w_anode1797w[3].IN1
data[2] => w_anode1807w[3].IN1
data[2] => w_anode1817w[3].IN1
data[2] => w_anode1827w[3].IN1
data[2] => w_anode1849w[3].IN0
data[2] => w_anode1860w[3].IN0
data[2] => w_anode1870w[3].IN0
data[2] => w_anode1880w[3].IN0
data[2] => w_anode1890w[3].IN1
data[2] => w_anode1900w[3].IN1
data[2] => w_anode1910w[3].IN1
data[2] => w_anode1920w[3].IN1
data[2] => w_anode1942w[3].IN0
data[2] => w_anode1953w[3].IN0
data[2] => w_anode1963w[3].IN0
data[2] => w_anode1973w[3].IN0
data[2] => w_anode1983w[3].IN1
data[2] => w_anode1993w[3].IN1
data[2] => w_anode2003w[3].IN1
data[2] => w_anode2013w[3].IN1
data[2] => w_anode2035w[3].IN0
data[2] => w_anode2046w[3].IN0
data[2] => w_anode2056w[3].IN0
data[2] => w_anode2066w[3].IN0
data[2] => w_anode2076w[3].IN1
data[2] => w_anode2086w[3].IN1
data[2] => w_anode2096w[3].IN1
data[2] => w_anode2106w[3].IN1
data[2] => w_anode2128w[3].IN0
data[2] => w_anode2139w[3].IN0
data[2] => w_anode2149w[3].IN0
data[2] => w_anode2159w[3].IN0
data[2] => w_anode2169w[3].IN1
data[2] => w_anode2179w[3].IN1
data[2] => w_anode2189w[3].IN1
data[2] => w_anode2199w[3].IN1
data[2] => w_anode2221w[3].IN0
data[2] => w_anode2232w[3].IN0
data[2] => w_anode2242w[3].IN0
data[2] => w_anode2252w[3].IN0
data[2] => w_anode2262w[3].IN1
data[2] => w_anode2272w[3].IN1
data[2] => w_anode2282w[3].IN1
data[2] => w_anode2292w[3].IN1
data[2] => w_anode103w[3].IN1
data[2] => w_anode113w[3].IN1
data[2] => w_anode136w[3].IN0
data[2] => w_anode147w[3].IN0
data[2] => w_anode157w[3].IN0
data[2] => w_anode167w[3].IN0
data[2] => w_anode177w[3].IN1
data[2] => w_anode187w[3].IN1
data[2] => w_anode197w[3].IN1
data[2] => w_anode207w[3].IN1
data[2] => w_anode229w[3].IN0
data[2] => w_anode240w[3].IN0
data[2] => w_anode250w[3].IN0
data[2] => w_anode260w[3].IN0
data[2] => w_anode270w[3].IN1
data[2] => w_anode280w[3].IN1
data[2] => w_anode290w[3].IN1
data[2] => w_anode300w[3].IN1
data[2] => w_anode322w[3].IN0
data[2] => w_anode333w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN1
data[2] => w_anode36w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode415w[3].IN0
data[2] => w_anode426w[3].IN0
data[2] => w_anode436w[3].IN0
data[2] => w_anode446w[3].IN0
data[2] => w_anode456w[3].IN1
data[2] => w_anode466w[3].IN1
data[2] => w_anode476w[3].IN1
data[2] => w_anode486w[3].IN1
data[2] => w_anode508w[3].IN0
data[2] => w_anode519w[3].IN0
data[2] => w_anode529w[3].IN0
data[2] => w_anode539w[3].IN0
data[2] => w_anode53w[3].IN0
data[2] => w_anode549w[3].IN1
data[2] => w_anode559w[3].IN1
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode601w[3].IN0
data[2] => w_anode612w[3].IN0
data[2] => w_anode622w[3].IN0
data[2] => w_anode632w[3].IN0
data[2] => w_anode63w[3].IN0
data[2] => w_anode642w[3].IN1
data[2] => w_anode652w[3].IN1
data[2] => w_anode662w[3].IN1
data[2] => w_anode672w[3].IN1
data[2] => w_anode694w[3].IN0
data[2] => w_anode705w[3].IN0
data[2] => w_anode715w[3].IN0
data[2] => w_anode725w[3].IN0
data[2] => w_anode735w[3].IN1
data[2] => w_anode73w[3].IN0
data[2] => w_anode745w[3].IN1
data[2] => w_anode755w[3].IN1
data[2] => w_anode765w[3].IN1
data[2] => w_anode83w[3].IN1
data[2] => w_anode93w[3].IN1
data[2] => w_anode2326w[3].IN0
data[2] => w_anode2343w[3].IN0
data[2] => w_anode2353w[3].IN0
data[2] => w_anode2363w[3].IN0
data[2] => w_anode2373w[3].IN1
data[2] => w_anode2383w[3].IN1
data[2] => w_anode2393w[3].IN1
data[2] => w_anode2403w[3].IN1
data[2] => w_anode2426w[3].IN0
data[2] => w_anode2437w[3].IN0
data[2] => w_anode2447w[3].IN0
data[2] => w_anode2457w[3].IN0
data[2] => w_anode2467w[3].IN1
data[2] => w_anode2477w[3].IN1
data[2] => w_anode2487w[3].IN1
data[2] => w_anode2497w[3].IN1
data[2] => w_anode2519w[3].IN0
data[2] => w_anode2530w[3].IN0
data[2] => w_anode2540w[3].IN0
data[2] => w_anode2550w[3].IN0
data[2] => w_anode2560w[3].IN1
data[2] => w_anode2570w[3].IN1
data[2] => w_anode2580w[3].IN1
data[2] => w_anode2590w[3].IN1
data[2] => w_anode2612w[3].IN0
data[2] => w_anode2623w[3].IN0
data[2] => w_anode2633w[3].IN0
data[2] => w_anode2643w[3].IN0
data[2] => w_anode2653w[3].IN1
data[2] => w_anode2663w[3].IN1
data[2] => w_anode2673w[3].IN1
data[2] => w_anode2683w[3].IN1
data[2] => w_anode2705w[3].IN0
data[2] => w_anode2716w[3].IN0
data[2] => w_anode2726w[3].IN0
data[2] => w_anode2736w[3].IN0
data[2] => w_anode2746w[3].IN1
data[2] => w_anode2756w[3].IN1
data[2] => w_anode2766w[3].IN1
data[2] => w_anode2776w[3].IN1
data[2] => w_anode2798w[3].IN0
data[2] => w_anode2809w[3].IN0
data[2] => w_anode2819w[3].IN0
data[2] => w_anode2829w[3].IN0
data[2] => w_anode2839w[3].IN1
data[2] => w_anode2849w[3].IN1
data[2] => w_anode2859w[3].IN1
data[2] => w_anode2869w[3].IN1
data[2] => w_anode2891w[3].IN0
data[2] => w_anode2902w[3].IN0
data[2] => w_anode2912w[3].IN0
data[2] => w_anode2922w[3].IN0
data[2] => w_anode2932w[3].IN1
data[2] => w_anode2942w[3].IN1
data[2] => w_anode2952w[3].IN1
data[2] => w_anode2962w[3].IN1
data[2] => w_anode2984w[3].IN0
data[2] => w_anode2995w[3].IN0
data[2] => w_anode3005w[3].IN0
data[2] => w_anode3015w[3].IN0
data[2] => w_anode3025w[3].IN1
data[2] => w_anode3035w[3].IN1
data[2] => w_anode3045w[3].IN1
data[2] => w_anode3055w[3].IN1
data[2] => w_anode1004w[3].IN0
data[2] => w_anode1014w[3].IN0
data[2] => w_anode1024w[3].IN0
data[2] => w_anode1034w[3].IN1
data[2] => w_anode1044w[3].IN1
data[2] => w_anode1054w[3].IN1
data[2] => w_anode1064w[3].IN1
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1097w[3].IN0
data[2] => w_anode1107w[3].IN0
data[2] => w_anode1117w[3].IN0
data[2] => w_anode1127w[3].IN1
data[2] => w_anode1137w[3].IN1
data[2] => w_anode1147w[3].IN1
data[2] => w_anode1157w[3].IN1
data[2] => w_anode1179w[3].IN0
data[2] => w_anode1190w[3].IN0
data[2] => w_anode1200w[3].IN0
data[2] => w_anode1210w[3].IN0
data[2] => w_anode1220w[3].IN1
data[2] => w_anode1230w[3].IN1
data[2] => w_anode1240w[3].IN1
data[2] => w_anode1250w[3].IN1
data[2] => w_anode1272w[3].IN0
data[2] => w_anode1283w[3].IN0
data[2] => w_anode1293w[3].IN0
data[2] => w_anode1303w[3].IN0
data[2] => w_anode1313w[3].IN1
data[2] => w_anode1323w[3].IN1
data[2] => w_anode1333w[3].IN1
data[2] => w_anode1343w[3].IN1
data[2] => w_anode1365w[3].IN0
data[2] => w_anode1376w[3].IN0
data[2] => w_anode1386w[3].IN0
data[2] => w_anode1396w[3].IN0
data[2] => w_anode1406w[3].IN1
data[2] => w_anode1416w[3].IN1
data[2] => w_anode1426w[3].IN1
data[2] => w_anode1436w[3].IN1
data[2] => w_anode1458w[3].IN0
data[2] => w_anode1469w[3].IN0
data[2] => w_anode1479w[3].IN0
data[2] => w_anode1489w[3].IN0
data[2] => w_anode1499w[3].IN1
data[2] => w_anode1509w[3].IN1
data[2] => w_anode1519w[3].IN1
data[2] => w_anode1529w[3].IN1
data[2] => w_anode800w[3].IN0
data[2] => w_anode817w[3].IN0
data[2] => w_anode827w[3].IN0
data[2] => w_anode837w[3].IN0
data[2] => w_anode847w[3].IN1
data[2] => w_anode857w[3].IN1
data[2] => w_anode867w[3].IN1
data[2] => w_anode877w[3].IN1
data[2] => w_anode900w[3].IN0
data[2] => w_anode911w[3].IN0
data[2] => w_anode921w[3].IN0
data[2] => w_anode931w[3].IN0
data[2] => w_anode941w[3].IN1
data[2] => w_anode951w[3].IN1
data[2] => w_anode961w[3].IN1
data[2] => w_anode971w[3].IN1
data[2] => w_anode993w[3].IN0
data[3] => w_anode1075w[1].IN1
data[3] => w_anode1168w[1].IN0
data[3] => w_anode125w[1].IN1
data[3] => w_anode1261w[1].IN1
data[3] => w_anode1354w[1].IN0
data[3] => w_anode1447w[1].IN1
data[3] => w_anode1552w[1].IN0
data[3] => w_anode1652w[1].IN1
data[3] => w_anode1745w[1].IN0
data[3] => w_anode1838w[1].IN1
data[3] => w_anode1931w[1].IN0
data[3] => w_anode19w[1].IN0
data[3] => w_anode2024w[1].IN1
data[3] => w_anode2117w[1].IN0
data[3] => w_anode218w[1].IN0
data[3] => w_anode2210w[1].IN1
data[3] => w_anode2315w[1].IN0
data[3] => w_anode2415w[1].IN1
data[3] => w_anode2508w[1].IN0
data[3] => w_anode2601w[1].IN1
data[3] => w_anode2694w[1].IN0
data[3] => w_anode2787w[1].IN1
data[3] => w_anode2880w[1].IN0
data[3] => w_anode2973w[1].IN1
data[3] => w_anode311w[1].IN1
data[3] => w_anode404w[1].IN0
data[3] => w_anode497w[1].IN1
data[3] => w_anode590w[1].IN0
data[3] => w_anode683w[1].IN1
data[3] => w_anode789w[1].IN0
data[3] => w_anode889w[1].IN1
data[3] => w_anode982w[1].IN0
data[4] => w_anode1075w[2].IN1
data[4] => w_anode1168w[2].IN0
data[4] => w_anode125w[2].IN0
data[4] => w_anode1261w[2].IN0
data[4] => w_anode1354w[2].IN1
data[4] => w_anode1447w[2].IN1
data[4] => w_anode1552w[2].IN0
data[4] => w_anode1652w[2].IN0
data[4] => w_anode1745w[2].IN1
data[4] => w_anode1838w[2].IN1
data[4] => w_anode1931w[2].IN0
data[4] => w_anode19w[2].IN0
data[4] => w_anode2024w[2].IN0
data[4] => w_anode2117w[2].IN1
data[4] => w_anode218w[2].IN1
data[4] => w_anode2210w[2].IN1
data[4] => w_anode2315w[2].IN0
data[4] => w_anode2415w[2].IN0
data[4] => w_anode2508w[2].IN1
data[4] => w_anode2601w[2].IN1
data[4] => w_anode2694w[2].IN0
data[4] => w_anode2787w[2].IN0
data[4] => w_anode2880w[2].IN1
data[4] => w_anode2973w[2].IN1
data[4] => w_anode311w[2].IN1
data[4] => w_anode404w[2].IN0
data[4] => w_anode497w[2].IN0
data[4] => w_anode590w[2].IN1
data[4] => w_anode683w[2].IN1
data[4] => w_anode789w[2].IN0
data[4] => w_anode889w[2].IN0
data[4] => w_anode982w[2].IN1
data[5] => w_anode1075w[3].IN0
data[5] => w_anode1168w[3].IN1
data[5] => w_anode125w[3].IN0
data[5] => w_anode1261w[3].IN1
data[5] => w_anode1354w[3].IN1
data[5] => w_anode1447w[3].IN1
data[5] => w_anode1552w[3].IN0
data[5] => w_anode1652w[3].IN0
data[5] => w_anode1745w[3].IN0
data[5] => w_anode1838w[3].IN0
data[5] => w_anode1931w[3].IN1
data[5] => w_anode19w[3].IN0
data[5] => w_anode2024w[3].IN1
data[5] => w_anode2117w[3].IN1
data[5] => w_anode218w[3].IN0
data[5] => w_anode2210w[3].IN1
data[5] => w_anode2315w[3].IN0
data[5] => w_anode2415w[3].IN0
data[5] => w_anode2508w[3].IN0
data[5] => w_anode2601w[3].IN0
data[5] => w_anode2694w[3].IN1
data[5] => w_anode2787w[3].IN1
data[5] => w_anode2880w[3].IN1
data[5] => w_anode2973w[3].IN1
data[5] => w_anode311w[3].IN0
data[5] => w_anode404w[3].IN1
data[5] => w_anode497w[3].IN1
data[5] => w_anode590w[3].IN1
data[5] => w_anode683w[3].IN1
data[5] => w_anode789w[3].IN0
data[5] => w_anode889w[3].IN0
data[5] => w_anode982w[3].IN0
data[6] => w_anode1541w[1].IN0
data[6] => w_anode2304w[1].IN1
data[6] => w_anode3w[1].IN0
data[6] => w_anode778w[1].IN1
data[7] => w_anode1541w[2].IN1
data[7] => w_anode2304w[2].IN1
data[7] => w_anode3w[2].IN0
data[7] => w_anode778w[2].IN0
eq[0] <= w_anode36w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode53w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode73w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode83w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode93w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode103w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode113w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode260w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode270w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode280w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode290w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode322w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode415w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode446w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode456w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode466w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode476w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode486w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode601w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode622w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode632w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode642w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode652w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode662w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode672w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode745w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode755w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode765w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode800w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode837w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode847w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode857w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode867w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode877w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode921w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[75] <= w_anode931w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[76] <= w_anode941w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[77] <= w_anode951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[78] <= w_anode961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[79] <= w_anode971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[80] <= w_anode993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[81] <= w_anode1004w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[82] <= w_anode1014w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[83] <= w_anode1024w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[84] <= w_anode1034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[85] <= w_anode1044w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[86] <= w_anode1054w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[87] <= w_anode1064w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[88] <= w_anode1086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[89] <= w_anode1097w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[90] <= w_anode1107w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[91] <= w_anode1117w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[92] <= w_anode1127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[93] <= w_anode1137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[94] <= w_anode1147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[95] <= w_anode1157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[96] <= w_anode1179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[97] <= w_anode1190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[98] <= w_anode1200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[99] <= w_anode1210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[100] <= w_anode1220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[101] <= w_anode1230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[102] <= w_anode1240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[103] <= w_anode1250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[104] <= w_anode1272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[105] <= w_anode1283w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[106] <= w_anode1293w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[107] <= w_anode1303w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[108] <= w_anode1313w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[109] <= w_anode1323w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[110] <= w_anode1333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[111] <= w_anode1343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[112] <= w_anode1365w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[113] <= w_anode1376w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[114] <= w_anode1386w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[115] <= w_anode1396w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[116] <= w_anode1406w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[117] <= w_anode1416w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[118] <= w_anode1426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[119] <= w_anode1436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[120] <= w_anode1458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[121] <= w_anode1469w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[122] <= w_anode1479w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[123] <= w_anode1489w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[124] <= w_anode1499w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[125] <= w_anode1509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[126] <= w_anode1519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[127] <= w_anode1529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[128] <= w_anode1563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[129] <= w_anode1580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[130] <= w_anode1590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[131] <= w_anode1600w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[132] <= w_anode1610w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[133] <= w_anode1620w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[134] <= w_anode1630w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[135] <= w_anode1640w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[136] <= w_anode1663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[137] <= w_anode1674w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[138] <= w_anode1684w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[139] <= w_anode1694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[140] <= w_anode1704w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[141] <= w_anode1714w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[142] <= w_anode1724w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[143] <= w_anode1734w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[144] <= w_anode1756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[145] <= w_anode1767w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[146] <= w_anode1777w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[147] <= w_anode1787w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[148] <= w_anode1797w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[149] <= w_anode1807w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[150] <= w_anode1817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[151] <= w_anode1827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[152] <= w_anode1849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[153] <= w_anode1860w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[154] <= w_anode1870w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[155] <= w_anode1880w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[156] <= w_anode1890w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[157] <= w_anode1900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[158] <= w_anode1910w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[159] <= w_anode1920w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[160] <= w_anode1942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[161] <= w_anode1953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[162] <= w_anode1963w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[163] <= w_anode1973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[164] <= w_anode1983w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[165] <= w_anode1993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[166] <= w_anode2003w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[167] <= w_anode2013w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[168] <= w_anode2035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[169] <= w_anode2046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[170] <= w_anode2056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[171] <= w_anode2066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[172] <= w_anode2076w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[173] <= w_anode2086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[174] <= w_anode2096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[175] <= w_anode2106w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[176] <= w_anode2128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[177] <= w_anode2139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[178] <= w_anode2149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[179] <= w_anode2159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[180] <= w_anode2169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[181] <= w_anode2179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[182] <= w_anode2189w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[183] <= w_anode2199w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[184] <= w_anode2221w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[185] <= w_anode2232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[186] <= w_anode2242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[187] <= w_anode2252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[188] <= w_anode2262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[189] <= w_anode2272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[190] <= w_anode2282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[191] <= w_anode2292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[192] <= w_anode2326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[193] <= w_anode2343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[194] <= w_anode2353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[195] <= w_anode2363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[196] <= w_anode2373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[197] <= w_anode2383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[198] <= w_anode2393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[199] <= w_anode2403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[200] <= w_anode2426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[201] <= w_anode2437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[202] <= w_anode2447w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[203] <= w_anode2457w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[204] <= w_anode2467w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[205] <= w_anode2477w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[206] <= w_anode2487w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[207] <= w_anode2497w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[208] <= w_anode2519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[209] <= w_anode2530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[210] <= w_anode2540w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[211] <= w_anode2550w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[212] <= w_anode2560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[213] <= w_anode2570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[214] <= w_anode2580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[215] <= w_anode2590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[216] <= w_anode2612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[217] <= w_anode2623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[218] <= w_anode2633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[219] <= w_anode2643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[220] <= w_anode2653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[221] <= w_anode2663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[222] <= w_anode2673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[223] <= w_anode2683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[224] <= w_anode2705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[225] <= w_anode2716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[226] <= w_anode2726w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[227] <= w_anode2736w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[228] <= w_anode2746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[229] <= w_anode2756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[230] <= w_anode2766w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[231] <= w_anode2776w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[232] <= w_anode2798w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[233] <= w_anode2809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[234] <= w_anode2819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[235] <= w_anode2829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[236] <= w_anode2839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[237] <= w_anode2849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[238] <= w_anode2859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[239] <= w_anode2869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[240] <= w_anode2891w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[241] <= w_anode2902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[242] <= w_anode2912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[243] <= w_anode2922w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[244] <= w_anode2932w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[245] <= w_anode2942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[246] <= w_anode2952w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[247] <= w_anode2962w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[248] <= w_anode2984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[249] <= w_anode2995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[250] <= w_anode3005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[251] <= w_anode3015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[252] <= w_anode3025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[253] <= w_anode3035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[254] <= w_anode3045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[255] <= w_anode3055w[3].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|DMA:inst10|lpm_bustri0:inst51
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|DMA:inst10|lpm_bustri0:inst51|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|DMA:inst10|lpm_constant4:inst54
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|microcomputer|DMA:inst10|lpm_constant4:inst54|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|microcomputer|DMA:inst10|lpm_bustri0:inst52
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|DMA:inst10|lpm_bustri0:inst52|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|DMA:inst10|lpm_decode5:inst8
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
data[4] => lpm_decode:lpm_decode_component.data[4]
data[5] => lpm_decode:lpm_decode_component.data[5]
data[6] => lpm_decode:lpm_decode_component.data[6]
data[7] => lpm_decode:lpm_decode_component.data[7]
eq0 <= lpm_decode:lpm_decode_component.eq[0]


|microcomputer|DMA:inst10|lpm_decode5:inst8|lpm_decode:lpm_decode_component
data[0] => decode_8bf:auto_generated.data[0]
data[1] => decode_8bf:auto_generated.data[1]
data[2] => decode_8bf:auto_generated.data[2]
data[3] => decode_8bf:auto_generated.data[3]
data[4] => decode_8bf:auto_generated.data[4]
data[5] => decode_8bf:auto_generated.data[5]
data[6] => decode_8bf:auto_generated.data[6]
data[7] => decode_8bf:auto_generated.data[7]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_8bf:auto_generated.eq[0]
eq[1] <= decode_8bf:auto_generated.eq[1]
eq[2] <= decode_8bf:auto_generated.eq[2]
eq[3] <= decode_8bf:auto_generated.eq[3]
eq[4] <= decode_8bf:auto_generated.eq[4]
eq[5] <= decode_8bf:auto_generated.eq[5]
eq[6] <= decode_8bf:auto_generated.eq[6]
eq[7] <= decode_8bf:auto_generated.eq[7]
eq[8] <= decode_8bf:auto_generated.eq[8]
eq[9] <= decode_8bf:auto_generated.eq[9]
eq[10] <= decode_8bf:auto_generated.eq[10]
eq[11] <= decode_8bf:auto_generated.eq[11]
eq[12] <= decode_8bf:auto_generated.eq[12]
eq[13] <= decode_8bf:auto_generated.eq[13]
eq[14] <= decode_8bf:auto_generated.eq[14]
eq[15] <= decode_8bf:auto_generated.eq[15]
eq[16] <= decode_8bf:auto_generated.eq[16]
eq[17] <= decode_8bf:auto_generated.eq[17]
eq[18] <= decode_8bf:auto_generated.eq[18]
eq[19] <= decode_8bf:auto_generated.eq[19]
eq[20] <= decode_8bf:auto_generated.eq[20]
eq[21] <= decode_8bf:auto_generated.eq[21]
eq[22] <= decode_8bf:auto_generated.eq[22]
eq[23] <= decode_8bf:auto_generated.eq[23]
eq[24] <= decode_8bf:auto_generated.eq[24]
eq[25] <= decode_8bf:auto_generated.eq[25]
eq[26] <= decode_8bf:auto_generated.eq[26]
eq[27] <= decode_8bf:auto_generated.eq[27]
eq[28] <= decode_8bf:auto_generated.eq[28]
eq[29] <= decode_8bf:auto_generated.eq[29]
eq[30] <= decode_8bf:auto_generated.eq[30]
eq[31] <= decode_8bf:auto_generated.eq[31]
eq[32] <= decode_8bf:auto_generated.eq[32]
eq[33] <= decode_8bf:auto_generated.eq[33]
eq[34] <= decode_8bf:auto_generated.eq[34]
eq[35] <= decode_8bf:auto_generated.eq[35]
eq[36] <= decode_8bf:auto_generated.eq[36]
eq[37] <= decode_8bf:auto_generated.eq[37]
eq[38] <= decode_8bf:auto_generated.eq[38]
eq[39] <= decode_8bf:auto_generated.eq[39]
eq[40] <= decode_8bf:auto_generated.eq[40]
eq[41] <= decode_8bf:auto_generated.eq[41]
eq[42] <= decode_8bf:auto_generated.eq[42]
eq[43] <= decode_8bf:auto_generated.eq[43]
eq[44] <= decode_8bf:auto_generated.eq[44]
eq[45] <= decode_8bf:auto_generated.eq[45]
eq[46] <= decode_8bf:auto_generated.eq[46]
eq[47] <= decode_8bf:auto_generated.eq[47]
eq[48] <= decode_8bf:auto_generated.eq[48]
eq[49] <= decode_8bf:auto_generated.eq[49]
eq[50] <= decode_8bf:auto_generated.eq[50]
eq[51] <= decode_8bf:auto_generated.eq[51]
eq[52] <= decode_8bf:auto_generated.eq[52]
eq[53] <= decode_8bf:auto_generated.eq[53]
eq[54] <= decode_8bf:auto_generated.eq[54]
eq[55] <= decode_8bf:auto_generated.eq[55]
eq[56] <= decode_8bf:auto_generated.eq[56]
eq[57] <= decode_8bf:auto_generated.eq[57]
eq[58] <= decode_8bf:auto_generated.eq[58]
eq[59] <= decode_8bf:auto_generated.eq[59]
eq[60] <= decode_8bf:auto_generated.eq[60]
eq[61] <= decode_8bf:auto_generated.eq[61]
eq[62] <= decode_8bf:auto_generated.eq[62]
eq[63] <= decode_8bf:auto_generated.eq[63]
eq[64] <= decode_8bf:auto_generated.eq[64]
eq[65] <= decode_8bf:auto_generated.eq[65]
eq[66] <= decode_8bf:auto_generated.eq[66]
eq[67] <= decode_8bf:auto_generated.eq[67]
eq[68] <= decode_8bf:auto_generated.eq[68]
eq[69] <= decode_8bf:auto_generated.eq[69]
eq[70] <= decode_8bf:auto_generated.eq[70]
eq[71] <= decode_8bf:auto_generated.eq[71]
eq[72] <= decode_8bf:auto_generated.eq[72]
eq[73] <= decode_8bf:auto_generated.eq[73]
eq[74] <= decode_8bf:auto_generated.eq[74]
eq[75] <= decode_8bf:auto_generated.eq[75]
eq[76] <= decode_8bf:auto_generated.eq[76]
eq[77] <= decode_8bf:auto_generated.eq[77]
eq[78] <= decode_8bf:auto_generated.eq[78]
eq[79] <= decode_8bf:auto_generated.eq[79]
eq[80] <= decode_8bf:auto_generated.eq[80]
eq[81] <= decode_8bf:auto_generated.eq[81]
eq[82] <= decode_8bf:auto_generated.eq[82]
eq[83] <= decode_8bf:auto_generated.eq[83]
eq[84] <= decode_8bf:auto_generated.eq[84]
eq[85] <= decode_8bf:auto_generated.eq[85]
eq[86] <= decode_8bf:auto_generated.eq[86]
eq[87] <= decode_8bf:auto_generated.eq[87]
eq[88] <= decode_8bf:auto_generated.eq[88]
eq[89] <= decode_8bf:auto_generated.eq[89]
eq[90] <= decode_8bf:auto_generated.eq[90]
eq[91] <= decode_8bf:auto_generated.eq[91]
eq[92] <= decode_8bf:auto_generated.eq[92]
eq[93] <= decode_8bf:auto_generated.eq[93]
eq[94] <= decode_8bf:auto_generated.eq[94]
eq[95] <= decode_8bf:auto_generated.eq[95]
eq[96] <= decode_8bf:auto_generated.eq[96]
eq[97] <= decode_8bf:auto_generated.eq[97]
eq[98] <= decode_8bf:auto_generated.eq[98]
eq[99] <= decode_8bf:auto_generated.eq[99]
eq[100] <= decode_8bf:auto_generated.eq[100]
eq[101] <= decode_8bf:auto_generated.eq[101]
eq[102] <= decode_8bf:auto_generated.eq[102]
eq[103] <= decode_8bf:auto_generated.eq[103]
eq[104] <= decode_8bf:auto_generated.eq[104]
eq[105] <= decode_8bf:auto_generated.eq[105]
eq[106] <= decode_8bf:auto_generated.eq[106]
eq[107] <= decode_8bf:auto_generated.eq[107]
eq[108] <= decode_8bf:auto_generated.eq[108]
eq[109] <= decode_8bf:auto_generated.eq[109]
eq[110] <= decode_8bf:auto_generated.eq[110]
eq[111] <= decode_8bf:auto_generated.eq[111]
eq[112] <= decode_8bf:auto_generated.eq[112]
eq[113] <= decode_8bf:auto_generated.eq[113]
eq[114] <= decode_8bf:auto_generated.eq[114]
eq[115] <= decode_8bf:auto_generated.eq[115]
eq[116] <= decode_8bf:auto_generated.eq[116]
eq[117] <= decode_8bf:auto_generated.eq[117]
eq[118] <= decode_8bf:auto_generated.eq[118]
eq[119] <= decode_8bf:auto_generated.eq[119]
eq[120] <= decode_8bf:auto_generated.eq[120]
eq[121] <= decode_8bf:auto_generated.eq[121]
eq[122] <= decode_8bf:auto_generated.eq[122]
eq[123] <= decode_8bf:auto_generated.eq[123]
eq[124] <= decode_8bf:auto_generated.eq[124]
eq[125] <= decode_8bf:auto_generated.eq[125]
eq[126] <= decode_8bf:auto_generated.eq[126]
eq[127] <= decode_8bf:auto_generated.eq[127]
eq[128] <= decode_8bf:auto_generated.eq[128]
eq[129] <= decode_8bf:auto_generated.eq[129]
eq[130] <= decode_8bf:auto_generated.eq[130]
eq[131] <= decode_8bf:auto_generated.eq[131]
eq[132] <= decode_8bf:auto_generated.eq[132]
eq[133] <= decode_8bf:auto_generated.eq[133]
eq[134] <= decode_8bf:auto_generated.eq[134]
eq[135] <= decode_8bf:auto_generated.eq[135]
eq[136] <= decode_8bf:auto_generated.eq[136]
eq[137] <= decode_8bf:auto_generated.eq[137]
eq[138] <= decode_8bf:auto_generated.eq[138]
eq[139] <= decode_8bf:auto_generated.eq[139]
eq[140] <= decode_8bf:auto_generated.eq[140]
eq[141] <= decode_8bf:auto_generated.eq[141]
eq[142] <= decode_8bf:auto_generated.eq[142]
eq[143] <= decode_8bf:auto_generated.eq[143]
eq[144] <= decode_8bf:auto_generated.eq[144]
eq[145] <= decode_8bf:auto_generated.eq[145]
eq[146] <= decode_8bf:auto_generated.eq[146]
eq[147] <= decode_8bf:auto_generated.eq[147]
eq[148] <= decode_8bf:auto_generated.eq[148]
eq[149] <= decode_8bf:auto_generated.eq[149]
eq[150] <= decode_8bf:auto_generated.eq[150]
eq[151] <= decode_8bf:auto_generated.eq[151]
eq[152] <= decode_8bf:auto_generated.eq[152]
eq[153] <= decode_8bf:auto_generated.eq[153]
eq[154] <= decode_8bf:auto_generated.eq[154]
eq[155] <= decode_8bf:auto_generated.eq[155]
eq[156] <= decode_8bf:auto_generated.eq[156]
eq[157] <= decode_8bf:auto_generated.eq[157]
eq[158] <= decode_8bf:auto_generated.eq[158]
eq[159] <= decode_8bf:auto_generated.eq[159]
eq[160] <= decode_8bf:auto_generated.eq[160]
eq[161] <= decode_8bf:auto_generated.eq[161]
eq[162] <= decode_8bf:auto_generated.eq[162]
eq[163] <= decode_8bf:auto_generated.eq[163]
eq[164] <= decode_8bf:auto_generated.eq[164]
eq[165] <= decode_8bf:auto_generated.eq[165]
eq[166] <= decode_8bf:auto_generated.eq[166]
eq[167] <= decode_8bf:auto_generated.eq[167]
eq[168] <= decode_8bf:auto_generated.eq[168]
eq[169] <= decode_8bf:auto_generated.eq[169]
eq[170] <= decode_8bf:auto_generated.eq[170]
eq[171] <= decode_8bf:auto_generated.eq[171]
eq[172] <= decode_8bf:auto_generated.eq[172]
eq[173] <= decode_8bf:auto_generated.eq[173]
eq[174] <= decode_8bf:auto_generated.eq[174]
eq[175] <= decode_8bf:auto_generated.eq[175]
eq[176] <= decode_8bf:auto_generated.eq[176]
eq[177] <= decode_8bf:auto_generated.eq[177]
eq[178] <= decode_8bf:auto_generated.eq[178]
eq[179] <= decode_8bf:auto_generated.eq[179]
eq[180] <= decode_8bf:auto_generated.eq[180]
eq[181] <= decode_8bf:auto_generated.eq[181]
eq[182] <= decode_8bf:auto_generated.eq[182]
eq[183] <= decode_8bf:auto_generated.eq[183]
eq[184] <= decode_8bf:auto_generated.eq[184]
eq[185] <= decode_8bf:auto_generated.eq[185]
eq[186] <= decode_8bf:auto_generated.eq[186]
eq[187] <= decode_8bf:auto_generated.eq[187]
eq[188] <= decode_8bf:auto_generated.eq[188]
eq[189] <= decode_8bf:auto_generated.eq[189]
eq[190] <= decode_8bf:auto_generated.eq[190]
eq[191] <= decode_8bf:auto_generated.eq[191]
eq[192] <= decode_8bf:auto_generated.eq[192]
eq[193] <= decode_8bf:auto_generated.eq[193]
eq[194] <= decode_8bf:auto_generated.eq[194]
eq[195] <= decode_8bf:auto_generated.eq[195]
eq[196] <= decode_8bf:auto_generated.eq[196]
eq[197] <= decode_8bf:auto_generated.eq[197]
eq[198] <= decode_8bf:auto_generated.eq[198]
eq[199] <= decode_8bf:auto_generated.eq[199]
eq[200] <= decode_8bf:auto_generated.eq[200]
eq[201] <= decode_8bf:auto_generated.eq[201]
eq[202] <= decode_8bf:auto_generated.eq[202]
eq[203] <= decode_8bf:auto_generated.eq[203]
eq[204] <= decode_8bf:auto_generated.eq[204]
eq[205] <= decode_8bf:auto_generated.eq[205]
eq[206] <= decode_8bf:auto_generated.eq[206]
eq[207] <= decode_8bf:auto_generated.eq[207]
eq[208] <= decode_8bf:auto_generated.eq[208]
eq[209] <= decode_8bf:auto_generated.eq[209]
eq[210] <= decode_8bf:auto_generated.eq[210]
eq[211] <= decode_8bf:auto_generated.eq[211]
eq[212] <= decode_8bf:auto_generated.eq[212]
eq[213] <= decode_8bf:auto_generated.eq[213]
eq[214] <= decode_8bf:auto_generated.eq[214]
eq[215] <= decode_8bf:auto_generated.eq[215]
eq[216] <= decode_8bf:auto_generated.eq[216]
eq[217] <= decode_8bf:auto_generated.eq[217]
eq[218] <= decode_8bf:auto_generated.eq[218]
eq[219] <= decode_8bf:auto_generated.eq[219]
eq[220] <= decode_8bf:auto_generated.eq[220]
eq[221] <= decode_8bf:auto_generated.eq[221]
eq[222] <= decode_8bf:auto_generated.eq[222]
eq[223] <= decode_8bf:auto_generated.eq[223]
eq[224] <= decode_8bf:auto_generated.eq[224]
eq[225] <= decode_8bf:auto_generated.eq[225]
eq[226] <= decode_8bf:auto_generated.eq[226]
eq[227] <= decode_8bf:auto_generated.eq[227]
eq[228] <= decode_8bf:auto_generated.eq[228]
eq[229] <= decode_8bf:auto_generated.eq[229]
eq[230] <= decode_8bf:auto_generated.eq[230]
eq[231] <= decode_8bf:auto_generated.eq[231]
eq[232] <= decode_8bf:auto_generated.eq[232]
eq[233] <= decode_8bf:auto_generated.eq[233]
eq[234] <= decode_8bf:auto_generated.eq[234]
eq[235] <= decode_8bf:auto_generated.eq[235]
eq[236] <= decode_8bf:auto_generated.eq[236]
eq[237] <= decode_8bf:auto_generated.eq[237]
eq[238] <= decode_8bf:auto_generated.eq[238]
eq[239] <= decode_8bf:auto_generated.eq[239]
eq[240] <= decode_8bf:auto_generated.eq[240]
eq[241] <= decode_8bf:auto_generated.eq[241]
eq[242] <= decode_8bf:auto_generated.eq[242]
eq[243] <= decode_8bf:auto_generated.eq[243]
eq[244] <= decode_8bf:auto_generated.eq[244]
eq[245] <= decode_8bf:auto_generated.eq[245]
eq[246] <= decode_8bf:auto_generated.eq[246]
eq[247] <= decode_8bf:auto_generated.eq[247]
eq[248] <= decode_8bf:auto_generated.eq[248]
eq[249] <= decode_8bf:auto_generated.eq[249]
eq[250] <= decode_8bf:auto_generated.eq[250]
eq[251] <= decode_8bf:auto_generated.eq[251]
eq[252] <= decode_8bf:auto_generated.eq[252]
eq[253] <= decode_8bf:auto_generated.eq[253]
eq[254] <= decode_8bf:auto_generated.eq[254]
eq[255] <= decode_8bf:auto_generated.eq[255]


|microcomputer|DMA:inst10|lpm_decode5:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated
data[0] => w_anode1563w[1].IN0
data[0] => w_anode1580w[1].IN1
data[0] => w_anode1590w[1].IN0
data[0] => w_anode1600w[1].IN1
data[0] => w_anode1610w[1].IN0
data[0] => w_anode1620w[1].IN1
data[0] => w_anode1630w[1].IN0
data[0] => w_anode1640w[1].IN1
data[0] => w_anode1663w[1].IN0
data[0] => w_anode1674w[1].IN1
data[0] => w_anode1684w[1].IN0
data[0] => w_anode1694w[1].IN1
data[0] => w_anode1704w[1].IN0
data[0] => w_anode1714w[1].IN1
data[0] => w_anode1724w[1].IN0
data[0] => w_anode1734w[1].IN1
data[0] => w_anode1756w[1].IN0
data[0] => w_anode1767w[1].IN1
data[0] => w_anode1777w[1].IN0
data[0] => w_anode1787w[1].IN1
data[0] => w_anode1797w[1].IN0
data[0] => w_anode1807w[1].IN1
data[0] => w_anode1817w[1].IN0
data[0] => w_anode1827w[1].IN1
data[0] => w_anode1849w[1].IN0
data[0] => w_anode1860w[1].IN1
data[0] => w_anode1870w[1].IN0
data[0] => w_anode1880w[1].IN1
data[0] => w_anode1890w[1].IN0
data[0] => w_anode1900w[1].IN1
data[0] => w_anode1910w[1].IN0
data[0] => w_anode1920w[1].IN1
data[0] => w_anode1942w[1].IN0
data[0] => w_anode1953w[1].IN1
data[0] => w_anode1963w[1].IN0
data[0] => w_anode1973w[1].IN1
data[0] => w_anode1983w[1].IN0
data[0] => w_anode1993w[1].IN1
data[0] => w_anode2003w[1].IN0
data[0] => w_anode2013w[1].IN1
data[0] => w_anode2035w[1].IN0
data[0] => w_anode2046w[1].IN1
data[0] => w_anode2056w[1].IN0
data[0] => w_anode2066w[1].IN1
data[0] => w_anode2076w[1].IN0
data[0] => w_anode2086w[1].IN1
data[0] => w_anode2096w[1].IN0
data[0] => w_anode2106w[1].IN1
data[0] => w_anode2128w[1].IN0
data[0] => w_anode2139w[1].IN1
data[0] => w_anode2149w[1].IN0
data[0] => w_anode2159w[1].IN1
data[0] => w_anode2169w[1].IN0
data[0] => w_anode2179w[1].IN1
data[0] => w_anode2189w[1].IN0
data[0] => w_anode2199w[1].IN1
data[0] => w_anode2221w[1].IN0
data[0] => w_anode2232w[1].IN1
data[0] => w_anode2242w[1].IN0
data[0] => w_anode2252w[1].IN1
data[0] => w_anode2262w[1].IN0
data[0] => w_anode2272w[1].IN1
data[0] => w_anode2282w[1].IN0
data[0] => w_anode2292w[1].IN1
data[0] => w_anode103w[1].IN0
data[0] => w_anode113w[1].IN1
data[0] => w_anode136w[1].IN0
data[0] => w_anode147w[1].IN1
data[0] => w_anode157w[1].IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1].IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode197w[1].IN0
data[0] => w_anode207w[1].IN1
data[0] => w_anode229w[1].IN0
data[0] => w_anode240w[1].IN1
data[0] => w_anode250w[1].IN0
data[0] => w_anode260w[1].IN1
data[0] => w_anode270w[1].IN0
data[0] => w_anode280w[1].IN1
data[0] => w_anode290w[1].IN0
data[0] => w_anode300w[1].IN1
data[0] => w_anode322w[1].IN0
data[0] => w_anode333w[1].IN1
data[0] => w_anode343w[1].IN0
data[0] => w_anode353w[1].IN1
data[0] => w_anode363w[1].IN0
data[0] => w_anode36w[1].IN0
data[0] => w_anode373w[1].IN1
data[0] => w_anode383w[1].IN0
data[0] => w_anode393w[1].IN1
data[0] => w_anode415w[1].IN0
data[0] => w_anode426w[1].IN1
data[0] => w_anode436w[1].IN0
data[0] => w_anode446w[1].IN1
data[0] => w_anode456w[1].IN0
data[0] => w_anode466w[1].IN1
data[0] => w_anode476w[1].IN0
data[0] => w_anode486w[1].IN1
data[0] => w_anode508w[1].IN0
data[0] => w_anode519w[1].IN1
data[0] => w_anode529w[1].IN0
data[0] => w_anode539w[1].IN1
data[0] => w_anode53w[1].IN1
data[0] => w_anode549w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode569w[1].IN0
data[0] => w_anode579w[1].IN1
data[0] => w_anode601w[1].IN0
data[0] => w_anode612w[1].IN1
data[0] => w_anode622w[1].IN0
data[0] => w_anode632w[1].IN1
data[0] => w_anode63w[1].IN0
data[0] => w_anode642w[1].IN0
data[0] => w_anode652w[1].IN1
data[0] => w_anode662w[1].IN0
data[0] => w_anode672w[1].IN1
data[0] => w_anode694w[1].IN0
data[0] => w_anode705w[1].IN1
data[0] => w_anode715w[1].IN0
data[0] => w_anode725w[1].IN1
data[0] => w_anode735w[1].IN0
data[0] => w_anode73w[1].IN1
data[0] => w_anode745w[1].IN1
data[0] => w_anode755w[1].IN0
data[0] => w_anode765w[1].IN1
data[0] => w_anode83w[1].IN0
data[0] => w_anode93w[1].IN1
data[0] => w_anode2326w[1].IN0
data[0] => w_anode2343w[1].IN1
data[0] => w_anode2353w[1].IN0
data[0] => w_anode2363w[1].IN1
data[0] => w_anode2373w[1].IN0
data[0] => w_anode2383w[1].IN1
data[0] => w_anode2393w[1].IN0
data[0] => w_anode2403w[1].IN1
data[0] => w_anode2426w[1].IN0
data[0] => w_anode2437w[1].IN1
data[0] => w_anode2447w[1].IN0
data[0] => w_anode2457w[1].IN1
data[0] => w_anode2467w[1].IN0
data[0] => w_anode2477w[1].IN1
data[0] => w_anode2487w[1].IN0
data[0] => w_anode2497w[1].IN1
data[0] => w_anode2519w[1].IN0
data[0] => w_anode2530w[1].IN1
data[0] => w_anode2540w[1].IN0
data[0] => w_anode2550w[1].IN1
data[0] => w_anode2560w[1].IN0
data[0] => w_anode2570w[1].IN1
data[0] => w_anode2580w[1].IN0
data[0] => w_anode2590w[1].IN1
data[0] => w_anode2612w[1].IN0
data[0] => w_anode2623w[1].IN1
data[0] => w_anode2633w[1].IN0
data[0] => w_anode2643w[1].IN1
data[0] => w_anode2653w[1].IN0
data[0] => w_anode2663w[1].IN1
data[0] => w_anode2673w[1].IN0
data[0] => w_anode2683w[1].IN1
data[0] => w_anode2705w[1].IN0
data[0] => w_anode2716w[1].IN1
data[0] => w_anode2726w[1].IN0
data[0] => w_anode2736w[1].IN1
data[0] => w_anode2746w[1].IN0
data[0] => w_anode2756w[1].IN1
data[0] => w_anode2766w[1].IN0
data[0] => w_anode2776w[1].IN1
data[0] => w_anode2798w[1].IN0
data[0] => w_anode2809w[1].IN1
data[0] => w_anode2819w[1].IN0
data[0] => w_anode2829w[1].IN1
data[0] => w_anode2839w[1].IN0
data[0] => w_anode2849w[1].IN1
data[0] => w_anode2859w[1].IN0
data[0] => w_anode2869w[1].IN1
data[0] => w_anode2891w[1].IN0
data[0] => w_anode2902w[1].IN1
data[0] => w_anode2912w[1].IN0
data[0] => w_anode2922w[1].IN1
data[0] => w_anode2932w[1].IN0
data[0] => w_anode2942w[1].IN1
data[0] => w_anode2952w[1].IN0
data[0] => w_anode2962w[1].IN1
data[0] => w_anode2984w[1].IN0
data[0] => w_anode2995w[1].IN1
data[0] => w_anode3005w[1].IN0
data[0] => w_anode3015w[1].IN1
data[0] => w_anode3025w[1].IN0
data[0] => w_anode3035w[1].IN1
data[0] => w_anode3045w[1].IN0
data[0] => w_anode3055w[1].IN1
data[0] => w_anode1004w[1].IN1
data[0] => w_anode1014w[1].IN0
data[0] => w_anode1024w[1].IN1
data[0] => w_anode1034w[1].IN0
data[0] => w_anode1044w[1].IN1
data[0] => w_anode1054w[1].IN0
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1086w[1].IN0
data[0] => w_anode1097w[1].IN1
data[0] => w_anode1107w[1].IN0
data[0] => w_anode1117w[1].IN1
data[0] => w_anode1127w[1].IN0
data[0] => w_anode1137w[1].IN1
data[0] => w_anode1147w[1].IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1179w[1].IN0
data[0] => w_anode1190w[1].IN1
data[0] => w_anode1200w[1].IN0
data[0] => w_anode1210w[1].IN1
data[0] => w_anode1220w[1].IN0
data[0] => w_anode1230w[1].IN1
data[0] => w_anode1240w[1].IN0
data[0] => w_anode1250w[1].IN1
data[0] => w_anode1272w[1].IN0
data[0] => w_anode1283w[1].IN1
data[0] => w_anode1293w[1].IN0
data[0] => w_anode1303w[1].IN1
data[0] => w_anode1313w[1].IN0
data[0] => w_anode1323w[1].IN1
data[0] => w_anode1333w[1].IN0
data[0] => w_anode1343w[1].IN1
data[0] => w_anode1365w[1].IN0
data[0] => w_anode1376w[1].IN1
data[0] => w_anode1386w[1].IN0
data[0] => w_anode1396w[1].IN1
data[0] => w_anode1406w[1].IN0
data[0] => w_anode1416w[1].IN1
data[0] => w_anode1426w[1].IN0
data[0] => w_anode1436w[1].IN1
data[0] => w_anode1458w[1].IN0
data[0] => w_anode1469w[1].IN1
data[0] => w_anode1479w[1].IN0
data[0] => w_anode1489w[1].IN1
data[0] => w_anode1499w[1].IN0
data[0] => w_anode1509w[1].IN1
data[0] => w_anode1519w[1].IN0
data[0] => w_anode1529w[1].IN1
data[0] => w_anode800w[1].IN0
data[0] => w_anode817w[1].IN1
data[0] => w_anode827w[1].IN0
data[0] => w_anode837w[1].IN1
data[0] => w_anode847w[1].IN0
data[0] => w_anode857w[1].IN1
data[0] => w_anode867w[1].IN0
data[0] => w_anode877w[1].IN1
data[0] => w_anode900w[1].IN0
data[0] => w_anode911w[1].IN1
data[0] => w_anode921w[1].IN0
data[0] => w_anode931w[1].IN1
data[0] => w_anode941w[1].IN0
data[0] => w_anode951w[1].IN1
data[0] => w_anode961w[1].IN0
data[0] => w_anode971w[1].IN1
data[0] => w_anode993w[1].IN0
data[1] => w_anode1563w[2].IN0
data[1] => w_anode1580w[2].IN0
data[1] => w_anode1590w[2].IN1
data[1] => w_anode1600w[2].IN1
data[1] => w_anode1610w[2].IN0
data[1] => w_anode1620w[2].IN0
data[1] => w_anode1630w[2].IN1
data[1] => w_anode1640w[2].IN1
data[1] => w_anode1663w[2].IN0
data[1] => w_anode1674w[2].IN0
data[1] => w_anode1684w[2].IN1
data[1] => w_anode1694w[2].IN1
data[1] => w_anode1704w[2].IN0
data[1] => w_anode1714w[2].IN0
data[1] => w_anode1724w[2].IN1
data[1] => w_anode1734w[2].IN1
data[1] => w_anode1756w[2].IN0
data[1] => w_anode1767w[2].IN0
data[1] => w_anode1777w[2].IN1
data[1] => w_anode1787w[2].IN1
data[1] => w_anode1797w[2].IN0
data[1] => w_anode1807w[2].IN0
data[1] => w_anode1817w[2].IN1
data[1] => w_anode1827w[2].IN1
data[1] => w_anode1849w[2].IN0
data[1] => w_anode1860w[2].IN0
data[1] => w_anode1870w[2].IN1
data[1] => w_anode1880w[2].IN1
data[1] => w_anode1890w[2].IN0
data[1] => w_anode1900w[2].IN0
data[1] => w_anode1910w[2].IN1
data[1] => w_anode1920w[2].IN1
data[1] => w_anode1942w[2].IN0
data[1] => w_anode1953w[2].IN0
data[1] => w_anode1963w[2].IN1
data[1] => w_anode1973w[2].IN1
data[1] => w_anode1983w[2].IN0
data[1] => w_anode1993w[2].IN0
data[1] => w_anode2003w[2].IN1
data[1] => w_anode2013w[2].IN1
data[1] => w_anode2035w[2].IN0
data[1] => w_anode2046w[2].IN0
data[1] => w_anode2056w[2].IN1
data[1] => w_anode2066w[2].IN1
data[1] => w_anode2076w[2].IN0
data[1] => w_anode2086w[2].IN0
data[1] => w_anode2096w[2].IN1
data[1] => w_anode2106w[2].IN1
data[1] => w_anode2128w[2].IN0
data[1] => w_anode2139w[2].IN0
data[1] => w_anode2149w[2].IN1
data[1] => w_anode2159w[2].IN1
data[1] => w_anode2169w[2].IN0
data[1] => w_anode2179w[2].IN0
data[1] => w_anode2189w[2].IN1
data[1] => w_anode2199w[2].IN1
data[1] => w_anode2221w[2].IN0
data[1] => w_anode2232w[2].IN0
data[1] => w_anode2242w[2].IN1
data[1] => w_anode2252w[2].IN1
data[1] => w_anode2262w[2].IN0
data[1] => w_anode2272w[2].IN0
data[1] => w_anode2282w[2].IN1
data[1] => w_anode2292w[2].IN1
data[1] => w_anode103w[2].IN1
data[1] => w_anode113w[2].IN1
data[1] => w_anode136w[2].IN0
data[1] => w_anode147w[2].IN0
data[1] => w_anode157w[2].IN1
data[1] => w_anode167w[2].IN1
data[1] => w_anode177w[2].IN0
data[1] => w_anode187w[2].IN0
data[1] => w_anode197w[2].IN1
data[1] => w_anode207w[2].IN1
data[1] => w_anode229w[2].IN0
data[1] => w_anode240w[2].IN0
data[1] => w_anode250w[2].IN1
data[1] => w_anode260w[2].IN1
data[1] => w_anode270w[2].IN0
data[1] => w_anode280w[2].IN0
data[1] => w_anode290w[2].IN1
data[1] => w_anode300w[2].IN1
data[1] => w_anode322w[2].IN0
data[1] => w_anode333w[2].IN0
data[1] => w_anode343w[2].IN1
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN0
data[1] => w_anode36w[2].IN0
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN1
data[1] => w_anode393w[2].IN1
data[1] => w_anode415w[2].IN0
data[1] => w_anode426w[2].IN0
data[1] => w_anode436w[2].IN1
data[1] => w_anode446w[2].IN1
data[1] => w_anode456w[2].IN0
data[1] => w_anode466w[2].IN0
data[1] => w_anode476w[2].IN1
data[1] => w_anode486w[2].IN1
data[1] => w_anode508w[2].IN0
data[1] => w_anode519w[2].IN0
data[1] => w_anode529w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode53w[2].IN0
data[1] => w_anode549w[2].IN0
data[1] => w_anode559w[2].IN0
data[1] => w_anode569w[2].IN1
data[1] => w_anode579w[2].IN1
data[1] => w_anode601w[2].IN0
data[1] => w_anode612w[2].IN0
data[1] => w_anode622w[2].IN1
data[1] => w_anode632w[2].IN1
data[1] => w_anode63w[2].IN1
data[1] => w_anode642w[2].IN0
data[1] => w_anode652w[2].IN0
data[1] => w_anode662w[2].IN1
data[1] => w_anode672w[2].IN1
data[1] => w_anode694w[2].IN0
data[1] => w_anode705w[2].IN0
data[1] => w_anode715w[2].IN1
data[1] => w_anode725w[2].IN1
data[1] => w_anode735w[2].IN0
data[1] => w_anode73w[2].IN1
data[1] => w_anode745w[2].IN0
data[1] => w_anode755w[2].IN1
data[1] => w_anode765w[2].IN1
data[1] => w_anode83w[2].IN0
data[1] => w_anode93w[2].IN0
data[1] => w_anode2326w[2].IN0
data[1] => w_anode2343w[2].IN0
data[1] => w_anode2353w[2].IN1
data[1] => w_anode2363w[2].IN1
data[1] => w_anode2373w[2].IN0
data[1] => w_anode2383w[2].IN0
data[1] => w_anode2393w[2].IN1
data[1] => w_anode2403w[2].IN1
data[1] => w_anode2426w[2].IN0
data[1] => w_anode2437w[2].IN0
data[1] => w_anode2447w[2].IN1
data[1] => w_anode2457w[2].IN1
data[1] => w_anode2467w[2].IN0
data[1] => w_anode2477w[2].IN0
data[1] => w_anode2487w[2].IN1
data[1] => w_anode2497w[2].IN1
data[1] => w_anode2519w[2].IN0
data[1] => w_anode2530w[2].IN0
data[1] => w_anode2540w[2].IN1
data[1] => w_anode2550w[2].IN1
data[1] => w_anode2560w[2].IN0
data[1] => w_anode2570w[2].IN0
data[1] => w_anode2580w[2].IN1
data[1] => w_anode2590w[2].IN1
data[1] => w_anode2612w[2].IN0
data[1] => w_anode2623w[2].IN0
data[1] => w_anode2633w[2].IN1
data[1] => w_anode2643w[2].IN1
data[1] => w_anode2653w[2].IN0
data[1] => w_anode2663w[2].IN0
data[1] => w_anode2673w[2].IN1
data[1] => w_anode2683w[2].IN1
data[1] => w_anode2705w[2].IN0
data[1] => w_anode2716w[2].IN0
data[1] => w_anode2726w[2].IN1
data[1] => w_anode2736w[2].IN1
data[1] => w_anode2746w[2].IN0
data[1] => w_anode2756w[2].IN0
data[1] => w_anode2766w[2].IN1
data[1] => w_anode2776w[2].IN1
data[1] => w_anode2798w[2].IN0
data[1] => w_anode2809w[2].IN0
data[1] => w_anode2819w[2].IN1
data[1] => w_anode2829w[2].IN1
data[1] => w_anode2839w[2].IN0
data[1] => w_anode2849w[2].IN0
data[1] => w_anode2859w[2].IN1
data[1] => w_anode2869w[2].IN1
data[1] => w_anode2891w[2].IN0
data[1] => w_anode2902w[2].IN0
data[1] => w_anode2912w[2].IN1
data[1] => w_anode2922w[2].IN1
data[1] => w_anode2932w[2].IN0
data[1] => w_anode2942w[2].IN0
data[1] => w_anode2952w[2].IN1
data[1] => w_anode2962w[2].IN1
data[1] => w_anode2984w[2].IN0
data[1] => w_anode2995w[2].IN0
data[1] => w_anode3005w[2].IN1
data[1] => w_anode3015w[2].IN1
data[1] => w_anode3025w[2].IN0
data[1] => w_anode3035w[2].IN0
data[1] => w_anode3045w[2].IN1
data[1] => w_anode3055w[2].IN1
data[1] => w_anode1004w[2].IN0
data[1] => w_anode1014w[2].IN1
data[1] => w_anode1024w[2].IN1
data[1] => w_anode1034w[2].IN0
data[1] => w_anode1044w[2].IN0
data[1] => w_anode1054w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1086w[2].IN0
data[1] => w_anode1097w[2].IN0
data[1] => w_anode1107w[2].IN1
data[1] => w_anode1117w[2].IN1
data[1] => w_anode1127w[2].IN0
data[1] => w_anode1137w[2].IN0
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1157w[2].IN1
data[1] => w_anode1179w[2].IN0
data[1] => w_anode1190w[2].IN0
data[1] => w_anode1200w[2].IN1
data[1] => w_anode1210w[2].IN1
data[1] => w_anode1220w[2].IN0
data[1] => w_anode1230w[2].IN0
data[1] => w_anode1240w[2].IN1
data[1] => w_anode1250w[2].IN1
data[1] => w_anode1272w[2].IN0
data[1] => w_anode1283w[2].IN0
data[1] => w_anode1293w[2].IN1
data[1] => w_anode1303w[2].IN1
data[1] => w_anode1313w[2].IN0
data[1] => w_anode1323w[2].IN0
data[1] => w_anode1333w[2].IN1
data[1] => w_anode1343w[2].IN1
data[1] => w_anode1365w[2].IN0
data[1] => w_anode1376w[2].IN0
data[1] => w_anode1386w[2].IN1
data[1] => w_anode1396w[2].IN1
data[1] => w_anode1406w[2].IN0
data[1] => w_anode1416w[2].IN0
data[1] => w_anode1426w[2].IN1
data[1] => w_anode1436w[2].IN1
data[1] => w_anode1458w[2].IN0
data[1] => w_anode1469w[2].IN0
data[1] => w_anode1479w[2].IN1
data[1] => w_anode1489w[2].IN1
data[1] => w_anode1499w[2].IN0
data[1] => w_anode1509w[2].IN0
data[1] => w_anode1519w[2].IN1
data[1] => w_anode1529w[2].IN1
data[1] => w_anode800w[2].IN0
data[1] => w_anode817w[2].IN0
data[1] => w_anode827w[2].IN1
data[1] => w_anode837w[2].IN1
data[1] => w_anode847w[2].IN0
data[1] => w_anode857w[2].IN0
data[1] => w_anode867w[2].IN1
data[1] => w_anode877w[2].IN1
data[1] => w_anode900w[2].IN0
data[1] => w_anode911w[2].IN0
data[1] => w_anode921w[2].IN1
data[1] => w_anode931w[2].IN1
data[1] => w_anode941w[2].IN0
data[1] => w_anode951w[2].IN0
data[1] => w_anode961w[2].IN1
data[1] => w_anode971w[2].IN1
data[1] => w_anode993w[2].IN0
data[2] => w_anode1563w[3].IN0
data[2] => w_anode1580w[3].IN0
data[2] => w_anode1590w[3].IN0
data[2] => w_anode1600w[3].IN0
data[2] => w_anode1610w[3].IN1
data[2] => w_anode1620w[3].IN1
data[2] => w_anode1630w[3].IN1
data[2] => w_anode1640w[3].IN1
data[2] => w_anode1663w[3].IN0
data[2] => w_anode1674w[3].IN0
data[2] => w_anode1684w[3].IN0
data[2] => w_anode1694w[3].IN0
data[2] => w_anode1704w[3].IN1
data[2] => w_anode1714w[3].IN1
data[2] => w_anode1724w[3].IN1
data[2] => w_anode1734w[3].IN1
data[2] => w_anode1756w[3].IN0
data[2] => w_anode1767w[3].IN0
data[2] => w_anode1777w[3].IN0
data[2] => w_anode1787w[3].IN0
data[2] => w_anode1797w[3].IN1
data[2] => w_anode1807w[3].IN1
data[2] => w_anode1817w[3].IN1
data[2] => w_anode1827w[3].IN1
data[2] => w_anode1849w[3].IN0
data[2] => w_anode1860w[3].IN0
data[2] => w_anode1870w[3].IN0
data[2] => w_anode1880w[3].IN0
data[2] => w_anode1890w[3].IN1
data[2] => w_anode1900w[3].IN1
data[2] => w_anode1910w[3].IN1
data[2] => w_anode1920w[3].IN1
data[2] => w_anode1942w[3].IN0
data[2] => w_anode1953w[3].IN0
data[2] => w_anode1963w[3].IN0
data[2] => w_anode1973w[3].IN0
data[2] => w_anode1983w[3].IN1
data[2] => w_anode1993w[3].IN1
data[2] => w_anode2003w[3].IN1
data[2] => w_anode2013w[3].IN1
data[2] => w_anode2035w[3].IN0
data[2] => w_anode2046w[3].IN0
data[2] => w_anode2056w[3].IN0
data[2] => w_anode2066w[3].IN0
data[2] => w_anode2076w[3].IN1
data[2] => w_anode2086w[3].IN1
data[2] => w_anode2096w[3].IN1
data[2] => w_anode2106w[3].IN1
data[2] => w_anode2128w[3].IN0
data[2] => w_anode2139w[3].IN0
data[2] => w_anode2149w[3].IN0
data[2] => w_anode2159w[3].IN0
data[2] => w_anode2169w[3].IN1
data[2] => w_anode2179w[3].IN1
data[2] => w_anode2189w[3].IN1
data[2] => w_anode2199w[3].IN1
data[2] => w_anode2221w[3].IN0
data[2] => w_anode2232w[3].IN0
data[2] => w_anode2242w[3].IN0
data[2] => w_anode2252w[3].IN0
data[2] => w_anode2262w[3].IN1
data[2] => w_anode2272w[3].IN1
data[2] => w_anode2282w[3].IN1
data[2] => w_anode2292w[3].IN1
data[2] => w_anode103w[3].IN1
data[2] => w_anode113w[3].IN1
data[2] => w_anode136w[3].IN0
data[2] => w_anode147w[3].IN0
data[2] => w_anode157w[3].IN0
data[2] => w_anode167w[3].IN0
data[2] => w_anode177w[3].IN1
data[2] => w_anode187w[3].IN1
data[2] => w_anode197w[3].IN1
data[2] => w_anode207w[3].IN1
data[2] => w_anode229w[3].IN0
data[2] => w_anode240w[3].IN0
data[2] => w_anode250w[3].IN0
data[2] => w_anode260w[3].IN0
data[2] => w_anode270w[3].IN1
data[2] => w_anode280w[3].IN1
data[2] => w_anode290w[3].IN1
data[2] => w_anode300w[3].IN1
data[2] => w_anode322w[3].IN0
data[2] => w_anode333w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN1
data[2] => w_anode36w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode415w[3].IN0
data[2] => w_anode426w[3].IN0
data[2] => w_anode436w[3].IN0
data[2] => w_anode446w[3].IN0
data[2] => w_anode456w[3].IN1
data[2] => w_anode466w[3].IN1
data[2] => w_anode476w[3].IN1
data[2] => w_anode486w[3].IN1
data[2] => w_anode508w[3].IN0
data[2] => w_anode519w[3].IN0
data[2] => w_anode529w[3].IN0
data[2] => w_anode539w[3].IN0
data[2] => w_anode53w[3].IN0
data[2] => w_anode549w[3].IN1
data[2] => w_anode559w[3].IN1
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode601w[3].IN0
data[2] => w_anode612w[3].IN0
data[2] => w_anode622w[3].IN0
data[2] => w_anode632w[3].IN0
data[2] => w_anode63w[3].IN0
data[2] => w_anode642w[3].IN1
data[2] => w_anode652w[3].IN1
data[2] => w_anode662w[3].IN1
data[2] => w_anode672w[3].IN1
data[2] => w_anode694w[3].IN0
data[2] => w_anode705w[3].IN0
data[2] => w_anode715w[3].IN0
data[2] => w_anode725w[3].IN0
data[2] => w_anode735w[3].IN1
data[2] => w_anode73w[3].IN0
data[2] => w_anode745w[3].IN1
data[2] => w_anode755w[3].IN1
data[2] => w_anode765w[3].IN1
data[2] => w_anode83w[3].IN1
data[2] => w_anode93w[3].IN1
data[2] => w_anode2326w[3].IN0
data[2] => w_anode2343w[3].IN0
data[2] => w_anode2353w[3].IN0
data[2] => w_anode2363w[3].IN0
data[2] => w_anode2373w[3].IN1
data[2] => w_anode2383w[3].IN1
data[2] => w_anode2393w[3].IN1
data[2] => w_anode2403w[3].IN1
data[2] => w_anode2426w[3].IN0
data[2] => w_anode2437w[3].IN0
data[2] => w_anode2447w[3].IN0
data[2] => w_anode2457w[3].IN0
data[2] => w_anode2467w[3].IN1
data[2] => w_anode2477w[3].IN1
data[2] => w_anode2487w[3].IN1
data[2] => w_anode2497w[3].IN1
data[2] => w_anode2519w[3].IN0
data[2] => w_anode2530w[3].IN0
data[2] => w_anode2540w[3].IN0
data[2] => w_anode2550w[3].IN0
data[2] => w_anode2560w[3].IN1
data[2] => w_anode2570w[3].IN1
data[2] => w_anode2580w[3].IN1
data[2] => w_anode2590w[3].IN1
data[2] => w_anode2612w[3].IN0
data[2] => w_anode2623w[3].IN0
data[2] => w_anode2633w[3].IN0
data[2] => w_anode2643w[3].IN0
data[2] => w_anode2653w[3].IN1
data[2] => w_anode2663w[3].IN1
data[2] => w_anode2673w[3].IN1
data[2] => w_anode2683w[3].IN1
data[2] => w_anode2705w[3].IN0
data[2] => w_anode2716w[3].IN0
data[2] => w_anode2726w[3].IN0
data[2] => w_anode2736w[3].IN0
data[2] => w_anode2746w[3].IN1
data[2] => w_anode2756w[3].IN1
data[2] => w_anode2766w[3].IN1
data[2] => w_anode2776w[3].IN1
data[2] => w_anode2798w[3].IN0
data[2] => w_anode2809w[3].IN0
data[2] => w_anode2819w[3].IN0
data[2] => w_anode2829w[3].IN0
data[2] => w_anode2839w[3].IN1
data[2] => w_anode2849w[3].IN1
data[2] => w_anode2859w[3].IN1
data[2] => w_anode2869w[3].IN1
data[2] => w_anode2891w[3].IN0
data[2] => w_anode2902w[3].IN0
data[2] => w_anode2912w[3].IN0
data[2] => w_anode2922w[3].IN0
data[2] => w_anode2932w[3].IN1
data[2] => w_anode2942w[3].IN1
data[2] => w_anode2952w[3].IN1
data[2] => w_anode2962w[3].IN1
data[2] => w_anode2984w[3].IN0
data[2] => w_anode2995w[3].IN0
data[2] => w_anode3005w[3].IN0
data[2] => w_anode3015w[3].IN0
data[2] => w_anode3025w[3].IN1
data[2] => w_anode3035w[3].IN1
data[2] => w_anode3045w[3].IN1
data[2] => w_anode3055w[3].IN1
data[2] => w_anode1004w[3].IN0
data[2] => w_anode1014w[3].IN0
data[2] => w_anode1024w[3].IN0
data[2] => w_anode1034w[3].IN1
data[2] => w_anode1044w[3].IN1
data[2] => w_anode1054w[3].IN1
data[2] => w_anode1064w[3].IN1
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1097w[3].IN0
data[2] => w_anode1107w[3].IN0
data[2] => w_anode1117w[3].IN0
data[2] => w_anode1127w[3].IN1
data[2] => w_anode1137w[3].IN1
data[2] => w_anode1147w[3].IN1
data[2] => w_anode1157w[3].IN1
data[2] => w_anode1179w[3].IN0
data[2] => w_anode1190w[3].IN0
data[2] => w_anode1200w[3].IN0
data[2] => w_anode1210w[3].IN0
data[2] => w_anode1220w[3].IN1
data[2] => w_anode1230w[3].IN1
data[2] => w_anode1240w[3].IN1
data[2] => w_anode1250w[3].IN1
data[2] => w_anode1272w[3].IN0
data[2] => w_anode1283w[3].IN0
data[2] => w_anode1293w[3].IN0
data[2] => w_anode1303w[3].IN0
data[2] => w_anode1313w[3].IN1
data[2] => w_anode1323w[3].IN1
data[2] => w_anode1333w[3].IN1
data[2] => w_anode1343w[3].IN1
data[2] => w_anode1365w[3].IN0
data[2] => w_anode1376w[3].IN0
data[2] => w_anode1386w[3].IN0
data[2] => w_anode1396w[3].IN0
data[2] => w_anode1406w[3].IN1
data[2] => w_anode1416w[3].IN1
data[2] => w_anode1426w[3].IN1
data[2] => w_anode1436w[3].IN1
data[2] => w_anode1458w[3].IN0
data[2] => w_anode1469w[3].IN0
data[2] => w_anode1479w[3].IN0
data[2] => w_anode1489w[3].IN0
data[2] => w_anode1499w[3].IN1
data[2] => w_anode1509w[3].IN1
data[2] => w_anode1519w[3].IN1
data[2] => w_anode1529w[3].IN1
data[2] => w_anode800w[3].IN0
data[2] => w_anode817w[3].IN0
data[2] => w_anode827w[3].IN0
data[2] => w_anode837w[3].IN0
data[2] => w_anode847w[3].IN1
data[2] => w_anode857w[3].IN1
data[2] => w_anode867w[3].IN1
data[2] => w_anode877w[3].IN1
data[2] => w_anode900w[3].IN0
data[2] => w_anode911w[3].IN0
data[2] => w_anode921w[3].IN0
data[2] => w_anode931w[3].IN0
data[2] => w_anode941w[3].IN1
data[2] => w_anode951w[3].IN1
data[2] => w_anode961w[3].IN1
data[2] => w_anode971w[3].IN1
data[2] => w_anode993w[3].IN0
data[3] => w_anode1075w[1].IN1
data[3] => w_anode1168w[1].IN0
data[3] => w_anode125w[1].IN1
data[3] => w_anode1261w[1].IN1
data[3] => w_anode1354w[1].IN0
data[3] => w_anode1447w[1].IN1
data[3] => w_anode1552w[1].IN0
data[3] => w_anode1652w[1].IN1
data[3] => w_anode1745w[1].IN0
data[3] => w_anode1838w[1].IN1
data[3] => w_anode1931w[1].IN0
data[3] => w_anode19w[1].IN0
data[3] => w_anode2024w[1].IN1
data[3] => w_anode2117w[1].IN0
data[3] => w_anode218w[1].IN0
data[3] => w_anode2210w[1].IN1
data[3] => w_anode2315w[1].IN0
data[3] => w_anode2415w[1].IN1
data[3] => w_anode2508w[1].IN0
data[3] => w_anode2601w[1].IN1
data[3] => w_anode2694w[1].IN0
data[3] => w_anode2787w[1].IN1
data[3] => w_anode2880w[1].IN0
data[3] => w_anode2973w[1].IN1
data[3] => w_anode311w[1].IN1
data[3] => w_anode404w[1].IN0
data[3] => w_anode497w[1].IN1
data[3] => w_anode590w[1].IN0
data[3] => w_anode683w[1].IN1
data[3] => w_anode789w[1].IN0
data[3] => w_anode889w[1].IN1
data[3] => w_anode982w[1].IN0
data[4] => w_anode1075w[2].IN1
data[4] => w_anode1168w[2].IN0
data[4] => w_anode125w[2].IN0
data[4] => w_anode1261w[2].IN0
data[4] => w_anode1354w[2].IN1
data[4] => w_anode1447w[2].IN1
data[4] => w_anode1552w[2].IN0
data[4] => w_anode1652w[2].IN0
data[4] => w_anode1745w[2].IN1
data[4] => w_anode1838w[2].IN1
data[4] => w_anode1931w[2].IN0
data[4] => w_anode19w[2].IN0
data[4] => w_anode2024w[2].IN0
data[4] => w_anode2117w[2].IN1
data[4] => w_anode218w[2].IN1
data[4] => w_anode2210w[2].IN1
data[4] => w_anode2315w[2].IN0
data[4] => w_anode2415w[2].IN0
data[4] => w_anode2508w[2].IN1
data[4] => w_anode2601w[2].IN1
data[4] => w_anode2694w[2].IN0
data[4] => w_anode2787w[2].IN0
data[4] => w_anode2880w[2].IN1
data[4] => w_anode2973w[2].IN1
data[4] => w_anode311w[2].IN1
data[4] => w_anode404w[2].IN0
data[4] => w_anode497w[2].IN0
data[4] => w_anode590w[2].IN1
data[4] => w_anode683w[2].IN1
data[4] => w_anode789w[2].IN0
data[4] => w_anode889w[2].IN0
data[4] => w_anode982w[2].IN1
data[5] => w_anode1075w[3].IN0
data[5] => w_anode1168w[3].IN1
data[5] => w_anode125w[3].IN0
data[5] => w_anode1261w[3].IN1
data[5] => w_anode1354w[3].IN1
data[5] => w_anode1447w[3].IN1
data[5] => w_anode1552w[3].IN0
data[5] => w_anode1652w[3].IN0
data[5] => w_anode1745w[3].IN0
data[5] => w_anode1838w[3].IN0
data[5] => w_anode1931w[3].IN1
data[5] => w_anode19w[3].IN0
data[5] => w_anode2024w[3].IN1
data[5] => w_anode2117w[3].IN1
data[5] => w_anode218w[3].IN0
data[5] => w_anode2210w[3].IN1
data[5] => w_anode2315w[3].IN0
data[5] => w_anode2415w[3].IN0
data[5] => w_anode2508w[3].IN0
data[5] => w_anode2601w[3].IN0
data[5] => w_anode2694w[3].IN1
data[5] => w_anode2787w[3].IN1
data[5] => w_anode2880w[3].IN1
data[5] => w_anode2973w[3].IN1
data[5] => w_anode311w[3].IN0
data[5] => w_anode404w[3].IN1
data[5] => w_anode497w[3].IN1
data[5] => w_anode590w[3].IN1
data[5] => w_anode683w[3].IN1
data[5] => w_anode789w[3].IN0
data[5] => w_anode889w[3].IN0
data[5] => w_anode982w[3].IN0
data[6] => w_anode1541w[1].IN0
data[6] => w_anode2304w[1].IN1
data[6] => w_anode3w[1].IN0
data[6] => w_anode778w[1].IN1
data[7] => w_anode1541w[2].IN1
data[7] => w_anode2304w[2].IN1
data[7] => w_anode3w[2].IN0
data[7] => w_anode778w[2].IN0
eq[0] <= w_anode36w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode53w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode73w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode83w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode93w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode103w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode113w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode260w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode270w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode280w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode290w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode322w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode415w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode446w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode456w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode466w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode476w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode486w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode601w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode622w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode632w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode642w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode652w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode662w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode672w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode745w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode755w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode765w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode800w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode837w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode847w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode857w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode867w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode877w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode921w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[75] <= w_anode931w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[76] <= w_anode941w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[77] <= w_anode951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[78] <= w_anode961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[79] <= w_anode971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[80] <= w_anode993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[81] <= w_anode1004w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[82] <= w_anode1014w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[83] <= w_anode1024w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[84] <= w_anode1034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[85] <= w_anode1044w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[86] <= w_anode1054w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[87] <= w_anode1064w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[88] <= w_anode1086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[89] <= w_anode1097w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[90] <= w_anode1107w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[91] <= w_anode1117w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[92] <= w_anode1127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[93] <= w_anode1137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[94] <= w_anode1147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[95] <= w_anode1157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[96] <= w_anode1179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[97] <= w_anode1190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[98] <= w_anode1200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[99] <= w_anode1210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[100] <= w_anode1220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[101] <= w_anode1230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[102] <= w_anode1240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[103] <= w_anode1250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[104] <= w_anode1272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[105] <= w_anode1283w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[106] <= w_anode1293w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[107] <= w_anode1303w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[108] <= w_anode1313w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[109] <= w_anode1323w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[110] <= w_anode1333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[111] <= w_anode1343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[112] <= w_anode1365w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[113] <= w_anode1376w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[114] <= w_anode1386w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[115] <= w_anode1396w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[116] <= w_anode1406w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[117] <= w_anode1416w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[118] <= w_anode1426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[119] <= w_anode1436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[120] <= w_anode1458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[121] <= w_anode1469w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[122] <= w_anode1479w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[123] <= w_anode1489w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[124] <= w_anode1499w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[125] <= w_anode1509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[126] <= w_anode1519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[127] <= w_anode1529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[128] <= w_anode1563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[129] <= w_anode1580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[130] <= w_anode1590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[131] <= w_anode1600w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[132] <= w_anode1610w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[133] <= w_anode1620w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[134] <= w_anode1630w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[135] <= w_anode1640w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[136] <= w_anode1663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[137] <= w_anode1674w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[138] <= w_anode1684w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[139] <= w_anode1694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[140] <= w_anode1704w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[141] <= w_anode1714w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[142] <= w_anode1724w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[143] <= w_anode1734w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[144] <= w_anode1756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[145] <= w_anode1767w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[146] <= w_anode1777w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[147] <= w_anode1787w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[148] <= w_anode1797w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[149] <= w_anode1807w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[150] <= w_anode1817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[151] <= w_anode1827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[152] <= w_anode1849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[153] <= w_anode1860w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[154] <= w_anode1870w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[155] <= w_anode1880w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[156] <= w_anode1890w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[157] <= w_anode1900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[158] <= w_anode1910w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[159] <= w_anode1920w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[160] <= w_anode1942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[161] <= w_anode1953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[162] <= w_anode1963w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[163] <= w_anode1973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[164] <= w_anode1983w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[165] <= w_anode1993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[166] <= w_anode2003w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[167] <= w_anode2013w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[168] <= w_anode2035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[169] <= w_anode2046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[170] <= w_anode2056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[171] <= w_anode2066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[172] <= w_anode2076w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[173] <= w_anode2086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[174] <= w_anode2096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[175] <= w_anode2106w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[176] <= w_anode2128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[177] <= w_anode2139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[178] <= w_anode2149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[179] <= w_anode2159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[180] <= w_anode2169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[181] <= w_anode2179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[182] <= w_anode2189w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[183] <= w_anode2199w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[184] <= w_anode2221w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[185] <= w_anode2232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[186] <= w_anode2242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[187] <= w_anode2252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[188] <= w_anode2262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[189] <= w_anode2272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[190] <= w_anode2282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[191] <= w_anode2292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[192] <= w_anode2326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[193] <= w_anode2343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[194] <= w_anode2353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[195] <= w_anode2363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[196] <= w_anode2373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[197] <= w_anode2383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[198] <= w_anode2393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[199] <= w_anode2403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[200] <= w_anode2426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[201] <= w_anode2437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[202] <= w_anode2447w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[203] <= w_anode2457w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[204] <= w_anode2467w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[205] <= w_anode2477w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[206] <= w_anode2487w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[207] <= w_anode2497w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[208] <= w_anode2519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[209] <= w_anode2530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[210] <= w_anode2540w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[211] <= w_anode2550w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[212] <= w_anode2560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[213] <= w_anode2570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[214] <= w_anode2580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[215] <= w_anode2590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[216] <= w_anode2612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[217] <= w_anode2623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[218] <= w_anode2633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[219] <= w_anode2643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[220] <= w_anode2653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[221] <= w_anode2663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[222] <= w_anode2673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[223] <= w_anode2683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[224] <= w_anode2705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[225] <= w_anode2716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[226] <= w_anode2726w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[227] <= w_anode2736w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[228] <= w_anode2746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[229] <= w_anode2756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[230] <= w_anode2766w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[231] <= w_anode2776w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[232] <= w_anode2798w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[233] <= w_anode2809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[234] <= w_anode2819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[235] <= w_anode2829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[236] <= w_anode2839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[237] <= w_anode2849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[238] <= w_anode2859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[239] <= w_anode2869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[240] <= w_anode2891w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[241] <= w_anode2902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[242] <= w_anode2912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[243] <= w_anode2922w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[244] <= w_anode2932w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[245] <= w_anode2942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[246] <= w_anode2952w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[247] <= w_anode2962w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[248] <= w_anode2984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[249] <= w_anode2995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[250] <= w_anode3005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[251] <= w_anode3015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[252] <= w_anode3025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[253] <= w_anode3035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[254] <= w_anode3045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[255] <= w_anode3055w[3].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|DMA:inst10|lpm_counter10:inst
clock => lpm_counter:lpm_counter_component.clock
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
sload => lpm_counter:lpm_counter_component.sload
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|microcomputer|DMA:inst10|lpm_counter10:inst|lpm_counter:lpm_counter_component
clock => cntr_uri:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_uri:auto_generated.sload
data[0] => cntr_uri:auto_generated.data[0]
data[1] => cntr_uri:auto_generated.data[1]
data[2] => cntr_uri:auto_generated.data[2]
data[3] => cntr_uri:auto_generated.data[3]
data[4] => cntr_uri:auto_generated.data[4]
data[5] => cntr_uri:auto_generated.data[5]
data[6] => cntr_uri:auto_generated.data[6]
data[7] => cntr_uri:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_uri:auto_generated.q[0]
q[1] <= cntr_uri:auto_generated.q[1]
q[2] <= cntr_uri:auto_generated.q[2]
q[3] <= cntr_uri:auto_generated.q[3]
q[4] <= cntr_uri:auto_generated.q[4]
q[5] <= cntr_uri:auto_generated.q[5]
q[6] <= cntr_uri:auto_generated.q[6]
q[7] <= cntr_uri:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|DMA:inst10|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_uri:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sload => _.IN1
sload => counter_reg_bit1a[7].IN1


|microcomputer|DMA:inst10|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|DMA:inst10|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|DMA:inst10|lpm_counter9:inst6
clock => lpm_counter:lpm_counter_component.clock
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
sload => lpm_counter:lpm_counter_component.sload
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|microcomputer|DMA:inst10|lpm_counter9:inst6|lpm_counter:lpm_counter_component
clock => cntr_bli:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_bli:auto_generated.sload
data[0] => cntr_bli:auto_generated.data[0]
data[1] => cntr_bli:auto_generated.data[1]
data[2] => cntr_bli:auto_generated.data[2]
data[3] => cntr_bli:auto_generated.data[3]
data[4] => cntr_bli:auto_generated.data[4]
data[5] => cntr_bli:auto_generated.data[5]
data[6] => cntr_bli:auto_generated.data[6]
data[7] => cntr_bli:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_bli:auto_generated.q[0]
q[1] <= cntr_bli:auto_generated.q[1]
q[2] <= cntr_bli:auto_generated.q[2]
q[3] <= cntr_bli:auto_generated.q[3]
q[4] <= cntr_bli:auto_generated.q[4]
q[5] <= cntr_bli:auto_generated.q[5]
q[6] <= cntr_bli:auto_generated.q[6]
q[7] <= cntr_bli:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|DMA:inst10|lpm_counter9:inst6|lpm_counter:lpm_counter_component|cntr_bli:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sload => _.IN1
sload => counter_reg_bit1a[7].IN1


|microcomputer|DMA:inst10|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|DMA:inst10|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|DMA:inst10|lpm_decode6:inst10
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
data[4] => lpm_decode:lpm_decode_component.data[4]
data[5] => lpm_decode:lpm_decode_component.data[5]
data[6] => lpm_decode:lpm_decode_component.data[6]
data[7] => lpm_decode:lpm_decode_component.data[7]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]


|microcomputer|DMA:inst10|lpm_decode6:inst10|lpm_decode:lpm_decode_component
data[0] => decode_8bf:auto_generated.data[0]
data[1] => decode_8bf:auto_generated.data[1]
data[2] => decode_8bf:auto_generated.data[2]
data[3] => decode_8bf:auto_generated.data[3]
data[4] => decode_8bf:auto_generated.data[4]
data[5] => decode_8bf:auto_generated.data[5]
data[6] => decode_8bf:auto_generated.data[6]
data[7] => decode_8bf:auto_generated.data[7]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_8bf:auto_generated.eq[0]
eq[1] <= decode_8bf:auto_generated.eq[1]
eq[2] <= decode_8bf:auto_generated.eq[2]
eq[3] <= decode_8bf:auto_generated.eq[3]
eq[4] <= decode_8bf:auto_generated.eq[4]
eq[5] <= decode_8bf:auto_generated.eq[5]
eq[6] <= decode_8bf:auto_generated.eq[6]
eq[7] <= decode_8bf:auto_generated.eq[7]
eq[8] <= decode_8bf:auto_generated.eq[8]
eq[9] <= decode_8bf:auto_generated.eq[9]
eq[10] <= decode_8bf:auto_generated.eq[10]
eq[11] <= decode_8bf:auto_generated.eq[11]
eq[12] <= decode_8bf:auto_generated.eq[12]
eq[13] <= decode_8bf:auto_generated.eq[13]
eq[14] <= decode_8bf:auto_generated.eq[14]
eq[15] <= decode_8bf:auto_generated.eq[15]
eq[16] <= decode_8bf:auto_generated.eq[16]
eq[17] <= decode_8bf:auto_generated.eq[17]
eq[18] <= decode_8bf:auto_generated.eq[18]
eq[19] <= decode_8bf:auto_generated.eq[19]
eq[20] <= decode_8bf:auto_generated.eq[20]
eq[21] <= decode_8bf:auto_generated.eq[21]
eq[22] <= decode_8bf:auto_generated.eq[22]
eq[23] <= decode_8bf:auto_generated.eq[23]
eq[24] <= decode_8bf:auto_generated.eq[24]
eq[25] <= decode_8bf:auto_generated.eq[25]
eq[26] <= decode_8bf:auto_generated.eq[26]
eq[27] <= decode_8bf:auto_generated.eq[27]
eq[28] <= decode_8bf:auto_generated.eq[28]
eq[29] <= decode_8bf:auto_generated.eq[29]
eq[30] <= decode_8bf:auto_generated.eq[30]
eq[31] <= decode_8bf:auto_generated.eq[31]
eq[32] <= decode_8bf:auto_generated.eq[32]
eq[33] <= decode_8bf:auto_generated.eq[33]
eq[34] <= decode_8bf:auto_generated.eq[34]
eq[35] <= decode_8bf:auto_generated.eq[35]
eq[36] <= decode_8bf:auto_generated.eq[36]
eq[37] <= decode_8bf:auto_generated.eq[37]
eq[38] <= decode_8bf:auto_generated.eq[38]
eq[39] <= decode_8bf:auto_generated.eq[39]
eq[40] <= decode_8bf:auto_generated.eq[40]
eq[41] <= decode_8bf:auto_generated.eq[41]
eq[42] <= decode_8bf:auto_generated.eq[42]
eq[43] <= decode_8bf:auto_generated.eq[43]
eq[44] <= decode_8bf:auto_generated.eq[44]
eq[45] <= decode_8bf:auto_generated.eq[45]
eq[46] <= decode_8bf:auto_generated.eq[46]
eq[47] <= decode_8bf:auto_generated.eq[47]
eq[48] <= decode_8bf:auto_generated.eq[48]
eq[49] <= decode_8bf:auto_generated.eq[49]
eq[50] <= decode_8bf:auto_generated.eq[50]
eq[51] <= decode_8bf:auto_generated.eq[51]
eq[52] <= decode_8bf:auto_generated.eq[52]
eq[53] <= decode_8bf:auto_generated.eq[53]
eq[54] <= decode_8bf:auto_generated.eq[54]
eq[55] <= decode_8bf:auto_generated.eq[55]
eq[56] <= decode_8bf:auto_generated.eq[56]
eq[57] <= decode_8bf:auto_generated.eq[57]
eq[58] <= decode_8bf:auto_generated.eq[58]
eq[59] <= decode_8bf:auto_generated.eq[59]
eq[60] <= decode_8bf:auto_generated.eq[60]
eq[61] <= decode_8bf:auto_generated.eq[61]
eq[62] <= decode_8bf:auto_generated.eq[62]
eq[63] <= decode_8bf:auto_generated.eq[63]
eq[64] <= decode_8bf:auto_generated.eq[64]
eq[65] <= decode_8bf:auto_generated.eq[65]
eq[66] <= decode_8bf:auto_generated.eq[66]
eq[67] <= decode_8bf:auto_generated.eq[67]
eq[68] <= decode_8bf:auto_generated.eq[68]
eq[69] <= decode_8bf:auto_generated.eq[69]
eq[70] <= decode_8bf:auto_generated.eq[70]
eq[71] <= decode_8bf:auto_generated.eq[71]
eq[72] <= decode_8bf:auto_generated.eq[72]
eq[73] <= decode_8bf:auto_generated.eq[73]
eq[74] <= decode_8bf:auto_generated.eq[74]
eq[75] <= decode_8bf:auto_generated.eq[75]
eq[76] <= decode_8bf:auto_generated.eq[76]
eq[77] <= decode_8bf:auto_generated.eq[77]
eq[78] <= decode_8bf:auto_generated.eq[78]
eq[79] <= decode_8bf:auto_generated.eq[79]
eq[80] <= decode_8bf:auto_generated.eq[80]
eq[81] <= decode_8bf:auto_generated.eq[81]
eq[82] <= decode_8bf:auto_generated.eq[82]
eq[83] <= decode_8bf:auto_generated.eq[83]
eq[84] <= decode_8bf:auto_generated.eq[84]
eq[85] <= decode_8bf:auto_generated.eq[85]
eq[86] <= decode_8bf:auto_generated.eq[86]
eq[87] <= decode_8bf:auto_generated.eq[87]
eq[88] <= decode_8bf:auto_generated.eq[88]
eq[89] <= decode_8bf:auto_generated.eq[89]
eq[90] <= decode_8bf:auto_generated.eq[90]
eq[91] <= decode_8bf:auto_generated.eq[91]
eq[92] <= decode_8bf:auto_generated.eq[92]
eq[93] <= decode_8bf:auto_generated.eq[93]
eq[94] <= decode_8bf:auto_generated.eq[94]
eq[95] <= decode_8bf:auto_generated.eq[95]
eq[96] <= decode_8bf:auto_generated.eq[96]
eq[97] <= decode_8bf:auto_generated.eq[97]
eq[98] <= decode_8bf:auto_generated.eq[98]
eq[99] <= decode_8bf:auto_generated.eq[99]
eq[100] <= decode_8bf:auto_generated.eq[100]
eq[101] <= decode_8bf:auto_generated.eq[101]
eq[102] <= decode_8bf:auto_generated.eq[102]
eq[103] <= decode_8bf:auto_generated.eq[103]
eq[104] <= decode_8bf:auto_generated.eq[104]
eq[105] <= decode_8bf:auto_generated.eq[105]
eq[106] <= decode_8bf:auto_generated.eq[106]
eq[107] <= decode_8bf:auto_generated.eq[107]
eq[108] <= decode_8bf:auto_generated.eq[108]
eq[109] <= decode_8bf:auto_generated.eq[109]
eq[110] <= decode_8bf:auto_generated.eq[110]
eq[111] <= decode_8bf:auto_generated.eq[111]
eq[112] <= decode_8bf:auto_generated.eq[112]
eq[113] <= decode_8bf:auto_generated.eq[113]
eq[114] <= decode_8bf:auto_generated.eq[114]
eq[115] <= decode_8bf:auto_generated.eq[115]
eq[116] <= decode_8bf:auto_generated.eq[116]
eq[117] <= decode_8bf:auto_generated.eq[117]
eq[118] <= decode_8bf:auto_generated.eq[118]
eq[119] <= decode_8bf:auto_generated.eq[119]
eq[120] <= decode_8bf:auto_generated.eq[120]
eq[121] <= decode_8bf:auto_generated.eq[121]
eq[122] <= decode_8bf:auto_generated.eq[122]
eq[123] <= decode_8bf:auto_generated.eq[123]
eq[124] <= decode_8bf:auto_generated.eq[124]
eq[125] <= decode_8bf:auto_generated.eq[125]
eq[126] <= decode_8bf:auto_generated.eq[126]
eq[127] <= decode_8bf:auto_generated.eq[127]
eq[128] <= decode_8bf:auto_generated.eq[128]
eq[129] <= decode_8bf:auto_generated.eq[129]
eq[130] <= decode_8bf:auto_generated.eq[130]
eq[131] <= decode_8bf:auto_generated.eq[131]
eq[132] <= decode_8bf:auto_generated.eq[132]
eq[133] <= decode_8bf:auto_generated.eq[133]
eq[134] <= decode_8bf:auto_generated.eq[134]
eq[135] <= decode_8bf:auto_generated.eq[135]
eq[136] <= decode_8bf:auto_generated.eq[136]
eq[137] <= decode_8bf:auto_generated.eq[137]
eq[138] <= decode_8bf:auto_generated.eq[138]
eq[139] <= decode_8bf:auto_generated.eq[139]
eq[140] <= decode_8bf:auto_generated.eq[140]
eq[141] <= decode_8bf:auto_generated.eq[141]
eq[142] <= decode_8bf:auto_generated.eq[142]
eq[143] <= decode_8bf:auto_generated.eq[143]
eq[144] <= decode_8bf:auto_generated.eq[144]
eq[145] <= decode_8bf:auto_generated.eq[145]
eq[146] <= decode_8bf:auto_generated.eq[146]
eq[147] <= decode_8bf:auto_generated.eq[147]
eq[148] <= decode_8bf:auto_generated.eq[148]
eq[149] <= decode_8bf:auto_generated.eq[149]
eq[150] <= decode_8bf:auto_generated.eq[150]
eq[151] <= decode_8bf:auto_generated.eq[151]
eq[152] <= decode_8bf:auto_generated.eq[152]
eq[153] <= decode_8bf:auto_generated.eq[153]
eq[154] <= decode_8bf:auto_generated.eq[154]
eq[155] <= decode_8bf:auto_generated.eq[155]
eq[156] <= decode_8bf:auto_generated.eq[156]
eq[157] <= decode_8bf:auto_generated.eq[157]
eq[158] <= decode_8bf:auto_generated.eq[158]
eq[159] <= decode_8bf:auto_generated.eq[159]
eq[160] <= decode_8bf:auto_generated.eq[160]
eq[161] <= decode_8bf:auto_generated.eq[161]
eq[162] <= decode_8bf:auto_generated.eq[162]
eq[163] <= decode_8bf:auto_generated.eq[163]
eq[164] <= decode_8bf:auto_generated.eq[164]
eq[165] <= decode_8bf:auto_generated.eq[165]
eq[166] <= decode_8bf:auto_generated.eq[166]
eq[167] <= decode_8bf:auto_generated.eq[167]
eq[168] <= decode_8bf:auto_generated.eq[168]
eq[169] <= decode_8bf:auto_generated.eq[169]
eq[170] <= decode_8bf:auto_generated.eq[170]
eq[171] <= decode_8bf:auto_generated.eq[171]
eq[172] <= decode_8bf:auto_generated.eq[172]
eq[173] <= decode_8bf:auto_generated.eq[173]
eq[174] <= decode_8bf:auto_generated.eq[174]
eq[175] <= decode_8bf:auto_generated.eq[175]
eq[176] <= decode_8bf:auto_generated.eq[176]
eq[177] <= decode_8bf:auto_generated.eq[177]
eq[178] <= decode_8bf:auto_generated.eq[178]
eq[179] <= decode_8bf:auto_generated.eq[179]
eq[180] <= decode_8bf:auto_generated.eq[180]
eq[181] <= decode_8bf:auto_generated.eq[181]
eq[182] <= decode_8bf:auto_generated.eq[182]
eq[183] <= decode_8bf:auto_generated.eq[183]
eq[184] <= decode_8bf:auto_generated.eq[184]
eq[185] <= decode_8bf:auto_generated.eq[185]
eq[186] <= decode_8bf:auto_generated.eq[186]
eq[187] <= decode_8bf:auto_generated.eq[187]
eq[188] <= decode_8bf:auto_generated.eq[188]
eq[189] <= decode_8bf:auto_generated.eq[189]
eq[190] <= decode_8bf:auto_generated.eq[190]
eq[191] <= decode_8bf:auto_generated.eq[191]
eq[192] <= decode_8bf:auto_generated.eq[192]
eq[193] <= decode_8bf:auto_generated.eq[193]
eq[194] <= decode_8bf:auto_generated.eq[194]
eq[195] <= decode_8bf:auto_generated.eq[195]
eq[196] <= decode_8bf:auto_generated.eq[196]
eq[197] <= decode_8bf:auto_generated.eq[197]
eq[198] <= decode_8bf:auto_generated.eq[198]
eq[199] <= decode_8bf:auto_generated.eq[199]
eq[200] <= decode_8bf:auto_generated.eq[200]
eq[201] <= decode_8bf:auto_generated.eq[201]
eq[202] <= decode_8bf:auto_generated.eq[202]
eq[203] <= decode_8bf:auto_generated.eq[203]
eq[204] <= decode_8bf:auto_generated.eq[204]
eq[205] <= decode_8bf:auto_generated.eq[205]
eq[206] <= decode_8bf:auto_generated.eq[206]
eq[207] <= decode_8bf:auto_generated.eq[207]
eq[208] <= decode_8bf:auto_generated.eq[208]
eq[209] <= decode_8bf:auto_generated.eq[209]
eq[210] <= decode_8bf:auto_generated.eq[210]
eq[211] <= decode_8bf:auto_generated.eq[211]
eq[212] <= decode_8bf:auto_generated.eq[212]
eq[213] <= decode_8bf:auto_generated.eq[213]
eq[214] <= decode_8bf:auto_generated.eq[214]
eq[215] <= decode_8bf:auto_generated.eq[215]
eq[216] <= decode_8bf:auto_generated.eq[216]
eq[217] <= decode_8bf:auto_generated.eq[217]
eq[218] <= decode_8bf:auto_generated.eq[218]
eq[219] <= decode_8bf:auto_generated.eq[219]
eq[220] <= decode_8bf:auto_generated.eq[220]
eq[221] <= decode_8bf:auto_generated.eq[221]
eq[222] <= decode_8bf:auto_generated.eq[222]
eq[223] <= decode_8bf:auto_generated.eq[223]
eq[224] <= decode_8bf:auto_generated.eq[224]
eq[225] <= decode_8bf:auto_generated.eq[225]
eq[226] <= decode_8bf:auto_generated.eq[226]
eq[227] <= decode_8bf:auto_generated.eq[227]
eq[228] <= decode_8bf:auto_generated.eq[228]
eq[229] <= decode_8bf:auto_generated.eq[229]
eq[230] <= decode_8bf:auto_generated.eq[230]
eq[231] <= decode_8bf:auto_generated.eq[231]
eq[232] <= decode_8bf:auto_generated.eq[232]
eq[233] <= decode_8bf:auto_generated.eq[233]
eq[234] <= decode_8bf:auto_generated.eq[234]
eq[235] <= decode_8bf:auto_generated.eq[235]
eq[236] <= decode_8bf:auto_generated.eq[236]
eq[237] <= decode_8bf:auto_generated.eq[237]
eq[238] <= decode_8bf:auto_generated.eq[238]
eq[239] <= decode_8bf:auto_generated.eq[239]
eq[240] <= decode_8bf:auto_generated.eq[240]
eq[241] <= decode_8bf:auto_generated.eq[241]
eq[242] <= decode_8bf:auto_generated.eq[242]
eq[243] <= decode_8bf:auto_generated.eq[243]
eq[244] <= decode_8bf:auto_generated.eq[244]
eq[245] <= decode_8bf:auto_generated.eq[245]
eq[246] <= decode_8bf:auto_generated.eq[246]
eq[247] <= decode_8bf:auto_generated.eq[247]
eq[248] <= decode_8bf:auto_generated.eq[248]
eq[249] <= decode_8bf:auto_generated.eq[249]
eq[250] <= decode_8bf:auto_generated.eq[250]
eq[251] <= decode_8bf:auto_generated.eq[251]
eq[252] <= decode_8bf:auto_generated.eq[252]
eq[253] <= decode_8bf:auto_generated.eq[253]
eq[254] <= decode_8bf:auto_generated.eq[254]
eq[255] <= decode_8bf:auto_generated.eq[255]


|microcomputer|DMA:inst10|lpm_decode6:inst10|lpm_decode:lpm_decode_component|decode_8bf:auto_generated
data[0] => w_anode1563w[1].IN0
data[0] => w_anode1580w[1].IN1
data[0] => w_anode1590w[1].IN0
data[0] => w_anode1600w[1].IN1
data[0] => w_anode1610w[1].IN0
data[0] => w_anode1620w[1].IN1
data[0] => w_anode1630w[1].IN0
data[0] => w_anode1640w[1].IN1
data[0] => w_anode1663w[1].IN0
data[0] => w_anode1674w[1].IN1
data[0] => w_anode1684w[1].IN0
data[0] => w_anode1694w[1].IN1
data[0] => w_anode1704w[1].IN0
data[0] => w_anode1714w[1].IN1
data[0] => w_anode1724w[1].IN0
data[0] => w_anode1734w[1].IN1
data[0] => w_anode1756w[1].IN0
data[0] => w_anode1767w[1].IN1
data[0] => w_anode1777w[1].IN0
data[0] => w_anode1787w[1].IN1
data[0] => w_anode1797w[1].IN0
data[0] => w_anode1807w[1].IN1
data[0] => w_anode1817w[1].IN0
data[0] => w_anode1827w[1].IN1
data[0] => w_anode1849w[1].IN0
data[0] => w_anode1860w[1].IN1
data[0] => w_anode1870w[1].IN0
data[0] => w_anode1880w[1].IN1
data[0] => w_anode1890w[1].IN0
data[0] => w_anode1900w[1].IN1
data[0] => w_anode1910w[1].IN0
data[0] => w_anode1920w[1].IN1
data[0] => w_anode1942w[1].IN0
data[0] => w_anode1953w[1].IN1
data[0] => w_anode1963w[1].IN0
data[0] => w_anode1973w[1].IN1
data[0] => w_anode1983w[1].IN0
data[0] => w_anode1993w[1].IN1
data[0] => w_anode2003w[1].IN0
data[0] => w_anode2013w[1].IN1
data[0] => w_anode2035w[1].IN0
data[0] => w_anode2046w[1].IN1
data[0] => w_anode2056w[1].IN0
data[0] => w_anode2066w[1].IN1
data[0] => w_anode2076w[1].IN0
data[0] => w_anode2086w[1].IN1
data[0] => w_anode2096w[1].IN0
data[0] => w_anode2106w[1].IN1
data[0] => w_anode2128w[1].IN0
data[0] => w_anode2139w[1].IN1
data[0] => w_anode2149w[1].IN0
data[0] => w_anode2159w[1].IN1
data[0] => w_anode2169w[1].IN0
data[0] => w_anode2179w[1].IN1
data[0] => w_anode2189w[1].IN0
data[0] => w_anode2199w[1].IN1
data[0] => w_anode2221w[1].IN0
data[0] => w_anode2232w[1].IN1
data[0] => w_anode2242w[1].IN0
data[0] => w_anode2252w[1].IN1
data[0] => w_anode2262w[1].IN0
data[0] => w_anode2272w[1].IN1
data[0] => w_anode2282w[1].IN0
data[0] => w_anode2292w[1].IN1
data[0] => w_anode103w[1].IN0
data[0] => w_anode113w[1].IN1
data[0] => w_anode136w[1].IN0
data[0] => w_anode147w[1].IN1
data[0] => w_anode157w[1].IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1].IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode197w[1].IN0
data[0] => w_anode207w[1].IN1
data[0] => w_anode229w[1].IN0
data[0] => w_anode240w[1].IN1
data[0] => w_anode250w[1].IN0
data[0] => w_anode260w[1].IN1
data[0] => w_anode270w[1].IN0
data[0] => w_anode280w[1].IN1
data[0] => w_anode290w[1].IN0
data[0] => w_anode300w[1].IN1
data[0] => w_anode322w[1].IN0
data[0] => w_anode333w[1].IN1
data[0] => w_anode343w[1].IN0
data[0] => w_anode353w[1].IN1
data[0] => w_anode363w[1].IN0
data[0] => w_anode36w[1].IN0
data[0] => w_anode373w[1].IN1
data[0] => w_anode383w[1].IN0
data[0] => w_anode393w[1].IN1
data[0] => w_anode415w[1].IN0
data[0] => w_anode426w[1].IN1
data[0] => w_anode436w[1].IN0
data[0] => w_anode446w[1].IN1
data[0] => w_anode456w[1].IN0
data[0] => w_anode466w[1].IN1
data[0] => w_anode476w[1].IN0
data[0] => w_anode486w[1].IN1
data[0] => w_anode508w[1].IN0
data[0] => w_anode519w[1].IN1
data[0] => w_anode529w[1].IN0
data[0] => w_anode539w[1].IN1
data[0] => w_anode53w[1].IN1
data[0] => w_anode549w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode569w[1].IN0
data[0] => w_anode579w[1].IN1
data[0] => w_anode601w[1].IN0
data[0] => w_anode612w[1].IN1
data[0] => w_anode622w[1].IN0
data[0] => w_anode632w[1].IN1
data[0] => w_anode63w[1].IN0
data[0] => w_anode642w[1].IN0
data[0] => w_anode652w[1].IN1
data[0] => w_anode662w[1].IN0
data[0] => w_anode672w[1].IN1
data[0] => w_anode694w[1].IN0
data[0] => w_anode705w[1].IN1
data[0] => w_anode715w[1].IN0
data[0] => w_anode725w[1].IN1
data[0] => w_anode735w[1].IN0
data[0] => w_anode73w[1].IN1
data[0] => w_anode745w[1].IN1
data[0] => w_anode755w[1].IN0
data[0] => w_anode765w[1].IN1
data[0] => w_anode83w[1].IN0
data[0] => w_anode93w[1].IN1
data[0] => w_anode2326w[1].IN0
data[0] => w_anode2343w[1].IN1
data[0] => w_anode2353w[1].IN0
data[0] => w_anode2363w[1].IN1
data[0] => w_anode2373w[1].IN0
data[0] => w_anode2383w[1].IN1
data[0] => w_anode2393w[1].IN0
data[0] => w_anode2403w[1].IN1
data[0] => w_anode2426w[1].IN0
data[0] => w_anode2437w[1].IN1
data[0] => w_anode2447w[1].IN0
data[0] => w_anode2457w[1].IN1
data[0] => w_anode2467w[1].IN0
data[0] => w_anode2477w[1].IN1
data[0] => w_anode2487w[1].IN0
data[0] => w_anode2497w[1].IN1
data[0] => w_anode2519w[1].IN0
data[0] => w_anode2530w[1].IN1
data[0] => w_anode2540w[1].IN0
data[0] => w_anode2550w[1].IN1
data[0] => w_anode2560w[1].IN0
data[0] => w_anode2570w[1].IN1
data[0] => w_anode2580w[1].IN0
data[0] => w_anode2590w[1].IN1
data[0] => w_anode2612w[1].IN0
data[0] => w_anode2623w[1].IN1
data[0] => w_anode2633w[1].IN0
data[0] => w_anode2643w[1].IN1
data[0] => w_anode2653w[1].IN0
data[0] => w_anode2663w[1].IN1
data[0] => w_anode2673w[1].IN0
data[0] => w_anode2683w[1].IN1
data[0] => w_anode2705w[1].IN0
data[0] => w_anode2716w[1].IN1
data[0] => w_anode2726w[1].IN0
data[0] => w_anode2736w[1].IN1
data[0] => w_anode2746w[1].IN0
data[0] => w_anode2756w[1].IN1
data[0] => w_anode2766w[1].IN0
data[0] => w_anode2776w[1].IN1
data[0] => w_anode2798w[1].IN0
data[0] => w_anode2809w[1].IN1
data[0] => w_anode2819w[1].IN0
data[0] => w_anode2829w[1].IN1
data[0] => w_anode2839w[1].IN0
data[0] => w_anode2849w[1].IN1
data[0] => w_anode2859w[1].IN0
data[0] => w_anode2869w[1].IN1
data[0] => w_anode2891w[1].IN0
data[0] => w_anode2902w[1].IN1
data[0] => w_anode2912w[1].IN0
data[0] => w_anode2922w[1].IN1
data[0] => w_anode2932w[1].IN0
data[0] => w_anode2942w[1].IN1
data[0] => w_anode2952w[1].IN0
data[0] => w_anode2962w[1].IN1
data[0] => w_anode2984w[1].IN0
data[0] => w_anode2995w[1].IN1
data[0] => w_anode3005w[1].IN0
data[0] => w_anode3015w[1].IN1
data[0] => w_anode3025w[1].IN0
data[0] => w_anode3035w[1].IN1
data[0] => w_anode3045w[1].IN0
data[0] => w_anode3055w[1].IN1
data[0] => w_anode1004w[1].IN1
data[0] => w_anode1014w[1].IN0
data[0] => w_anode1024w[1].IN1
data[0] => w_anode1034w[1].IN0
data[0] => w_anode1044w[1].IN1
data[0] => w_anode1054w[1].IN0
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1086w[1].IN0
data[0] => w_anode1097w[1].IN1
data[0] => w_anode1107w[1].IN0
data[0] => w_anode1117w[1].IN1
data[0] => w_anode1127w[1].IN0
data[0] => w_anode1137w[1].IN1
data[0] => w_anode1147w[1].IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1179w[1].IN0
data[0] => w_anode1190w[1].IN1
data[0] => w_anode1200w[1].IN0
data[0] => w_anode1210w[1].IN1
data[0] => w_anode1220w[1].IN0
data[0] => w_anode1230w[1].IN1
data[0] => w_anode1240w[1].IN0
data[0] => w_anode1250w[1].IN1
data[0] => w_anode1272w[1].IN0
data[0] => w_anode1283w[1].IN1
data[0] => w_anode1293w[1].IN0
data[0] => w_anode1303w[1].IN1
data[0] => w_anode1313w[1].IN0
data[0] => w_anode1323w[1].IN1
data[0] => w_anode1333w[1].IN0
data[0] => w_anode1343w[1].IN1
data[0] => w_anode1365w[1].IN0
data[0] => w_anode1376w[1].IN1
data[0] => w_anode1386w[1].IN0
data[0] => w_anode1396w[1].IN1
data[0] => w_anode1406w[1].IN0
data[0] => w_anode1416w[1].IN1
data[0] => w_anode1426w[1].IN0
data[0] => w_anode1436w[1].IN1
data[0] => w_anode1458w[1].IN0
data[0] => w_anode1469w[1].IN1
data[0] => w_anode1479w[1].IN0
data[0] => w_anode1489w[1].IN1
data[0] => w_anode1499w[1].IN0
data[0] => w_anode1509w[1].IN1
data[0] => w_anode1519w[1].IN0
data[0] => w_anode1529w[1].IN1
data[0] => w_anode800w[1].IN0
data[0] => w_anode817w[1].IN1
data[0] => w_anode827w[1].IN0
data[0] => w_anode837w[1].IN1
data[0] => w_anode847w[1].IN0
data[0] => w_anode857w[1].IN1
data[0] => w_anode867w[1].IN0
data[0] => w_anode877w[1].IN1
data[0] => w_anode900w[1].IN0
data[0] => w_anode911w[1].IN1
data[0] => w_anode921w[1].IN0
data[0] => w_anode931w[1].IN1
data[0] => w_anode941w[1].IN0
data[0] => w_anode951w[1].IN1
data[0] => w_anode961w[1].IN0
data[0] => w_anode971w[1].IN1
data[0] => w_anode993w[1].IN0
data[1] => w_anode1563w[2].IN0
data[1] => w_anode1580w[2].IN0
data[1] => w_anode1590w[2].IN1
data[1] => w_anode1600w[2].IN1
data[1] => w_anode1610w[2].IN0
data[1] => w_anode1620w[2].IN0
data[1] => w_anode1630w[2].IN1
data[1] => w_anode1640w[2].IN1
data[1] => w_anode1663w[2].IN0
data[1] => w_anode1674w[2].IN0
data[1] => w_anode1684w[2].IN1
data[1] => w_anode1694w[2].IN1
data[1] => w_anode1704w[2].IN0
data[1] => w_anode1714w[2].IN0
data[1] => w_anode1724w[2].IN1
data[1] => w_anode1734w[2].IN1
data[1] => w_anode1756w[2].IN0
data[1] => w_anode1767w[2].IN0
data[1] => w_anode1777w[2].IN1
data[1] => w_anode1787w[2].IN1
data[1] => w_anode1797w[2].IN0
data[1] => w_anode1807w[2].IN0
data[1] => w_anode1817w[2].IN1
data[1] => w_anode1827w[2].IN1
data[1] => w_anode1849w[2].IN0
data[1] => w_anode1860w[2].IN0
data[1] => w_anode1870w[2].IN1
data[1] => w_anode1880w[2].IN1
data[1] => w_anode1890w[2].IN0
data[1] => w_anode1900w[2].IN0
data[1] => w_anode1910w[2].IN1
data[1] => w_anode1920w[2].IN1
data[1] => w_anode1942w[2].IN0
data[1] => w_anode1953w[2].IN0
data[1] => w_anode1963w[2].IN1
data[1] => w_anode1973w[2].IN1
data[1] => w_anode1983w[2].IN0
data[1] => w_anode1993w[2].IN0
data[1] => w_anode2003w[2].IN1
data[1] => w_anode2013w[2].IN1
data[1] => w_anode2035w[2].IN0
data[1] => w_anode2046w[2].IN0
data[1] => w_anode2056w[2].IN1
data[1] => w_anode2066w[2].IN1
data[1] => w_anode2076w[2].IN0
data[1] => w_anode2086w[2].IN0
data[1] => w_anode2096w[2].IN1
data[1] => w_anode2106w[2].IN1
data[1] => w_anode2128w[2].IN0
data[1] => w_anode2139w[2].IN0
data[1] => w_anode2149w[2].IN1
data[1] => w_anode2159w[2].IN1
data[1] => w_anode2169w[2].IN0
data[1] => w_anode2179w[2].IN0
data[1] => w_anode2189w[2].IN1
data[1] => w_anode2199w[2].IN1
data[1] => w_anode2221w[2].IN0
data[1] => w_anode2232w[2].IN0
data[1] => w_anode2242w[2].IN1
data[1] => w_anode2252w[2].IN1
data[1] => w_anode2262w[2].IN0
data[1] => w_anode2272w[2].IN0
data[1] => w_anode2282w[2].IN1
data[1] => w_anode2292w[2].IN1
data[1] => w_anode103w[2].IN1
data[1] => w_anode113w[2].IN1
data[1] => w_anode136w[2].IN0
data[1] => w_anode147w[2].IN0
data[1] => w_anode157w[2].IN1
data[1] => w_anode167w[2].IN1
data[1] => w_anode177w[2].IN0
data[1] => w_anode187w[2].IN0
data[1] => w_anode197w[2].IN1
data[1] => w_anode207w[2].IN1
data[1] => w_anode229w[2].IN0
data[1] => w_anode240w[2].IN0
data[1] => w_anode250w[2].IN1
data[1] => w_anode260w[2].IN1
data[1] => w_anode270w[2].IN0
data[1] => w_anode280w[2].IN0
data[1] => w_anode290w[2].IN1
data[1] => w_anode300w[2].IN1
data[1] => w_anode322w[2].IN0
data[1] => w_anode333w[2].IN0
data[1] => w_anode343w[2].IN1
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN0
data[1] => w_anode36w[2].IN0
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN1
data[1] => w_anode393w[2].IN1
data[1] => w_anode415w[2].IN0
data[1] => w_anode426w[2].IN0
data[1] => w_anode436w[2].IN1
data[1] => w_anode446w[2].IN1
data[1] => w_anode456w[2].IN0
data[1] => w_anode466w[2].IN0
data[1] => w_anode476w[2].IN1
data[1] => w_anode486w[2].IN1
data[1] => w_anode508w[2].IN0
data[1] => w_anode519w[2].IN0
data[1] => w_anode529w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode53w[2].IN0
data[1] => w_anode549w[2].IN0
data[1] => w_anode559w[2].IN0
data[1] => w_anode569w[2].IN1
data[1] => w_anode579w[2].IN1
data[1] => w_anode601w[2].IN0
data[1] => w_anode612w[2].IN0
data[1] => w_anode622w[2].IN1
data[1] => w_anode632w[2].IN1
data[1] => w_anode63w[2].IN1
data[1] => w_anode642w[2].IN0
data[1] => w_anode652w[2].IN0
data[1] => w_anode662w[2].IN1
data[1] => w_anode672w[2].IN1
data[1] => w_anode694w[2].IN0
data[1] => w_anode705w[2].IN0
data[1] => w_anode715w[2].IN1
data[1] => w_anode725w[2].IN1
data[1] => w_anode735w[2].IN0
data[1] => w_anode73w[2].IN1
data[1] => w_anode745w[2].IN0
data[1] => w_anode755w[2].IN1
data[1] => w_anode765w[2].IN1
data[1] => w_anode83w[2].IN0
data[1] => w_anode93w[2].IN0
data[1] => w_anode2326w[2].IN0
data[1] => w_anode2343w[2].IN0
data[1] => w_anode2353w[2].IN1
data[1] => w_anode2363w[2].IN1
data[1] => w_anode2373w[2].IN0
data[1] => w_anode2383w[2].IN0
data[1] => w_anode2393w[2].IN1
data[1] => w_anode2403w[2].IN1
data[1] => w_anode2426w[2].IN0
data[1] => w_anode2437w[2].IN0
data[1] => w_anode2447w[2].IN1
data[1] => w_anode2457w[2].IN1
data[1] => w_anode2467w[2].IN0
data[1] => w_anode2477w[2].IN0
data[1] => w_anode2487w[2].IN1
data[1] => w_anode2497w[2].IN1
data[1] => w_anode2519w[2].IN0
data[1] => w_anode2530w[2].IN0
data[1] => w_anode2540w[2].IN1
data[1] => w_anode2550w[2].IN1
data[1] => w_anode2560w[2].IN0
data[1] => w_anode2570w[2].IN0
data[1] => w_anode2580w[2].IN1
data[1] => w_anode2590w[2].IN1
data[1] => w_anode2612w[2].IN0
data[1] => w_anode2623w[2].IN0
data[1] => w_anode2633w[2].IN1
data[1] => w_anode2643w[2].IN1
data[1] => w_anode2653w[2].IN0
data[1] => w_anode2663w[2].IN0
data[1] => w_anode2673w[2].IN1
data[1] => w_anode2683w[2].IN1
data[1] => w_anode2705w[2].IN0
data[1] => w_anode2716w[2].IN0
data[1] => w_anode2726w[2].IN1
data[1] => w_anode2736w[2].IN1
data[1] => w_anode2746w[2].IN0
data[1] => w_anode2756w[2].IN0
data[1] => w_anode2766w[2].IN1
data[1] => w_anode2776w[2].IN1
data[1] => w_anode2798w[2].IN0
data[1] => w_anode2809w[2].IN0
data[1] => w_anode2819w[2].IN1
data[1] => w_anode2829w[2].IN1
data[1] => w_anode2839w[2].IN0
data[1] => w_anode2849w[2].IN0
data[1] => w_anode2859w[2].IN1
data[1] => w_anode2869w[2].IN1
data[1] => w_anode2891w[2].IN0
data[1] => w_anode2902w[2].IN0
data[1] => w_anode2912w[2].IN1
data[1] => w_anode2922w[2].IN1
data[1] => w_anode2932w[2].IN0
data[1] => w_anode2942w[2].IN0
data[1] => w_anode2952w[2].IN1
data[1] => w_anode2962w[2].IN1
data[1] => w_anode2984w[2].IN0
data[1] => w_anode2995w[2].IN0
data[1] => w_anode3005w[2].IN1
data[1] => w_anode3015w[2].IN1
data[1] => w_anode3025w[2].IN0
data[1] => w_anode3035w[2].IN0
data[1] => w_anode3045w[2].IN1
data[1] => w_anode3055w[2].IN1
data[1] => w_anode1004w[2].IN0
data[1] => w_anode1014w[2].IN1
data[1] => w_anode1024w[2].IN1
data[1] => w_anode1034w[2].IN0
data[1] => w_anode1044w[2].IN0
data[1] => w_anode1054w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1086w[2].IN0
data[1] => w_anode1097w[2].IN0
data[1] => w_anode1107w[2].IN1
data[1] => w_anode1117w[2].IN1
data[1] => w_anode1127w[2].IN0
data[1] => w_anode1137w[2].IN0
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1157w[2].IN1
data[1] => w_anode1179w[2].IN0
data[1] => w_anode1190w[2].IN0
data[1] => w_anode1200w[2].IN1
data[1] => w_anode1210w[2].IN1
data[1] => w_anode1220w[2].IN0
data[1] => w_anode1230w[2].IN0
data[1] => w_anode1240w[2].IN1
data[1] => w_anode1250w[2].IN1
data[1] => w_anode1272w[2].IN0
data[1] => w_anode1283w[2].IN0
data[1] => w_anode1293w[2].IN1
data[1] => w_anode1303w[2].IN1
data[1] => w_anode1313w[2].IN0
data[1] => w_anode1323w[2].IN0
data[1] => w_anode1333w[2].IN1
data[1] => w_anode1343w[2].IN1
data[1] => w_anode1365w[2].IN0
data[1] => w_anode1376w[2].IN0
data[1] => w_anode1386w[2].IN1
data[1] => w_anode1396w[2].IN1
data[1] => w_anode1406w[2].IN0
data[1] => w_anode1416w[2].IN0
data[1] => w_anode1426w[2].IN1
data[1] => w_anode1436w[2].IN1
data[1] => w_anode1458w[2].IN0
data[1] => w_anode1469w[2].IN0
data[1] => w_anode1479w[2].IN1
data[1] => w_anode1489w[2].IN1
data[1] => w_anode1499w[2].IN0
data[1] => w_anode1509w[2].IN0
data[1] => w_anode1519w[2].IN1
data[1] => w_anode1529w[2].IN1
data[1] => w_anode800w[2].IN0
data[1] => w_anode817w[2].IN0
data[1] => w_anode827w[2].IN1
data[1] => w_anode837w[2].IN1
data[1] => w_anode847w[2].IN0
data[1] => w_anode857w[2].IN0
data[1] => w_anode867w[2].IN1
data[1] => w_anode877w[2].IN1
data[1] => w_anode900w[2].IN0
data[1] => w_anode911w[2].IN0
data[1] => w_anode921w[2].IN1
data[1] => w_anode931w[2].IN1
data[1] => w_anode941w[2].IN0
data[1] => w_anode951w[2].IN0
data[1] => w_anode961w[2].IN1
data[1] => w_anode971w[2].IN1
data[1] => w_anode993w[2].IN0
data[2] => w_anode1563w[3].IN0
data[2] => w_anode1580w[3].IN0
data[2] => w_anode1590w[3].IN0
data[2] => w_anode1600w[3].IN0
data[2] => w_anode1610w[3].IN1
data[2] => w_anode1620w[3].IN1
data[2] => w_anode1630w[3].IN1
data[2] => w_anode1640w[3].IN1
data[2] => w_anode1663w[3].IN0
data[2] => w_anode1674w[3].IN0
data[2] => w_anode1684w[3].IN0
data[2] => w_anode1694w[3].IN0
data[2] => w_anode1704w[3].IN1
data[2] => w_anode1714w[3].IN1
data[2] => w_anode1724w[3].IN1
data[2] => w_anode1734w[3].IN1
data[2] => w_anode1756w[3].IN0
data[2] => w_anode1767w[3].IN0
data[2] => w_anode1777w[3].IN0
data[2] => w_anode1787w[3].IN0
data[2] => w_anode1797w[3].IN1
data[2] => w_anode1807w[3].IN1
data[2] => w_anode1817w[3].IN1
data[2] => w_anode1827w[3].IN1
data[2] => w_anode1849w[3].IN0
data[2] => w_anode1860w[3].IN0
data[2] => w_anode1870w[3].IN0
data[2] => w_anode1880w[3].IN0
data[2] => w_anode1890w[3].IN1
data[2] => w_anode1900w[3].IN1
data[2] => w_anode1910w[3].IN1
data[2] => w_anode1920w[3].IN1
data[2] => w_anode1942w[3].IN0
data[2] => w_anode1953w[3].IN0
data[2] => w_anode1963w[3].IN0
data[2] => w_anode1973w[3].IN0
data[2] => w_anode1983w[3].IN1
data[2] => w_anode1993w[3].IN1
data[2] => w_anode2003w[3].IN1
data[2] => w_anode2013w[3].IN1
data[2] => w_anode2035w[3].IN0
data[2] => w_anode2046w[3].IN0
data[2] => w_anode2056w[3].IN0
data[2] => w_anode2066w[3].IN0
data[2] => w_anode2076w[3].IN1
data[2] => w_anode2086w[3].IN1
data[2] => w_anode2096w[3].IN1
data[2] => w_anode2106w[3].IN1
data[2] => w_anode2128w[3].IN0
data[2] => w_anode2139w[3].IN0
data[2] => w_anode2149w[3].IN0
data[2] => w_anode2159w[3].IN0
data[2] => w_anode2169w[3].IN1
data[2] => w_anode2179w[3].IN1
data[2] => w_anode2189w[3].IN1
data[2] => w_anode2199w[3].IN1
data[2] => w_anode2221w[3].IN0
data[2] => w_anode2232w[3].IN0
data[2] => w_anode2242w[3].IN0
data[2] => w_anode2252w[3].IN0
data[2] => w_anode2262w[3].IN1
data[2] => w_anode2272w[3].IN1
data[2] => w_anode2282w[3].IN1
data[2] => w_anode2292w[3].IN1
data[2] => w_anode103w[3].IN1
data[2] => w_anode113w[3].IN1
data[2] => w_anode136w[3].IN0
data[2] => w_anode147w[3].IN0
data[2] => w_anode157w[3].IN0
data[2] => w_anode167w[3].IN0
data[2] => w_anode177w[3].IN1
data[2] => w_anode187w[3].IN1
data[2] => w_anode197w[3].IN1
data[2] => w_anode207w[3].IN1
data[2] => w_anode229w[3].IN0
data[2] => w_anode240w[3].IN0
data[2] => w_anode250w[3].IN0
data[2] => w_anode260w[3].IN0
data[2] => w_anode270w[3].IN1
data[2] => w_anode280w[3].IN1
data[2] => w_anode290w[3].IN1
data[2] => w_anode300w[3].IN1
data[2] => w_anode322w[3].IN0
data[2] => w_anode333w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN1
data[2] => w_anode36w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode415w[3].IN0
data[2] => w_anode426w[3].IN0
data[2] => w_anode436w[3].IN0
data[2] => w_anode446w[3].IN0
data[2] => w_anode456w[3].IN1
data[2] => w_anode466w[3].IN1
data[2] => w_anode476w[3].IN1
data[2] => w_anode486w[3].IN1
data[2] => w_anode508w[3].IN0
data[2] => w_anode519w[3].IN0
data[2] => w_anode529w[3].IN0
data[2] => w_anode539w[3].IN0
data[2] => w_anode53w[3].IN0
data[2] => w_anode549w[3].IN1
data[2] => w_anode559w[3].IN1
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode601w[3].IN0
data[2] => w_anode612w[3].IN0
data[2] => w_anode622w[3].IN0
data[2] => w_anode632w[3].IN0
data[2] => w_anode63w[3].IN0
data[2] => w_anode642w[3].IN1
data[2] => w_anode652w[3].IN1
data[2] => w_anode662w[3].IN1
data[2] => w_anode672w[3].IN1
data[2] => w_anode694w[3].IN0
data[2] => w_anode705w[3].IN0
data[2] => w_anode715w[3].IN0
data[2] => w_anode725w[3].IN0
data[2] => w_anode735w[3].IN1
data[2] => w_anode73w[3].IN0
data[2] => w_anode745w[3].IN1
data[2] => w_anode755w[3].IN1
data[2] => w_anode765w[3].IN1
data[2] => w_anode83w[3].IN1
data[2] => w_anode93w[3].IN1
data[2] => w_anode2326w[3].IN0
data[2] => w_anode2343w[3].IN0
data[2] => w_anode2353w[3].IN0
data[2] => w_anode2363w[3].IN0
data[2] => w_anode2373w[3].IN1
data[2] => w_anode2383w[3].IN1
data[2] => w_anode2393w[3].IN1
data[2] => w_anode2403w[3].IN1
data[2] => w_anode2426w[3].IN0
data[2] => w_anode2437w[3].IN0
data[2] => w_anode2447w[3].IN0
data[2] => w_anode2457w[3].IN0
data[2] => w_anode2467w[3].IN1
data[2] => w_anode2477w[3].IN1
data[2] => w_anode2487w[3].IN1
data[2] => w_anode2497w[3].IN1
data[2] => w_anode2519w[3].IN0
data[2] => w_anode2530w[3].IN0
data[2] => w_anode2540w[3].IN0
data[2] => w_anode2550w[3].IN0
data[2] => w_anode2560w[3].IN1
data[2] => w_anode2570w[3].IN1
data[2] => w_anode2580w[3].IN1
data[2] => w_anode2590w[3].IN1
data[2] => w_anode2612w[3].IN0
data[2] => w_anode2623w[3].IN0
data[2] => w_anode2633w[3].IN0
data[2] => w_anode2643w[3].IN0
data[2] => w_anode2653w[3].IN1
data[2] => w_anode2663w[3].IN1
data[2] => w_anode2673w[3].IN1
data[2] => w_anode2683w[3].IN1
data[2] => w_anode2705w[3].IN0
data[2] => w_anode2716w[3].IN0
data[2] => w_anode2726w[3].IN0
data[2] => w_anode2736w[3].IN0
data[2] => w_anode2746w[3].IN1
data[2] => w_anode2756w[3].IN1
data[2] => w_anode2766w[3].IN1
data[2] => w_anode2776w[3].IN1
data[2] => w_anode2798w[3].IN0
data[2] => w_anode2809w[3].IN0
data[2] => w_anode2819w[3].IN0
data[2] => w_anode2829w[3].IN0
data[2] => w_anode2839w[3].IN1
data[2] => w_anode2849w[3].IN1
data[2] => w_anode2859w[3].IN1
data[2] => w_anode2869w[3].IN1
data[2] => w_anode2891w[3].IN0
data[2] => w_anode2902w[3].IN0
data[2] => w_anode2912w[3].IN0
data[2] => w_anode2922w[3].IN0
data[2] => w_anode2932w[3].IN1
data[2] => w_anode2942w[3].IN1
data[2] => w_anode2952w[3].IN1
data[2] => w_anode2962w[3].IN1
data[2] => w_anode2984w[3].IN0
data[2] => w_anode2995w[3].IN0
data[2] => w_anode3005w[3].IN0
data[2] => w_anode3015w[3].IN0
data[2] => w_anode3025w[3].IN1
data[2] => w_anode3035w[3].IN1
data[2] => w_anode3045w[3].IN1
data[2] => w_anode3055w[3].IN1
data[2] => w_anode1004w[3].IN0
data[2] => w_anode1014w[3].IN0
data[2] => w_anode1024w[3].IN0
data[2] => w_anode1034w[3].IN1
data[2] => w_anode1044w[3].IN1
data[2] => w_anode1054w[3].IN1
data[2] => w_anode1064w[3].IN1
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1097w[3].IN0
data[2] => w_anode1107w[3].IN0
data[2] => w_anode1117w[3].IN0
data[2] => w_anode1127w[3].IN1
data[2] => w_anode1137w[3].IN1
data[2] => w_anode1147w[3].IN1
data[2] => w_anode1157w[3].IN1
data[2] => w_anode1179w[3].IN0
data[2] => w_anode1190w[3].IN0
data[2] => w_anode1200w[3].IN0
data[2] => w_anode1210w[3].IN0
data[2] => w_anode1220w[3].IN1
data[2] => w_anode1230w[3].IN1
data[2] => w_anode1240w[3].IN1
data[2] => w_anode1250w[3].IN1
data[2] => w_anode1272w[3].IN0
data[2] => w_anode1283w[3].IN0
data[2] => w_anode1293w[3].IN0
data[2] => w_anode1303w[3].IN0
data[2] => w_anode1313w[3].IN1
data[2] => w_anode1323w[3].IN1
data[2] => w_anode1333w[3].IN1
data[2] => w_anode1343w[3].IN1
data[2] => w_anode1365w[3].IN0
data[2] => w_anode1376w[3].IN0
data[2] => w_anode1386w[3].IN0
data[2] => w_anode1396w[3].IN0
data[2] => w_anode1406w[3].IN1
data[2] => w_anode1416w[3].IN1
data[2] => w_anode1426w[3].IN1
data[2] => w_anode1436w[3].IN1
data[2] => w_anode1458w[3].IN0
data[2] => w_anode1469w[3].IN0
data[2] => w_anode1479w[3].IN0
data[2] => w_anode1489w[3].IN0
data[2] => w_anode1499w[3].IN1
data[2] => w_anode1509w[3].IN1
data[2] => w_anode1519w[3].IN1
data[2] => w_anode1529w[3].IN1
data[2] => w_anode800w[3].IN0
data[2] => w_anode817w[3].IN0
data[2] => w_anode827w[3].IN0
data[2] => w_anode837w[3].IN0
data[2] => w_anode847w[3].IN1
data[2] => w_anode857w[3].IN1
data[2] => w_anode867w[3].IN1
data[2] => w_anode877w[3].IN1
data[2] => w_anode900w[3].IN0
data[2] => w_anode911w[3].IN0
data[2] => w_anode921w[3].IN0
data[2] => w_anode931w[3].IN0
data[2] => w_anode941w[3].IN1
data[2] => w_anode951w[3].IN1
data[2] => w_anode961w[3].IN1
data[2] => w_anode971w[3].IN1
data[2] => w_anode993w[3].IN0
data[3] => w_anode1075w[1].IN1
data[3] => w_anode1168w[1].IN0
data[3] => w_anode125w[1].IN1
data[3] => w_anode1261w[1].IN1
data[3] => w_anode1354w[1].IN0
data[3] => w_anode1447w[1].IN1
data[3] => w_anode1552w[1].IN0
data[3] => w_anode1652w[1].IN1
data[3] => w_anode1745w[1].IN0
data[3] => w_anode1838w[1].IN1
data[3] => w_anode1931w[1].IN0
data[3] => w_anode19w[1].IN0
data[3] => w_anode2024w[1].IN1
data[3] => w_anode2117w[1].IN0
data[3] => w_anode218w[1].IN0
data[3] => w_anode2210w[1].IN1
data[3] => w_anode2315w[1].IN0
data[3] => w_anode2415w[1].IN1
data[3] => w_anode2508w[1].IN0
data[3] => w_anode2601w[1].IN1
data[3] => w_anode2694w[1].IN0
data[3] => w_anode2787w[1].IN1
data[3] => w_anode2880w[1].IN0
data[3] => w_anode2973w[1].IN1
data[3] => w_anode311w[1].IN1
data[3] => w_anode404w[1].IN0
data[3] => w_anode497w[1].IN1
data[3] => w_anode590w[1].IN0
data[3] => w_anode683w[1].IN1
data[3] => w_anode789w[1].IN0
data[3] => w_anode889w[1].IN1
data[3] => w_anode982w[1].IN0
data[4] => w_anode1075w[2].IN1
data[4] => w_anode1168w[2].IN0
data[4] => w_anode125w[2].IN0
data[4] => w_anode1261w[2].IN0
data[4] => w_anode1354w[2].IN1
data[4] => w_anode1447w[2].IN1
data[4] => w_anode1552w[2].IN0
data[4] => w_anode1652w[2].IN0
data[4] => w_anode1745w[2].IN1
data[4] => w_anode1838w[2].IN1
data[4] => w_anode1931w[2].IN0
data[4] => w_anode19w[2].IN0
data[4] => w_anode2024w[2].IN0
data[4] => w_anode2117w[2].IN1
data[4] => w_anode218w[2].IN1
data[4] => w_anode2210w[2].IN1
data[4] => w_anode2315w[2].IN0
data[4] => w_anode2415w[2].IN0
data[4] => w_anode2508w[2].IN1
data[4] => w_anode2601w[2].IN1
data[4] => w_anode2694w[2].IN0
data[4] => w_anode2787w[2].IN0
data[4] => w_anode2880w[2].IN1
data[4] => w_anode2973w[2].IN1
data[4] => w_anode311w[2].IN1
data[4] => w_anode404w[2].IN0
data[4] => w_anode497w[2].IN0
data[4] => w_anode590w[2].IN1
data[4] => w_anode683w[2].IN1
data[4] => w_anode789w[2].IN0
data[4] => w_anode889w[2].IN0
data[4] => w_anode982w[2].IN1
data[5] => w_anode1075w[3].IN0
data[5] => w_anode1168w[3].IN1
data[5] => w_anode125w[3].IN0
data[5] => w_anode1261w[3].IN1
data[5] => w_anode1354w[3].IN1
data[5] => w_anode1447w[3].IN1
data[5] => w_anode1552w[3].IN0
data[5] => w_anode1652w[3].IN0
data[5] => w_anode1745w[3].IN0
data[5] => w_anode1838w[3].IN0
data[5] => w_anode1931w[3].IN1
data[5] => w_anode19w[3].IN0
data[5] => w_anode2024w[3].IN1
data[5] => w_anode2117w[3].IN1
data[5] => w_anode218w[3].IN0
data[5] => w_anode2210w[3].IN1
data[5] => w_anode2315w[3].IN0
data[5] => w_anode2415w[3].IN0
data[5] => w_anode2508w[3].IN0
data[5] => w_anode2601w[3].IN0
data[5] => w_anode2694w[3].IN1
data[5] => w_anode2787w[3].IN1
data[5] => w_anode2880w[3].IN1
data[5] => w_anode2973w[3].IN1
data[5] => w_anode311w[3].IN0
data[5] => w_anode404w[3].IN1
data[5] => w_anode497w[3].IN1
data[5] => w_anode590w[3].IN1
data[5] => w_anode683w[3].IN1
data[5] => w_anode789w[3].IN0
data[5] => w_anode889w[3].IN0
data[5] => w_anode982w[3].IN0
data[6] => w_anode1541w[1].IN0
data[6] => w_anode2304w[1].IN1
data[6] => w_anode3w[1].IN0
data[6] => w_anode778w[1].IN1
data[7] => w_anode1541w[2].IN1
data[7] => w_anode2304w[2].IN1
data[7] => w_anode3w[2].IN0
data[7] => w_anode778w[2].IN0
eq[0] <= w_anode36w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode53w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode73w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode83w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode93w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode103w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode113w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode260w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode270w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode280w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode290w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode322w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode415w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode446w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode456w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode466w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode476w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode486w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode601w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode622w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode632w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode642w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode652w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode662w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode672w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode745w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode755w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode765w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode800w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode837w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode847w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode857w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode867w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode877w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode921w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[75] <= w_anode931w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[76] <= w_anode941w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[77] <= w_anode951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[78] <= w_anode961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[79] <= w_anode971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[80] <= w_anode993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[81] <= w_anode1004w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[82] <= w_anode1014w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[83] <= w_anode1024w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[84] <= w_anode1034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[85] <= w_anode1044w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[86] <= w_anode1054w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[87] <= w_anode1064w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[88] <= w_anode1086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[89] <= w_anode1097w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[90] <= w_anode1107w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[91] <= w_anode1117w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[92] <= w_anode1127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[93] <= w_anode1137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[94] <= w_anode1147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[95] <= w_anode1157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[96] <= w_anode1179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[97] <= w_anode1190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[98] <= w_anode1200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[99] <= w_anode1210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[100] <= w_anode1220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[101] <= w_anode1230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[102] <= w_anode1240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[103] <= w_anode1250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[104] <= w_anode1272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[105] <= w_anode1283w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[106] <= w_anode1293w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[107] <= w_anode1303w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[108] <= w_anode1313w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[109] <= w_anode1323w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[110] <= w_anode1333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[111] <= w_anode1343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[112] <= w_anode1365w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[113] <= w_anode1376w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[114] <= w_anode1386w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[115] <= w_anode1396w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[116] <= w_anode1406w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[117] <= w_anode1416w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[118] <= w_anode1426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[119] <= w_anode1436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[120] <= w_anode1458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[121] <= w_anode1469w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[122] <= w_anode1479w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[123] <= w_anode1489w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[124] <= w_anode1499w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[125] <= w_anode1509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[126] <= w_anode1519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[127] <= w_anode1529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[128] <= w_anode1563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[129] <= w_anode1580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[130] <= w_anode1590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[131] <= w_anode1600w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[132] <= w_anode1610w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[133] <= w_anode1620w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[134] <= w_anode1630w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[135] <= w_anode1640w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[136] <= w_anode1663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[137] <= w_anode1674w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[138] <= w_anode1684w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[139] <= w_anode1694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[140] <= w_anode1704w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[141] <= w_anode1714w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[142] <= w_anode1724w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[143] <= w_anode1734w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[144] <= w_anode1756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[145] <= w_anode1767w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[146] <= w_anode1777w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[147] <= w_anode1787w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[148] <= w_anode1797w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[149] <= w_anode1807w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[150] <= w_anode1817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[151] <= w_anode1827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[152] <= w_anode1849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[153] <= w_anode1860w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[154] <= w_anode1870w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[155] <= w_anode1880w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[156] <= w_anode1890w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[157] <= w_anode1900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[158] <= w_anode1910w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[159] <= w_anode1920w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[160] <= w_anode1942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[161] <= w_anode1953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[162] <= w_anode1963w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[163] <= w_anode1973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[164] <= w_anode1983w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[165] <= w_anode1993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[166] <= w_anode2003w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[167] <= w_anode2013w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[168] <= w_anode2035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[169] <= w_anode2046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[170] <= w_anode2056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[171] <= w_anode2066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[172] <= w_anode2076w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[173] <= w_anode2086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[174] <= w_anode2096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[175] <= w_anode2106w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[176] <= w_anode2128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[177] <= w_anode2139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[178] <= w_anode2149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[179] <= w_anode2159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[180] <= w_anode2169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[181] <= w_anode2179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[182] <= w_anode2189w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[183] <= w_anode2199w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[184] <= w_anode2221w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[185] <= w_anode2232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[186] <= w_anode2242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[187] <= w_anode2252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[188] <= w_anode2262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[189] <= w_anode2272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[190] <= w_anode2282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[191] <= w_anode2292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[192] <= w_anode2326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[193] <= w_anode2343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[194] <= w_anode2353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[195] <= w_anode2363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[196] <= w_anode2373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[197] <= w_anode2383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[198] <= w_anode2393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[199] <= w_anode2403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[200] <= w_anode2426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[201] <= w_anode2437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[202] <= w_anode2447w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[203] <= w_anode2457w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[204] <= w_anode2467w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[205] <= w_anode2477w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[206] <= w_anode2487w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[207] <= w_anode2497w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[208] <= w_anode2519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[209] <= w_anode2530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[210] <= w_anode2540w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[211] <= w_anode2550w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[212] <= w_anode2560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[213] <= w_anode2570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[214] <= w_anode2580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[215] <= w_anode2590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[216] <= w_anode2612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[217] <= w_anode2623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[218] <= w_anode2633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[219] <= w_anode2643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[220] <= w_anode2653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[221] <= w_anode2663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[222] <= w_anode2673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[223] <= w_anode2683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[224] <= w_anode2705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[225] <= w_anode2716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[226] <= w_anode2726w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[227] <= w_anode2736w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[228] <= w_anode2746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[229] <= w_anode2756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[230] <= w_anode2766w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[231] <= w_anode2776w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[232] <= w_anode2798w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[233] <= w_anode2809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[234] <= w_anode2819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[235] <= w_anode2829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[236] <= w_anode2839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[237] <= w_anode2849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[238] <= w_anode2859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[239] <= w_anode2869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[240] <= w_anode2891w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[241] <= w_anode2902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[242] <= w_anode2912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[243] <= w_anode2922w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[244] <= w_anode2932w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[245] <= w_anode2942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[246] <= w_anode2952w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[247] <= w_anode2962w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[248] <= w_anode2984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[249] <= w_anode2995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[250] <= w_anode3005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[251] <= w_anode3015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[252] <= w_anode3025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[253] <= w_anode3035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[254] <= w_anode3045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[255] <= w_anode3055w[3].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|DMA:inst10|lpm_dff0:inst4
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|DMA:inst10|lpm_dff0:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|MEMORY:inst
DATA_BUS[7] <> LPM_BUSTRI:inst3.tridata[0]
DATA_BUS[6] <> LPM_BUSTRI:inst3.tridata[1]
DATA_BUS[5] <> LPM_BUSTRI:inst3.tridata[2]
DATA_BUS[4] <> LPM_BUSTRI:inst3.tridata[3]
DATA_BUS[3] <> LPM_BUSTRI:inst3.tridata[4]
DATA_BUS[2] <> LPM_BUSTRI:inst3.tridata[5]
DATA_BUS[1] <> LPM_BUSTRI:inst3.tridata[6]
DATA_BUS[0] <> LPM_BUSTRI:inst3.tridata[7]
ADDRESS_BUS[7] => ROM_RAM_MAPPER:inst14.INPUT[7]
ADDRESS_BUS[6] => ROM_RAM_MAPPER:inst14.INPUT[6]
ADDRESS_BUS[5] => ROM_RAM_MAPPER:inst14.INPUT[5]
ADDRESS_BUS[4] => ROM_RAM_MAPPER:inst14.INPUT[4]
ADDRESS_BUS[3] => ROM_RAM_MAPPER:inst14.INPUT[3]
ADDRESS_BUS[2] => ROM_RAM_MAPPER:inst14.INPUT[2]
ADDRESS_BUS[1] => ROM_RAM_MAPPER:inst14.INPUT[1]
ADDRESS_BUS[0] => ROM_RAM_MAPPER:inst14.INPUT[0]


|microcomputer|MEMORY:inst|lpm_bustri:inst3
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|MEMORY:inst|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|microcomputer|MEMORY:inst|BUSMUX:inst4|LPM_MUX:$00000
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|microcomputer|MEMORY:inst|BUSMUX:inst4|LPM_MUX:$00000|mux_unc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|microcomputer|MEMORY:inst|ROM_RAM_MAPPER:inst14
ram/rom <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT[7] => OUTPUT[6].DATAIN
INPUT[6] => OUTPUT[5].DATAIN
INPUT[5] => inst7.IN3
INPUT[5] => OUTPUT[4].DATAIN
INPUT[4] => inst7.IN5
INPUT[4] => OUTPUT[3].DATAIN
INPUT[3] => inst7.IN4
INPUT[3] => OUTPUT[2].DATAIN
INPUT[2] => inst7.IN0
INPUT[2] => OUTPUT[1].DATAIN
INPUT[1] => inst7.IN1
INPUT[1] => OUTPUT[0].DATAIN
INPUT[0] => inst.IN0
INPUT[0] => inst7.IN2
enable_memory <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= INPUT[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= INPUT[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= INPUT[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= INPUT[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= INPUT[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= INPUT[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[0] <= INPUT[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|MEMORY:inst|LPM_ROM:inst
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
inclock => altrom:srom.clocki
outclock => ~NO_FANOUT~
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|MEMORY:inst|LPM_ROM:inst|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
clocki => altsyncram:rom_block.clock0
clocko => ~NO_FANOUT~
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]


|microcomputer|MEMORY:inst|LPM_ROM:inst|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_krv:auto_generated.address_a[0]
address_a[1] => altsyncram_krv:auto_generated.address_a[1]
address_a[2] => altsyncram_krv:auto_generated.address_a[2]
address_a[3] => altsyncram_krv:auto_generated.address_a[3]
address_a[4] => altsyncram_krv:auto_generated.address_a[4]
address_a[5] => altsyncram_krv:auto_generated.address_a[5]
address_a[6] => altsyncram_krv:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_krv:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_krv:auto_generated.q_a[0]
q_a[1] <= altsyncram_krv:auto_generated.q_a[1]
q_a[2] <= altsyncram_krv:auto_generated.q_a[2]
q_a[3] <= altsyncram_krv:auto_generated.q_a[3]
q_a[4] <= altsyncram_krv:auto_generated.q_a[4]
q_a[5] <= altsyncram_krv:auto_generated.q_a[5]
q_a[6] <= altsyncram_krv:auto_generated.q_a[6]
q_a[7] <= altsyncram_krv:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|microcomputer|MEMORY:inst|LPM_ROM:inst|altrom:srom|altsyncram:rom_block|altsyncram_krv:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|microcomputer|MEMORY:inst|lpm_bustri:inst2
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|MEMORY:inst|LPM_RAM_IO:inst5
dio[0] <> datatri[0]
dio[1] <> datatri[1]
dio[2] <> datatri[2]
dio[3] <> datatri[3]
dio[4] <> datatri[4]
dio[5] <> datatri[5]
dio[6] <> datatri[6]
dio[7] <> datatri[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
outenab => _.IN0
outenab => datatri[7].IN0
memenab => _.IN1
memenab => datatri[7].IN1
we => _.IN0


|microcomputer|MEMORY:inst|LPM_RAM_IO:inst5|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]


|microcomputer|MEMORY:inst|LPM_RAM_IO:inst5|altram:sram|altsyncram:ram_block
wren_a => altsyncram_ud91:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ud91:auto_generated.data_a[0]
data_a[1] => altsyncram_ud91:auto_generated.data_a[1]
data_a[2] => altsyncram_ud91:auto_generated.data_a[2]
data_a[3] => altsyncram_ud91:auto_generated.data_a[3]
data_a[4] => altsyncram_ud91:auto_generated.data_a[4]
data_a[5] => altsyncram_ud91:auto_generated.data_a[5]
data_a[6] => altsyncram_ud91:auto_generated.data_a[6]
data_a[7] => altsyncram_ud91:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ud91:auto_generated.address_a[0]
address_a[1] => altsyncram_ud91:auto_generated.address_a[1]
address_a[2] => altsyncram_ud91:auto_generated.address_a[2]
address_a[3] => altsyncram_ud91:auto_generated.address_a[3]
address_a[4] => altsyncram_ud91:auto_generated.address_a[4]
address_a[5] => altsyncram_ud91:auto_generated.address_a[5]
address_a[6] => altsyncram_ud91:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ud91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ud91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ud91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ud91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ud91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ud91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ud91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ud91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ud91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|microcomputer|MEMORY:inst|LPM_RAM_IO:inst5|altram:sram|altsyncram:ram_block|altsyncram_ud91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|microcomputer|PU2:inst9
DATA[7] <> LPM_BUSTRI:inst2.tridata[0]
DATA[6] <> LPM_BUSTRI:inst2.tridata[1]
DATA[5] <> LPM_BUSTRI:inst2.tridata[2]
DATA[4] <> LPM_BUSTRI:inst2.tridata[3]
DATA[3] <> LPM_BUSTRI:inst2.tridata[4]
DATA[2] <> LPM_BUSTRI:inst2.tridata[5]
DATA[1] <> LPM_BUSTRI:inst2.tridata[6]
DATA[0] <> LPM_BUSTRI:inst2.tridata[7]


|microcomputer|PU2:inst9|lpm_bustri:inst2
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|PU2:inst9|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|PU2:inst9|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|PU2:inst9|lpm_constant3:inst7
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|microcomputer|PU2:inst9|lpm_constant3:inst7|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|microcomputer|PU2:inst9|lpm_dff0:PU2_REG
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|PU2:inst9|lpm_dff0:PU2_REG|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|PU1:inst8
DATA[7] <> LPM_BUSTRI:inst5.tridata[0]
DATA[6] <> LPM_BUSTRI:inst5.tridata[1]
DATA[5] <> LPM_BUSTRI:inst5.tridata[2]
DATA[4] <> LPM_BUSTRI:inst5.tridata[3]
DATA[3] <> LPM_BUSTRI:inst5.tridata[4]
DATA[2] <> LPM_BUSTRI:inst5.tridata[5]
DATA[1] <> LPM_BUSTRI:inst5.tridata[6]
DATA[0] <> LPM_BUSTRI:inst5.tridata[7]


|microcomputer|PU1:inst8|lpm_bustri:inst5
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|PU1:inst8|lpm_bustri0:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|PU1:inst8|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|PU1:inst8|lpm_counter9:inst9
clock => lpm_counter:lpm_counter_component.clock
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
sload => lpm_counter:lpm_counter_component.sload
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|microcomputer|PU1:inst8|lpm_counter9:inst9|lpm_counter:lpm_counter_component
clock => cntr_bli:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_bli:auto_generated.sload
data[0] => cntr_bli:auto_generated.data[0]
data[1] => cntr_bli:auto_generated.data[1]
data[2] => cntr_bli:auto_generated.data[2]
data[3] => cntr_bli:auto_generated.data[3]
data[4] => cntr_bli:auto_generated.data[4]
data[5] => cntr_bli:auto_generated.data[5]
data[6] => cntr_bli:auto_generated.data[6]
data[7] => cntr_bli:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_bli:auto_generated.q[0]
q[1] <= cntr_bli:auto_generated.q[1]
q[2] <= cntr_bli:auto_generated.q[2]
q[3] <= cntr_bli:auto_generated.q[3]
q[4] <= cntr_bli:auto_generated.q[4]
q[5] <= cntr_bli:auto_generated.q[5]
q[6] <= cntr_bli:auto_generated.q[6]
q[7] <= cntr_bli:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|PU1:inst8|lpm_counter9:inst9|lpm_counter:lpm_counter_component|cntr_bli:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sload => _.IN1
sload => counter_reg_bit1a[7].IN1


|microcomputer|PU1:inst8|lpm_decode3:inst8
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
data[4] => lpm_decode:lpm_decode_component.data[4]
data[5] => lpm_decode:lpm_decode_component.data[5]
data[6] => lpm_decode:lpm_decode_component.data[6]
data[7] => lpm_decode:lpm_decode_component.data[7]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq10 <= lpm_decode:lpm_decode_component.eq[10]


|microcomputer|PU1:inst8|lpm_decode3:inst8|lpm_decode:lpm_decode_component
data[0] => decode_8bf:auto_generated.data[0]
data[1] => decode_8bf:auto_generated.data[1]
data[2] => decode_8bf:auto_generated.data[2]
data[3] => decode_8bf:auto_generated.data[3]
data[4] => decode_8bf:auto_generated.data[4]
data[5] => decode_8bf:auto_generated.data[5]
data[6] => decode_8bf:auto_generated.data[6]
data[7] => decode_8bf:auto_generated.data[7]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_8bf:auto_generated.eq[0]
eq[1] <= decode_8bf:auto_generated.eq[1]
eq[2] <= decode_8bf:auto_generated.eq[2]
eq[3] <= decode_8bf:auto_generated.eq[3]
eq[4] <= decode_8bf:auto_generated.eq[4]
eq[5] <= decode_8bf:auto_generated.eq[5]
eq[6] <= decode_8bf:auto_generated.eq[6]
eq[7] <= decode_8bf:auto_generated.eq[7]
eq[8] <= decode_8bf:auto_generated.eq[8]
eq[9] <= decode_8bf:auto_generated.eq[9]
eq[10] <= decode_8bf:auto_generated.eq[10]
eq[11] <= decode_8bf:auto_generated.eq[11]
eq[12] <= decode_8bf:auto_generated.eq[12]
eq[13] <= decode_8bf:auto_generated.eq[13]
eq[14] <= decode_8bf:auto_generated.eq[14]
eq[15] <= decode_8bf:auto_generated.eq[15]
eq[16] <= decode_8bf:auto_generated.eq[16]
eq[17] <= decode_8bf:auto_generated.eq[17]
eq[18] <= decode_8bf:auto_generated.eq[18]
eq[19] <= decode_8bf:auto_generated.eq[19]
eq[20] <= decode_8bf:auto_generated.eq[20]
eq[21] <= decode_8bf:auto_generated.eq[21]
eq[22] <= decode_8bf:auto_generated.eq[22]
eq[23] <= decode_8bf:auto_generated.eq[23]
eq[24] <= decode_8bf:auto_generated.eq[24]
eq[25] <= decode_8bf:auto_generated.eq[25]
eq[26] <= decode_8bf:auto_generated.eq[26]
eq[27] <= decode_8bf:auto_generated.eq[27]
eq[28] <= decode_8bf:auto_generated.eq[28]
eq[29] <= decode_8bf:auto_generated.eq[29]
eq[30] <= decode_8bf:auto_generated.eq[30]
eq[31] <= decode_8bf:auto_generated.eq[31]
eq[32] <= decode_8bf:auto_generated.eq[32]
eq[33] <= decode_8bf:auto_generated.eq[33]
eq[34] <= decode_8bf:auto_generated.eq[34]
eq[35] <= decode_8bf:auto_generated.eq[35]
eq[36] <= decode_8bf:auto_generated.eq[36]
eq[37] <= decode_8bf:auto_generated.eq[37]
eq[38] <= decode_8bf:auto_generated.eq[38]
eq[39] <= decode_8bf:auto_generated.eq[39]
eq[40] <= decode_8bf:auto_generated.eq[40]
eq[41] <= decode_8bf:auto_generated.eq[41]
eq[42] <= decode_8bf:auto_generated.eq[42]
eq[43] <= decode_8bf:auto_generated.eq[43]
eq[44] <= decode_8bf:auto_generated.eq[44]
eq[45] <= decode_8bf:auto_generated.eq[45]
eq[46] <= decode_8bf:auto_generated.eq[46]
eq[47] <= decode_8bf:auto_generated.eq[47]
eq[48] <= decode_8bf:auto_generated.eq[48]
eq[49] <= decode_8bf:auto_generated.eq[49]
eq[50] <= decode_8bf:auto_generated.eq[50]
eq[51] <= decode_8bf:auto_generated.eq[51]
eq[52] <= decode_8bf:auto_generated.eq[52]
eq[53] <= decode_8bf:auto_generated.eq[53]
eq[54] <= decode_8bf:auto_generated.eq[54]
eq[55] <= decode_8bf:auto_generated.eq[55]
eq[56] <= decode_8bf:auto_generated.eq[56]
eq[57] <= decode_8bf:auto_generated.eq[57]
eq[58] <= decode_8bf:auto_generated.eq[58]
eq[59] <= decode_8bf:auto_generated.eq[59]
eq[60] <= decode_8bf:auto_generated.eq[60]
eq[61] <= decode_8bf:auto_generated.eq[61]
eq[62] <= decode_8bf:auto_generated.eq[62]
eq[63] <= decode_8bf:auto_generated.eq[63]
eq[64] <= decode_8bf:auto_generated.eq[64]
eq[65] <= decode_8bf:auto_generated.eq[65]
eq[66] <= decode_8bf:auto_generated.eq[66]
eq[67] <= decode_8bf:auto_generated.eq[67]
eq[68] <= decode_8bf:auto_generated.eq[68]
eq[69] <= decode_8bf:auto_generated.eq[69]
eq[70] <= decode_8bf:auto_generated.eq[70]
eq[71] <= decode_8bf:auto_generated.eq[71]
eq[72] <= decode_8bf:auto_generated.eq[72]
eq[73] <= decode_8bf:auto_generated.eq[73]
eq[74] <= decode_8bf:auto_generated.eq[74]
eq[75] <= decode_8bf:auto_generated.eq[75]
eq[76] <= decode_8bf:auto_generated.eq[76]
eq[77] <= decode_8bf:auto_generated.eq[77]
eq[78] <= decode_8bf:auto_generated.eq[78]
eq[79] <= decode_8bf:auto_generated.eq[79]
eq[80] <= decode_8bf:auto_generated.eq[80]
eq[81] <= decode_8bf:auto_generated.eq[81]
eq[82] <= decode_8bf:auto_generated.eq[82]
eq[83] <= decode_8bf:auto_generated.eq[83]
eq[84] <= decode_8bf:auto_generated.eq[84]
eq[85] <= decode_8bf:auto_generated.eq[85]
eq[86] <= decode_8bf:auto_generated.eq[86]
eq[87] <= decode_8bf:auto_generated.eq[87]
eq[88] <= decode_8bf:auto_generated.eq[88]
eq[89] <= decode_8bf:auto_generated.eq[89]
eq[90] <= decode_8bf:auto_generated.eq[90]
eq[91] <= decode_8bf:auto_generated.eq[91]
eq[92] <= decode_8bf:auto_generated.eq[92]
eq[93] <= decode_8bf:auto_generated.eq[93]
eq[94] <= decode_8bf:auto_generated.eq[94]
eq[95] <= decode_8bf:auto_generated.eq[95]
eq[96] <= decode_8bf:auto_generated.eq[96]
eq[97] <= decode_8bf:auto_generated.eq[97]
eq[98] <= decode_8bf:auto_generated.eq[98]
eq[99] <= decode_8bf:auto_generated.eq[99]
eq[100] <= decode_8bf:auto_generated.eq[100]
eq[101] <= decode_8bf:auto_generated.eq[101]
eq[102] <= decode_8bf:auto_generated.eq[102]
eq[103] <= decode_8bf:auto_generated.eq[103]
eq[104] <= decode_8bf:auto_generated.eq[104]
eq[105] <= decode_8bf:auto_generated.eq[105]
eq[106] <= decode_8bf:auto_generated.eq[106]
eq[107] <= decode_8bf:auto_generated.eq[107]
eq[108] <= decode_8bf:auto_generated.eq[108]
eq[109] <= decode_8bf:auto_generated.eq[109]
eq[110] <= decode_8bf:auto_generated.eq[110]
eq[111] <= decode_8bf:auto_generated.eq[111]
eq[112] <= decode_8bf:auto_generated.eq[112]
eq[113] <= decode_8bf:auto_generated.eq[113]
eq[114] <= decode_8bf:auto_generated.eq[114]
eq[115] <= decode_8bf:auto_generated.eq[115]
eq[116] <= decode_8bf:auto_generated.eq[116]
eq[117] <= decode_8bf:auto_generated.eq[117]
eq[118] <= decode_8bf:auto_generated.eq[118]
eq[119] <= decode_8bf:auto_generated.eq[119]
eq[120] <= decode_8bf:auto_generated.eq[120]
eq[121] <= decode_8bf:auto_generated.eq[121]
eq[122] <= decode_8bf:auto_generated.eq[122]
eq[123] <= decode_8bf:auto_generated.eq[123]
eq[124] <= decode_8bf:auto_generated.eq[124]
eq[125] <= decode_8bf:auto_generated.eq[125]
eq[126] <= decode_8bf:auto_generated.eq[126]
eq[127] <= decode_8bf:auto_generated.eq[127]
eq[128] <= decode_8bf:auto_generated.eq[128]
eq[129] <= decode_8bf:auto_generated.eq[129]
eq[130] <= decode_8bf:auto_generated.eq[130]
eq[131] <= decode_8bf:auto_generated.eq[131]
eq[132] <= decode_8bf:auto_generated.eq[132]
eq[133] <= decode_8bf:auto_generated.eq[133]
eq[134] <= decode_8bf:auto_generated.eq[134]
eq[135] <= decode_8bf:auto_generated.eq[135]
eq[136] <= decode_8bf:auto_generated.eq[136]
eq[137] <= decode_8bf:auto_generated.eq[137]
eq[138] <= decode_8bf:auto_generated.eq[138]
eq[139] <= decode_8bf:auto_generated.eq[139]
eq[140] <= decode_8bf:auto_generated.eq[140]
eq[141] <= decode_8bf:auto_generated.eq[141]
eq[142] <= decode_8bf:auto_generated.eq[142]
eq[143] <= decode_8bf:auto_generated.eq[143]
eq[144] <= decode_8bf:auto_generated.eq[144]
eq[145] <= decode_8bf:auto_generated.eq[145]
eq[146] <= decode_8bf:auto_generated.eq[146]
eq[147] <= decode_8bf:auto_generated.eq[147]
eq[148] <= decode_8bf:auto_generated.eq[148]
eq[149] <= decode_8bf:auto_generated.eq[149]
eq[150] <= decode_8bf:auto_generated.eq[150]
eq[151] <= decode_8bf:auto_generated.eq[151]
eq[152] <= decode_8bf:auto_generated.eq[152]
eq[153] <= decode_8bf:auto_generated.eq[153]
eq[154] <= decode_8bf:auto_generated.eq[154]
eq[155] <= decode_8bf:auto_generated.eq[155]
eq[156] <= decode_8bf:auto_generated.eq[156]
eq[157] <= decode_8bf:auto_generated.eq[157]
eq[158] <= decode_8bf:auto_generated.eq[158]
eq[159] <= decode_8bf:auto_generated.eq[159]
eq[160] <= decode_8bf:auto_generated.eq[160]
eq[161] <= decode_8bf:auto_generated.eq[161]
eq[162] <= decode_8bf:auto_generated.eq[162]
eq[163] <= decode_8bf:auto_generated.eq[163]
eq[164] <= decode_8bf:auto_generated.eq[164]
eq[165] <= decode_8bf:auto_generated.eq[165]
eq[166] <= decode_8bf:auto_generated.eq[166]
eq[167] <= decode_8bf:auto_generated.eq[167]
eq[168] <= decode_8bf:auto_generated.eq[168]
eq[169] <= decode_8bf:auto_generated.eq[169]
eq[170] <= decode_8bf:auto_generated.eq[170]
eq[171] <= decode_8bf:auto_generated.eq[171]
eq[172] <= decode_8bf:auto_generated.eq[172]
eq[173] <= decode_8bf:auto_generated.eq[173]
eq[174] <= decode_8bf:auto_generated.eq[174]
eq[175] <= decode_8bf:auto_generated.eq[175]
eq[176] <= decode_8bf:auto_generated.eq[176]
eq[177] <= decode_8bf:auto_generated.eq[177]
eq[178] <= decode_8bf:auto_generated.eq[178]
eq[179] <= decode_8bf:auto_generated.eq[179]
eq[180] <= decode_8bf:auto_generated.eq[180]
eq[181] <= decode_8bf:auto_generated.eq[181]
eq[182] <= decode_8bf:auto_generated.eq[182]
eq[183] <= decode_8bf:auto_generated.eq[183]
eq[184] <= decode_8bf:auto_generated.eq[184]
eq[185] <= decode_8bf:auto_generated.eq[185]
eq[186] <= decode_8bf:auto_generated.eq[186]
eq[187] <= decode_8bf:auto_generated.eq[187]
eq[188] <= decode_8bf:auto_generated.eq[188]
eq[189] <= decode_8bf:auto_generated.eq[189]
eq[190] <= decode_8bf:auto_generated.eq[190]
eq[191] <= decode_8bf:auto_generated.eq[191]
eq[192] <= decode_8bf:auto_generated.eq[192]
eq[193] <= decode_8bf:auto_generated.eq[193]
eq[194] <= decode_8bf:auto_generated.eq[194]
eq[195] <= decode_8bf:auto_generated.eq[195]
eq[196] <= decode_8bf:auto_generated.eq[196]
eq[197] <= decode_8bf:auto_generated.eq[197]
eq[198] <= decode_8bf:auto_generated.eq[198]
eq[199] <= decode_8bf:auto_generated.eq[199]
eq[200] <= decode_8bf:auto_generated.eq[200]
eq[201] <= decode_8bf:auto_generated.eq[201]
eq[202] <= decode_8bf:auto_generated.eq[202]
eq[203] <= decode_8bf:auto_generated.eq[203]
eq[204] <= decode_8bf:auto_generated.eq[204]
eq[205] <= decode_8bf:auto_generated.eq[205]
eq[206] <= decode_8bf:auto_generated.eq[206]
eq[207] <= decode_8bf:auto_generated.eq[207]
eq[208] <= decode_8bf:auto_generated.eq[208]
eq[209] <= decode_8bf:auto_generated.eq[209]
eq[210] <= decode_8bf:auto_generated.eq[210]
eq[211] <= decode_8bf:auto_generated.eq[211]
eq[212] <= decode_8bf:auto_generated.eq[212]
eq[213] <= decode_8bf:auto_generated.eq[213]
eq[214] <= decode_8bf:auto_generated.eq[214]
eq[215] <= decode_8bf:auto_generated.eq[215]
eq[216] <= decode_8bf:auto_generated.eq[216]
eq[217] <= decode_8bf:auto_generated.eq[217]
eq[218] <= decode_8bf:auto_generated.eq[218]
eq[219] <= decode_8bf:auto_generated.eq[219]
eq[220] <= decode_8bf:auto_generated.eq[220]
eq[221] <= decode_8bf:auto_generated.eq[221]
eq[222] <= decode_8bf:auto_generated.eq[222]
eq[223] <= decode_8bf:auto_generated.eq[223]
eq[224] <= decode_8bf:auto_generated.eq[224]
eq[225] <= decode_8bf:auto_generated.eq[225]
eq[226] <= decode_8bf:auto_generated.eq[226]
eq[227] <= decode_8bf:auto_generated.eq[227]
eq[228] <= decode_8bf:auto_generated.eq[228]
eq[229] <= decode_8bf:auto_generated.eq[229]
eq[230] <= decode_8bf:auto_generated.eq[230]
eq[231] <= decode_8bf:auto_generated.eq[231]
eq[232] <= decode_8bf:auto_generated.eq[232]
eq[233] <= decode_8bf:auto_generated.eq[233]
eq[234] <= decode_8bf:auto_generated.eq[234]
eq[235] <= decode_8bf:auto_generated.eq[235]
eq[236] <= decode_8bf:auto_generated.eq[236]
eq[237] <= decode_8bf:auto_generated.eq[237]
eq[238] <= decode_8bf:auto_generated.eq[238]
eq[239] <= decode_8bf:auto_generated.eq[239]
eq[240] <= decode_8bf:auto_generated.eq[240]
eq[241] <= decode_8bf:auto_generated.eq[241]
eq[242] <= decode_8bf:auto_generated.eq[242]
eq[243] <= decode_8bf:auto_generated.eq[243]
eq[244] <= decode_8bf:auto_generated.eq[244]
eq[245] <= decode_8bf:auto_generated.eq[245]
eq[246] <= decode_8bf:auto_generated.eq[246]
eq[247] <= decode_8bf:auto_generated.eq[247]
eq[248] <= decode_8bf:auto_generated.eq[248]
eq[249] <= decode_8bf:auto_generated.eq[249]
eq[250] <= decode_8bf:auto_generated.eq[250]
eq[251] <= decode_8bf:auto_generated.eq[251]
eq[252] <= decode_8bf:auto_generated.eq[252]
eq[253] <= decode_8bf:auto_generated.eq[253]
eq[254] <= decode_8bf:auto_generated.eq[254]
eq[255] <= decode_8bf:auto_generated.eq[255]


|microcomputer|PU1:inst8|lpm_decode3:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated
data[0] => w_anode1563w[1].IN0
data[0] => w_anode1580w[1].IN1
data[0] => w_anode1590w[1].IN0
data[0] => w_anode1600w[1].IN1
data[0] => w_anode1610w[1].IN0
data[0] => w_anode1620w[1].IN1
data[0] => w_anode1630w[1].IN0
data[0] => w_anode1640w[1].IN1
data[0] => w_anode1663w[1].IN0
data[0] => w_anode1674w[1].IN1
data[0] => w_anode1684w[1].IN0
data[0] => w_anode1694w[1].IN1
data[0] => w_anode1704w[1].IN0
data[0] => w_anode1714w[1].IN1
data[0] => w_anode1724w[1].IN0
data[0] => w_anode1734w[1].IN1
data[0] => w_anode1756w[1].IN0
data[0] => w_anode1767w[1].IN1
data[0] => w_anode1777w[1].IN0
data[0] => w_anode1787w[1].IN1
data[0] => w_anode1797w[1].IN0
data[0] => w_anode1807w[1].IN1
data[0] => w_anode1817w[1].IN0
data[0] => w_anode1827w[1].IN1
data[0] => w_anode1849w[1].IN0
data[0] => w_anode1860w[1].IN1
data[0] => w_anode1870w[1].IN0
data[0] => w_anode1880w[1].IN1
data[0] => w_anode1890w[1].IN0
data[0] => w_anode1900w[1].IN1
data[0] => w_anode1910w[1].IN0
data[0] => w_anode1920w[1].IN1
data[0] => w_anode1942w[1].IN0
data[0] => w_anode1953w[1].IN1
data[0] => w_anode1963w[1].IN0
data[0] => w_anode1973w[1].IN1
data[0] => w_anode1983w[1].IN0
data[0] => w_anode1993w[1].IN1
data[0] => w_anode2003w[1].IN0
data[0] => w_anode2013w[1].IN1
data[0] => w_anode2035w[1].IN0
data[0] => w_anode2046w[1].IN1
data[0] => w_anode2056w[1].IN0
data[0] => w_anode2066w[1].IN1
data[0] => w_anode2076w[1].IN0
data[0] => w_anode2086w[1].IN1
data[0] => w_anode2096w[1].IN0
data[0] => w_anode2106w[1].IN1
data[0] => w_anode2128w[1].IN0
data[0] => w_anode2139w[1].IN1
data[0] => w_anode2149w[1].IN0
data[0] => w_anode2159w[1].IN1
data[0] => w_anode2169w[1].IN0
data[0] => w_anode2179w[1].IN1
data[0] => w_anode2189w[1].IN0
data[0] => w_anode2199w[1].IN1
data[0] => w_anode2221w[1].IN0
data[0] => w_anode2232w[1].IN1
data[0] => w_anode2242w[1].IN0
data[0] => w_anode2252w[1].IN1
data[0] => w_anode2262w[1].IN0
data[0] => w_anode2272w[1].IN1
data[0] => w_anode2282w[1].IN0
data[0] => w_anode2292w[1].IN1
data[0] => w_anode103w[1].IN0
data[0] => w_anode113w[1].IN1
data[0] => w_anode136w[1].IN0
data[0] => w_anode147w[1].IN1
data[0] => w_anode157w[1].IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1].IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode197w[1].IN0
data[0] => w_anode207w[1].IN1
data[0] => w_anode229w[1].IN0
data[0] => w_anode240w[1].IN1
data[0] => w_anode250w[1].IN0
data[0] => w_anode260w[1].IN1
data[0] => w_anode270w[1].IN0
data[0] => w_anode280w[1].IN1
data[0] => w_anode290w[1].IN0
data[0] => w_anode300w[1].IN1
data[0] => w_anode322w[1].IN0
data[0] => w_anode333w[1].IN1
data[0] => w_anode343w[1].IN0
data[0] => w_anode353w[1].IN1
data[0] => w_anode363w[1].IN0
data[0] => w_anode36w[1].IN0
data[0] => w_anode373w[1].IN1
data[0] => w_anode383w[1].IN0
data[0] => w_anode393w[1].IN1
data[0] => w_anode415w[1].IN0
data[0] => w_anode426w[1].IN1
data[0] => w_anode436w[1].IN0
data[0] => w_anode446w[1].IN1
data[0] => w_anode456w[1].IN0
data[0] => w_anode466w[1].IN1
data[0] => w_anode476w[1].IN0
data[0] => w_anode486w[1].IN1
data[0] => w_anode508w[1].IN0
data[0] => w_anode519w[1].IN1
data[0] => w_anode529w[1].IN0
data[0] => w_anode539w[1].IN1
data[0] => w_anode53w[1].IN1
data[0] => w_anode549w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode569w[1].IN0
data[0] => w_anode579w[1].IN1
data[0] => w_anode601w[1].IN0
data[0] => w_anode612w[1].IN1
data[0] => w_anode622w[1].IN0
data[0] => w_anode632w[1].IN1
data[0] => w_anode63w[1].IN0
data[0] => w_anode642w[1].IN0
data[0] => w_anode652w[1].IN1
data[0] => w_anode662w[1].IN0
data[0] => w_anode672w[1].IN1
data[0] => w_anode694w[1].IN0
data[0] => w_anode705w[1].IN1
data[0] => w_anode715w[1].IN0
data[0] => w_anode725w[1].IN1
data[0] => w_anode735w[1].IN0
data[0] => w_anode73w[1].IN1
data[0] => w_anode745w[1].IN1
data[0] => w_anode755w[1].IN0
data[0] => w_anode765w[1].IN1
data[0] => w_anode83w[1].IN0
data[0] => w_anode93w[1].IN1
data[0] => w_anode2326w[1].IN0
data[0] => w_anode2343w[1].IN1
data[0] => w_anode2353w[1].IN0
data[0] => w_anode2363w[1].IN1
data[0] => w_anode2373w[1].IN0
data[0] => w_anode2383w[1].IN1
data[0] => w_anode2393w[1].IN0
data[0] => w_anode2403w[1].IN1
data[0] => w_anode2426w[1].IN0
data[0] => w_anode2437w[1].IN1
data[0] => w_anode2447w[1].IN0
data[0] => w_anode2457w[1].IN1
data[0] => w_anode2467w[1].IN0
data[0] => w_anode2477w[1].IN1
data[0] => w_anode2487w[1].IN0
data[0] => w_anode2497w[1].IN1
data[0] => w_anode2519w[1].IN0
data[0] => w_anode2530w[1].IN1
data[0] => w_anode2540w[1].IN0
data[0] => w_anode2550w[1].IN1
data[0] => w_anode2560w[1].IN0
data[0] => w_anode2570w[1].IN1
data[0] => w_anode2580w[1].IN0
data[0] => w_anode2590w[1].IN1
data[0] => w_anode2612w[1].IN0
data[0] => w_anode2623w[1].IN1
data[0] => w_anode2633w[1].IN0
data[0] => w_anode2643w[1].IN1
data[0] => w_anode2653w[1].IN0
data[0] => w_anode2663w[1].IN1
data[0] => w_anode2673w[1].IN0
data[0] => w_anode2683w[1].IN1
data[0] => w_anode2705w[1].IN0
data[0] => w_anode2716w[1].IN1
data[0] => w_anode2726w[1].IN0
data[0] => w_anode2736w[1].IN1
data[0] => w_anode2746w[1].IN0
data[0] => w_anode2756w[1].IN1
data[0] => w_anode2766w[1].IN0
data[0] => w_anode2776w[1].IN1
data[0] => w_anode2798w[1].IN0
data[0] => w_anode2809w[1].IN1
data[0] => w_anode2819w[1].IN0
data[0] => w_anode2829w[1].IN1
data[0] => w_anode2839w[1].IN0
data[0] => w_anode2849w[1].IN1
data[0] => w_anode2859w[1].IN0
data[0] => w_anode2869w[1].IN1
data[0] => w_anode2891w[1].IN0
data[0] => w_anode2902w[1].IN1
data[0] => w_anode2912w[1].IN0
data[0] => w_anode2922w[1].IN1
data[0] => w_anode2932w[1].IN0
data[0] => w_anode2942w[1].IN1
data[0] => w_anode2952w[1].IN0
data[0] => w_anode2962w[1].IN1
data[0] => w_anode2984w[1].IN0
data[0] => w_anode2995w[1].IN1
data[0] => w_anode3005w[1].IN0
data[0] => w_anode3015w[1].IN1
data[0] => w_anode3025w[1].IN0
data[0] => w_anode3035w[1].IN1
data[0] => w_anode3045w[1].IN0
data[0] => w_anode3055w[1].IN1
data[0] => w_anode1004w[1].IN1
data[0] => w_anode1014w[1].IN0
data[0] => w_anode1024w[1].IN1
data[0] => w_anode1034w[1].IN0
data[0] => w_anode1044w[1].IN1
data[0] => w_anode1054w[1].IN0
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1086w[1].IN0
data[0] => w_anode1097w[1].IN1
data[0] => w_anode1107w[1].IN0
data[0] => w_anode1117w[1].IN1
data[0] => w_anode1127w[1].IN0
data[0] => w_anode1137w[1].IN1
data[0] => w_anode1147w[1].IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1179w[1].IN0
data[0] => w_anode1190w[1].IN1
data[0] => w_anode1200w[1].IN0
data[0] => w_anode1210w[1].IN1
data[0] => w_anode1220w[1].IN0
data[0] => w_anode1230w[1].IN1
data[0] => w_anode1240w[1].IN0
data[0] => w_anode1250w[1].IN1
data[0] => w_anode1272w[1].IN0
data[0] => w_anode1283w[1].IN1
data[0] => w_anode1293w[1].IN0
data[0] => w_anode1303w[1].IN1
data[0] => w_anode1313w[1].IN0
data[0] => w_anode1323w[1].IN1
data[0] => w_anode1333w[1].IN0
data[0] => w_anode1343w[1].IN1
data[0] => w_anode1365w[1].IN0
data[0] => w_anode1376w[1].IN1
data[0] => w_anode1386w[1].IN0
data[0] => w_anode1396w[1].IN1
data[0] => w_anode1406w[1].IN0
data[0] => w_anode1416w[1].IN1
data[0] => w_anode1426w[1].IN0
data[0] => w_anode1436w[1].IN1
data[0] => w_anode1458w[1].IN0
data[0] => w_anode1469w[1].IN1
data[0] => w_anode1479w[1].IN0
data[0] => w_anode1489w[1].IN1
data[0] => w_anode1499w[1].IN0
data[0] => w_anode1509w[1].IN1
data[0] => w_anode1519w[1].IN0
data[0] => w_anode1529w[1].IN1
data[0] => w_anode800w[1].IN0
data[0] => w_anode817w[1].IN1
data[0] => w_anode827w[1].IN0
data[0] => w_anode837w[1].IN1
data[0] => w_anode847w[1].IN0
data[0] => w_anode857w[1].IN1
data[0] => w_anode867w[1].IN0
data[0] => w_anode877w[1].IN1
data[0] => w_anode900w[1].IN0
data[0] => w_anode911w[1].IN1
data[0] => w_anode921w[1].IN0
data[0] => w_anode931w[1].IN1
data[0] => w_anode941w[1].IN0
data[0] => w_anode951w[1].IN1
data[0] => w_anode961w[1].IN0
data[0] => w_anode971w[1].IN1
data[0] => w_anode993w[1].IN0
data[1] => w_anode1563w[2].IN0
data[1] => w_anode1580w[2].IN0
data[1] => w_anode1590w[2].IN1
data[1] => w_anode1600w[2].IN1
data[1] => w_anode1610w[2].IN0
data[1] => w_anode1620w[2].IN0
data[1] => w_anode1630w[2].IN1
data[1] => w_anode1640w[2].IN1
data[1] => w_anode1663w[2].IN0
data[1] => w_anode1674w[2].IN0
data[1] => w_anode1684w[2].IN1
data[1] => w_anode1694w[2].IN1
data[1] => w_anode1704w[2].IN0
data[1] => w_anode1714w[2].IN0
data[1] => w_anode1724w[2].IN1
data[1] => w_anode1734w[2].IN1
data[1] => w_anode1756w[2].IN0
data[1] => w_anode1767w[2].IN0
data[1] => w_anode1777w[2].IN1
data[1] => w_anode1787w[2].IN1
data[1] => w_anode1797w[2].IN0
data[1] => w_anode1807w[2].IN0
data[1] => w_anode1817w[2].IN1
data[1] => w_anode1827w[2].IN1
data[1] => w_anode1849w[2].IN0
data[1] => w_anode1860w[2].IN0
data[1] => w_anode1870w[2].IN1
data[1] => w_anode1880w[2].IN1
data[1] => w_anode1890w[2].IN0
data[1] => w_anode1900w[2].IN0
data[1] => w_anode1910w[2].IN1
data[1] => w_anode1920w[2].IN1
data[1] => w_anode1942w[2].IN0
data[1] => w_anode1953w[2].IN0
data[1] => w_anode1963w[2].IN1
data[1] => w_anode1973w[2].IN1
data[1] => w_anode1983w[2].IN0
data[1] => w_anode1993w[2].IN0
data[1] => w_anode2003w[2].IN1
data[1] => w_anode2013w[2].IN1
data[1] => w_anode2035w[2].IN0
data[1] => w_anode2046w[2].IN0
data[1] => w_anode2056w[2].IN1
data[1] => w_anode2066w[2].IN1
data[1] => w_anode2076w[2].IN0
data[1] => w_anode2086w[2].IN0
data[1] => w_anode2096w[2].IN1
data[1] => w_anode2106w[2].IN1
data[1] => w_anode2128w[2].IN0
data[1] => w_anode2139w[2].IN0
data[1] => w_anode2149w[2].IN1
data[1] => w_anode2159w[2].IN1
data[1] => w_anode2169w[2].IN0
data[1] => w_anode2179w[2].IN0
data[1] => w_anode2189w[2].IN1
data[1] => w_anode2199w[2].IN1
data[1] => w_anode2221w[2].IN0
data[1] => w_anode2232w[2].IN0
data[1] => w_anode2242w[2].IN1
data[1] => w_anode2252w[2].IN1
data[1] => w_anode2262w[2].IN0
data[1] => w_anode2272w[2].IN0
data[1] => w_anode2282w[2].IN1
data[1] => w_anode2292w[2].IN1
data[1] => w_anode103w[2].IN1
data[1] => w_anode113w[2].IN1
data[1] => w_anode136w[2].IN0
data[1] => w_anode147w[2].IN0
data[1] => w_anode157w[2].IN1
data[1] => w_anode167w[2].IN1
data[1] => w_anode177w[2].IN0
data[1] => w_anode187w[2].IN0
data[1] => w_anode197w[2].IN1
data[1] => w_anode207w[2].IN1
data[1] => w_anode229w[2].IN0
data[1] => w_anode240w[2].IN0
data[1] => w_anode250w[2].IN1
data[1] => w_anode260w[2].IN1
data[1] => w_anode270w[2].IN0
data[1] => w_anode280w[2].IN0
data[1] => w_anode290w[2].IN1
data[1] => w_anode300w[2].IN1
data[1] => w_anode322w[2].IN0
data[1] => w_anode333w[2].IN0
data[1] => w_anode343w[2].IN1
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN0
data[1] => w_anode36w[2].IN0
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN1
data[1] => w_anode393w[2].IN1
data[1] => w_anode415w[2].IN0
data[1] => w_anode426w[2].IN0
data[1] => w_anode436w[2].IN1
data[1] => w_anode446w[2].IN1
data[1] => w_anode456w[2].IN0
data[1] => w_anode466w[2].IN0
data[1] => w_anode476w[2].IN1
data[1] => w_anode486w[2].IN1
data[1] => w_anode508w[2].IN0
data[1] => w_anode519w[2].IN0
data[1] => w_anode529w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode53w[2].IN0
data[1] => w_anode549w[2].IN0
data[1] => w_anode559w[2].IN0
data[1] => w_anode569w[2].IN1
data[1] => w_anode579w[2].IN1
data[1] => w_anode601w[2].IN0
data[1] => w_anode612w[2].IN0
data[1] => w_anode622w[2].IN1
data[1] => w_anode632w[2].IN1
data[1] => w_anode63w[2].IN1
data[1] => w_anode642w[2].IN0
data[1] => w_anode652w[2].IN0
data[1] => w_anode662w[2].IN1
data[1] => w_anode672w[2].IN1
data[1] => w_anode694w[2].IN0
data[1] => w_anode705w[2].IN0
data[1] => w_anode715w[2].IN1
data[1] => w_anode725w[2].IN1
data[1] => w_anode735w[2].IN0
data[1] => w_anode73w[2].IN1
data[1] => w_anode745w[2].IN0
data[1] => w_anode755w[2].IN1
data[1] => w_anode765w[2].IN1
data[1] => w_anode83w[2].IN0
data[1] => w_anode93w[2].IN0
data[1] => w_anode2326w[2].IN0
data[1] => w_anode2343w[2].IN0
data[1] => w_anode2353w[2].IN1
data[1] => w_anode2363w[2].IN1
data[1] => w_anode2373w[2].IN0
data[1] => w_anode2383w[2].IN0
data[1] => w_anode2393w[2].IN1
data[1] => w_anode2403w[2].IN1
data[1] => w_anode2426w[2].IN0
data[1] => w_anode2437w[2].IN0
data[1] => w_anode2447w[2].IN1
data[1] => w_anode2457w[2].IN1
data[1] => w_anode2467w[2].IN0
data[1] => w_anode2477w[2].IN0
data[1] => w_anode2487w[2].IN1
data[1] => w_anode2497w[2].IN1
data[1] => w_anode2519w[2].IN0
data[1] => w_anode2530w[2].IN0
data[1] => w_anode2540w[2].IN1
data[1] => w_anode2550w[2].IN1
data[1] => w_anode2560w[2].IN0
data[1] => w_anode2570w[2].IN0
data[1] => w_anode2580w[2].IN1
data[1] => w_anode2590w[2].IN1
data[1] => w_anode2612w[2].IN0
data[1] => w_anode2623w[2].IN0
data[1] => w_anode2633w[2].IN1
data[1] => w_anode2643w[2].IN1
data[1] => w_anode2653w[2].IN0
data[1] => w_anode2663w[2].IN0
data[1] => w_anode2673w[2].IN1
data[1] => w_anode2683w[2].IN1
data[1] => w_anode2705w[2].IN0
data[1] => w_anode2716w[2].IN0
data[1] => w_anode2726w[2].IN1
data[1] => w_anode2736w[2].IN1
data[1] => w_anode2746w[2].IN0
data[1] => w_anode2756w[2].IN0
data[1] => w_anode2766w[2].IN1
data[1] => w_anode2776w[2].IN1
data[1] => w_anode2798w[2].IN0
data[1] => w_anode2809w[2].IN0
data[1] => w_anode2819w[2].IN1
data[1] => w_anode2829w[2].IN1
data[1] => w_anode2839w[2].IN0
data[1] => w_anode2849w[2].IN0
data[1] => w_anode2859w[2].IN1
data[1] => w_anode2869w[2].IN1
data[1] => w_anode2891w[2].IN0
data[1] => w_anode2902w[2].IN0
data[1] => w_anode2912w[2].IN1
data[1] => w_anode2922w[2].IN1
data[1] => w_anode2932w[2].IN0
data[1] => w_anode2942w[2].IN0
data[1] => w_anode2952w[2].IN1
data[1] => w_anode2962w[2].IN1
data[1] => w_anode2984w[2].IN0
data[1] => w_anode2995w[2].IN0
data[1] => w_anode3005w[2].IN1
data[1] => w_anode3015w[2].IN1
data[1] => w_anode3025w[2].IN0
data[1] => w_anode3035w[2].IN0
data[1] => w_anode3045w[2].IN1
data[1] => w_anode3055w[2].IN1
data[1] => w_anode1004w[2].IN0
data[1] => w_anode1014w[2].IN1
data[1] => w_anode1024w[2].IN1
data[1] => w_anode1034w[2].IN0
data[1] => w_anode1044w[2].IN0
data[1] => w_anode1054w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1086w[2].IN0
data[1] => w_anode1097w[2].IN0
data[1] => w_anode1107w[2].IN1
data[1] => w_anode1117w[2].IN1
data[1] => w_anode1127w[2].IN0
data[1] => w_anode1137w[2].IN0
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1157w[2].IN1
data[1] => w_anode1179w[2].IN0
data[1] => w_anode1190w[2].IN0
data[1] => w_anode1200w[2].IN1
data[1] => w_anode1210w[2].IN1
data[1] => w_anode1220w[2].IN0
data[1] => w_anode1230w[2].IN0
data[1] => w_anode1240w[2].IN1
data[1] => w_anode1250w[2].IN1
data[1] => w_anode1272w[2].IN0
data[1] => w_anode1283w[2].IN0
data[1] => w_anode1293w[2].IN1
data[1] => w_anode1303w[2].IN1
data[1] => w_anode1313w[2].IN0
data[1] => w_anode1323w[2].IN0
data[1] => w_anode1333w[2].IN1
data[1] => w_anode1343w[2].IN1
data[1] => w_anode1365w[2].IN0
data[1] => w_anode1376w[2].IN0
data[1] => w_anode1386w[2].IN1
data[1] => w_anode1396w[2].IN1
data[1] => w_anode1406w[2].IN0
data[1] => w_anode1416w[2].IN0
data[1] => w_anode1426w[2].IN1
data[1] => w_anode1436w[2].IN1
data[1] => w_anode1458w[2].IN0
data[1] => w_anode1469w[2].IN0
data[1] => w_anode1479w[2].IN1
data[1] => w_anode1489w[2].IN1
data[1] => w_anode1499w[2].IN0
data[1] => w_anode1509w[2].IN0
data[1] => w_anode1519w[2].IN1
data[1] => w_anode1529w[2].IN1
data[1] => w_anode800w[2].IN0
data[1] => w_anode817w[2].IN0
data[1] => w_anode827w[2].IN1
data[1] => w_anode837w[2].IN1
data[1] => w_anode847w[2].IN0
data[1] => w_anode857w[2].IN0
data[1] => w_anode867w[2].IN1
data[1] => w_anode877w[2].IN1
data[1] => w_anode900w[2].IN0
data[1] => w_anode911w[2].IN0
data[1] => w_anode921w[2].IN1
data[1] => w_anode931w[2].IN1
data[1] => w_anode941w[2].IN0
data[1] => w_anode951w[2].IN0
data[1] => w_anode961w[2].IN1
data[1] => w_anode971w[2].IN1
data[1] => w_anode993w[2].IN0
data[2] => w_anode1563w[3].IN0
data[2] => w_anode1580w[3].IN0
data[2] => w_anode1590w[3].IN0
data[2] => w_anode1600w[3].IN0
data[2] => w_anode1610w[3].IN1
data[2] => w_anode1620w[3].IN1
data[2] => w_anode1630w[3].IN1
data[2] => w_anode1640w[3].IN1
data[2] => w_anode1663w[3].IN0
data[2] => w_anode1674w[3].IN0
data[2] => w_anode1684w[3].IN0
data[2] => w_anode1694w[3].IN0
data[2] => w_anode1704w[3].IN1
data[2] => w_anode1714w[3].IN1
data[2] => w_anode1724w[3].IN1
data[2] => w_anode1734w[3].IN1
data[2] => w_anode1756w[3].IN0
data[2] => w_anode1767w[3].IN0
data[2] => w_anode1777w[3].IN0
data[2] => w_anode1787w[3].IN0
data[2] => w_anode1797w[3].IN1
data[2] => w_anode1807w[3].IN1
data[2] => w_anode1817w[3].IN1
data[2] => w_anode1827w[3].IN1
data[2] => w_anode1849w[3].IN0
data[2] => w_anode1860w[3].IN0
data[2] => w_anode1870w[3].IN0
data[2] => w_anode1880w[3].IN0
data[2] => w_anode1890w[3].IN1
data[2] => w_anode1900w[3].IN1
data[2] => w_anode1910w[3].IN1
data[2] => w_anode1920w[3].IN1
data[2] => w_anode1942w[3].IN0
data[2] => w_anode1953w[3].IN0
data[2] => w_anode1963w[3].IN0
data[2] => w_anode1973w[3].IN0
data[2] => w_anode1983w[3].IN1
data[2] => w_anode1993w[3].IN1
data[2] => w_anode2003w[3].IN1
data[2] => w_anode2013w[3].IN1
data[2] => w_anode2035w[3].IN0
data[2] => w_anode2046w[3].IN0
data[2] => w_anode2056w[3].IN0
data[2] => w_anode2066w[3].IN0
data[2] => w_anode2076w[3].IN1
data[2] => w_anode2086w[3].IN1
data[2] => w_anode2096w[3].IN1
data[2] => w_anode2106w[3].IN1
data[2] => w_anode2128w[3].IN0
data[2] => w_anode2139w[3].IN0
data[2] => w_anode2149w[3].IN0
data[2] => w_anode2159w[3].IN0
data[2] => w_anode2169w[3].IN1
data[2] => w_anode2179w[3].IN1
data[2] => w_anode2189w[3].IN1
data[2] => w_anode2199w[3].IN1
data[2] => w_anode2221w[3].IN0
data[2] => w_anode2232w[3].IN0
data[2] => w_anode2242w[3].IN0
data[2] => w_anode2252w[3].IN0
data[2] => w_anode2262w[3].IN1
data[2] => w_anode2272w[3].IN1
data[2] => w_anode2282w[3].IN1
data[2] => w_anode2292w[3].IN1
data[2] => w_anode103w[3].IN1
data[2] => w_anode113w[3].IN1
data[2] => w_anode136w[3].IN0
data[2] => w_anode147w[3].IN0
data[2] => w_anode157w[3].IN0
data[2] => w_anode167w[3].IN0
data[2] => w_anode177w[3].IN1
data[2] => w_anode187w[3].IN1
data[2] => w_anode197w[3].IN1
data[2] => w_anode207w[3].IN1
data[2] => w_anode229w[3].IN0
data[2] => w_anode240w[3].IN0
data[2] => w_anode250w[3].IN0
data[2] => w_anode260w[3].IN0
data[2] => w_anode270w[3].IN1
data[2] => w_anode280w[3].IN1
data[2] => w_anode290w[3].IN1
data[2] => w_anode300w[3].IN1
data[2] => w_anode322w[3].IN0
data[2] => w_anode333w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN1
data[2] => w_anode36w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode415w[3].IN0
data[2] => w_anode426w[3].IN0
data[2] => w_anode436w[3].IN0
data[2] => w_anode446w[3].IN0
data[2] => w_anode456w[3].IN1
data[2] => w_anode466w[3].IN1
data[2] => w_anode476w[3].IN1
data[2] => w_anode486w[3].IN1
data[2] => w_anode508w[3].IN0
data[2] => w_anode519w[3].IN0
data[2] => w_anode529w[3].IN0
data[2] => w_anode539w[3].IN0
data[2] => w_anode53w[3].IN0
data[2] => w_anode549w[3].IN1
data[2] => w_anode559w[3].IN1
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode601w[3].IN0
data[2] => w_anode612w[3].IN0
data[2] => w_anode622w[3].IN0
data[2] => w_anode632w[3].IN0
data[2] => w_anode63w[3].IN0
data[2] => w_anode642w[3].IN1
data[2] => w_anode652w[3].IN1
data[2] => w_anode662w[3].IN1
data[2] => w_anode672w[3].IN1
data[2] => w_anode694w[3].IN0
data[2] => w_anode705w[3].IN0
data[2] => w_anode715w[3].IN0
data[2] => w_anode725w[3].IN0
data[2] => w_anode735w[3].IN1
data[2] => w_anode73w[3].IN0
data[2] => w_anode745w[3].IN1
data[2] => w_anode755w[3].IN1
data[2] => w_anode765w[3].IN1
data[2] => w_anode83w[3].IN1
data[2] => w_anode93w[3].IN1
data[2] => w_anode2326w[3].IN0
data[2] => w_anode2343w[3].IN0
data[2] => w_anode2353w[3].IN0
data[2] => w_anode2363w[3].IN0
data[2] => w_anode2373w[3].IN1
data[2] => w_anode2383w[3].IN1
data[2] => w_anode2393w[3].IN1
data[2] => w_anode2403w[3].IN1
data[2] => w_anode2426w[3].IN0
data[2] => w_anode2437w[3].IN0
data[2] => w_anode2447w[3].IN0
data[2] => w_anode2457w[3].IN0
data[2] => w_anode2467w[3].IN1
data[2] => w_anode2477w[3].IN1
data[2] => w_anode2487w[3].IN1
data[2] => w_anode2497w[3].IN1
data[2] => w_anode2519w[3].IN0
data[2] => w_anode2530w[3].IN0
data[2] => w_anode2540w[3].IN0
data[2] => w_anode2550w[3].IN0
data[2] => w_anode2560w[3].IN1
data[2] => w_anode2570w[3].IN1
data[2] => w_anode2580w[3].IN1
data[2] => w_anode2590w[3].IN1
data[2] => w_anode2612w[3].IN0
data[2] => w_anode2623w[3].IN0
data[2] => w_anode2633w[3].IN0
data[2] => w_anode2643w[3].IN0
data[2] => w_anode2653w[3].IN1
data[2] => w_anode2663w[3].IN1
data[2] => w_anode2673w[3].IN1
data[2] => w_anode2683w[3].IN1
data[2] => w_anode2705w[3].IN0
data[2] => w_anode2716w[3].IN0
data[2] => w_anode2726w[3].IN0
data[2] => w_anode2736w[3].IN0
data[2] => w_anode2746w[3].IN1
data[2] => w_anode2756w[3].IN1
data[2] => w_anode2766w[3].IN1
data[2] => w_anode2776w[3].IN1
data[2] => w_anode2798w[3].IN0
data[2] => w_anode2809w[3].IN0
data[2] => w_anode2819w[3].IN0
data[2] => w_anode2829w[3].IN0
data[2] => w_anode2839w[3].IN1
data[2] => w_anode2849w[3].IN1
data[2] => w_anode2859w[3].IN1
data[2] => w_anode2869w[3].IN1
data[2] => w_anode2891w[3].IN0
data[2] => w_anode2902w[3].IN0
data[2] => w_anode2912w[3].IN0
data[2] => w_anode2922w[3].IN0
data[2] => w_anode2932w[3].IN1
data[2] => w_anode2942w[3].IN1
data[2] => w_anode2952w[3].IN1
data[2] => w_anode2962w[3].IN1
data[2] => w_anode2984w[3].IN0
data[2] => w_anode2995w[3].IN0
data[2] => w_anode3005w[3].IN0
data[2] => w_anode3015w[3].IN0
data[2] => w_anode3025w[3].IN1
data[2] => w_anode3035w[3].IN1
data[2] => w_anode3045w[3].IN1
data[2] => w_anode3055w[3].IN1
data[2] => w_anode1004w[3].IN0
data[2] => w_anode1014w[3].IN0
data[2] => w_anode1024w[3].IN0
data[2] => w_anode1034w[3].IN1
data[2] => w_anode1044w[3].IN1
data[2] => w_anode1054w[3].IN1
data[2] => w_anode1064w[3].IN1
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1097w[3].IN0
data[2] => w_anode1107w[3].IN0
data[2] => w_anode1117w[3].IN0
data[2] => w_anode1127w[3].IN1
data[2] => w_anode1137w[3].IN1
data[2] => w_anode1147w[3].IN1
data[2] => w_anode1157w[3].IN1
data[2] => w_anode1179w[3].IN0
data[2] => w_anode1190w[3].IN0
data[2] => w_anode1200w[3].IN0
data[2] => w_anode1210w[3].IN0
data[2] => w_anode1220w[3].IN1
data[2] => w_anode1230w[3].IN1
data[2] => w_anode1240w[3].IN1
data[2] => w_anode1250w[3].IN1
data[2] => w_anode1272w[3].IN0
data[2] => w_anode1283w[3].IN0
data[2] => w_anode1293w[3].IN0
data[2] => w_anode1303w[3].IN0
data[2] => w_anode1313w[3].IN1
data[2] => w_anode1323w[3].IN1
data[2] => w_anode1333w[3].IN1
data[2] => w_anode1343w[3].IN1
data[2] => w_anode1365w[3].IN0
data[2] => w_anode1376w[3].IN0
data[2] => w_anode1386w[3].IN0
data[2] => w_anode1396w[3].IN0
data[2] => w_anode1406w[3].IN1
data[2] => w_anode1416w[3].IN1
data[2] => w_anode1426w[3].IN1
data[2] => w_anode1436w[3].IN1
data[2] => w_anode1458w[3].IN0
data[2] => w_anode1469w[3].IN0
data[2] => w_anode1479w[3].IN0
data[2] => w_anode1489w[3].IN0
data[2] => w_anode1499w[3].IN1
data[2] => w_anode1509w[3].IN1
data[2] => w_anode1519w[3].IN1
data[2] => w_anode1529w[3].IN1
data[2] => w_anode800w[3].IN0
data[2] => w_anode817w[3].IN0
data[2] => w_anode827w[3].IN0
data[2] => w_anode837w[3].IN0
data[2] => w_anode847w[3].IN1
data[2] => w_anode857w[3].IN1
data[2] => w_anode867w[3].IN1
data[2] => w_anode877w[3].IN1
data[2] => w_anode900w[3].IN0
data[2] => w_anode911w[3].IN0
data[2] => w_anode921w[3].IN0
data[2] => w_anode931w[3].IN0
data[2] => w_anode941w[3].IN1
data[2] => w_anode951w[3].IN1
data[2] => w_anode961w[3].IN1
data[2] => w_anode971w[3].IN1
data[2] => w_anode993w[3].IN0
data[3] => w_anode1075w[1].IN1
data[3] => w_anode1168w[1].IN0
data[3] => w_anode125w[1].IN1
data[3] => w_anode1261w[1].IN1
data[3] => w_anode1354w[1].IN0
data[3] => w_anode1447w[1].IN1
data[3] => w_anode1552w[1].IN0
data[3] => w_anode1652w[1].IN1
data[3] => w_anode1745w[1].IN0
data[3] => w_anode1838w[1].IN1
data[3] => w_anode1931w[1].IN0
data[3] => w_anode19w[1].IN0
data[3] => w_anode2024w[1].IN1
data[3] => w_anode2117w[1].IN0
data[3] => w_anode218w[1].IN0
data[3] => w_anode2210w[1].IN1
data[3] => w_anode2315w[1].IN0
data[3] => w_anode2415w[1].IN1
data[3] => w_anode2508w[1].IN0
data[3] => w_anode2601w[1].IN1
data[3] => w_anode2694w[1].IN0
data[3] => w_anode2787w[1].IN1
data[3] => w_anode2880w[1].IN0
data[3] => w_anode2973w[1].IN1
data[3] => w_anode311w[1].IN1
data[3] => w_anode404w[1].IN0
data[3] => w_anode497w[1].IN1
data[3] => w_anode590w[1].IN0
data[3] => w_anode683w[1].IN1
data[3] => w_anode789w[1].IN0
data[3] => w_anode889w[1].IN1
data[3] => w_anode982w[1].IN0
data[4] => w_anode1075w[2].IN1
data[4] => w_anode1168w[2].IN0
data[4] => w_anode125w[2].IN0
data[4] => w_anode1261w[2].IN0
data[4] => w_anode1354w[2].IN1
data[4] => w_anode1447w[2].IN1
data[4] => w_anode1552w[2].IN0
data[4] => w_anode1652w[2].IN0
data[4] => w_anode1745w[2].IN1
data[4] => w_anode1838w[2].IN1
data[4] => w_anode1931w[2].IN0
data[4] => w_anode19w[2].IN0
data[4] => w_anode2024w[2].IN0
data[4] => w_anode2117w[2].IN1
data[4] => w_anode218w[2].IN1
data[4] => w_anode2210w[2].IN1
data[4] => w_anode2315w[2].IN0
data[4] => w_anode2415w[2].IN0
data[4] => w_anode2508w[2].IN1
data[4] => w_anode2601w[2].IN1
data[4] => w_anode2694w[2].IN0
data[4] => w_anode2787w[2].IN0
data[4] => w_anode2880w[2].IN1
data[4] => w_anode2973w[2].IN1
data[4] => w_anode311w[2].IN1
data[4] => w_anode404w[2].IN0
data[4] => w_anode497w[2].IN0
data[4] => w_anode590w[2].IN1
data[4] => w_anode683w[2].IN1
data[4] => w_anode789w[2].IN0
data[4] => w_anode889w[2].IN0
data[4] => w_anode982w[2].IN1
data[5] => w_anode1075w[3].IN0
data[5] => w_anode1168w[3].IN1
data[5] => w_anode125w[3].IN0
data[5] => w_anode1261w[3].IN1
data[5] => w_anode1354w[3].IN1
data[5] => w_anode1447w[3].IN1
data[5] => w_anode1552w[3].IN0
data[5] => w_anode1652w[3].IN0
data[5] => w_anode1745w[3].IN0
data[5] => w_anode1838w[3].IN0
data[5] => w_anode1931w[3].IN1
data[5] => w_anode19w[3].IN0
data[5] => w_anode2024w[3].IN1
data[5] => w_anode2117w[3].IN1
data[5] => w_anode218w[3].IN0
data[5] => w_anode2210w[3].IN1
data[5] => w_anode2315w[3].IN0
data[5] => w_anode2415w[3].IN0
data[5] => w_anode2508w[3].IN0
data[5] => w_anode2601w[3].IN0
data[5] => w_anode2694w[3].IN1
data[5] => w_anode2787w[3].IN1
data[5] => w_anode2880w[3].IN1
data[5] => w_anode2973w[3].IN1
data[5] => w_anode311w[3].IN0
data[5] => w_anode404w[3].IN1
data[5] => w_anode497w[3].IN1
data[5] => w_anode590w[3].IN1
data[5] => w_anode683w[3].IN1
data[5] => w_anode789w[3].IN0
data[5] => w_anode889w[3].IN0
data[5] => w_anode982w[3].IN0
data[6] => w_anode1541w[1].IN0
data[6] => w_anode2304w[1].IN1
data[6] => w_anode3w[1].IN0
data[6] => w_anode778w[1].IN1
data[7] => w_anode1541w[2].IN1
data[7] => w_anode2304w[2].IN1
data[7] => w_anode3w[2].IN0
data[7] => w_anode778w[2].IN0
eq[0] <= w_anode36w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode53w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode73w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode83w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode93w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode103w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode113w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode260w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode270w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode280w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode290w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode322w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode415w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode446w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode456w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode466w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode476w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode486w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode601w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode622w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode632w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode642w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode652w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode662w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode672w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode745w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode755w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode765w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode800w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode837w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode847w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode857w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode867w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode877w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode921w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[75] <= w_anode931w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[76] <= w_anode941w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[77] <= w_anode951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[78] <= w_anode961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[79] <= w_anode971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[80] <= w_anode993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[81] <= w_anode1004w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[82] <= w_anode1014w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[83] <= w_anode1024w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[84] <= w_anode1034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[85] <= w_anode1044w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[86] <= w_anode1054w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[87] <= w_anode1064w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[88] <= w_anode1086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[89] <= w_anode1097w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[90] <= w_anode1107w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[91] <= w_anode1117w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[92] <= w_anode1127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[93] <= w_anode1137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[94] <= w_anode1147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[95] <= w_anode1157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[96] <= w_anode1179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[97] <= w_anode1190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[98] <= w_anode1200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[99] <= w_anode1210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[100] <= w_anode1220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[101] <= w_anode1230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[102] <= w_anode1240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[103] <= w_anode1250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[104] <= w_anode1272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[105] <= w_anode1283w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[106] <= w_anode1293w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[107] <= w_anode1303w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[108] <= w_anode1313w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[109] <= w_anode1323w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[110] <= w_anode1333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[111] <= w_anode1343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[112] <= w_anode1365w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[113] <= w_anode1376w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[114] <= w_anode1386w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[115] <= w_anode1396w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[116] <= w_anode1406w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[117] <= w_anode1416w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[118] <= w_anode1426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[119] <= w_anode1436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[120] <= w_anode1458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[121] <= w_anode1469w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[122] <= w_anode1479w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[123] <= w_anode1489w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[124] <= w_anode1499w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[125] <= w_anode1509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[126] <= w_anode1519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[127] <= w_anode1529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[128] <= w_anode1563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[129] <= w_anode1580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[130] <= w_anode1590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[131] <= w_anode1600w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[132] <= w_anode1610w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[133] <= w_anode1620w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[134] <= w_anode1630w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[135] <= w_anode1640w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[136] <= w_anode1663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[137] <= w_anode1674w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[138] <= w_anode1684w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[139] <= w_anode1694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[140] <= w_anode1704w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[141] <= w_anode1714w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[142] <= w_anode1724w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[143] <= w_anode1734w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[144] <= w_anode1756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[145] <= w_anode1767w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[146] <= w_anode1777w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[147] <= w_anode1787w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[148] <= w_anode1797w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[149] <= w_anode1807w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[150] <= w_anode1817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[151] <= w_anode1827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[152] <= w_anode1849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[153] <= w_anode1860w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[154] <= w_anode1870w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[155] <= w_anode1880w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[156] <= w_anode1890w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[157] <= w_anode1900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[158] <= w_anode1910w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[159] <= w_anode1920w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[160] <= w_anode1942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[161] <= w_anode1953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[162] <= w_anode1963w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[163] <= w_anode1973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[164] <= w_anode1983w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[165] <= w_anode1993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[166] <= w_anode2003w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[167] <= w_anode2013w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[168] <= w_anode2035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[169] <= w_anode2046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[170] <= w_anode2056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[171] <= w_anode2066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[172] <= w_anode2076w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[173] <= w_anode2086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[174] <= w_anode2096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[175] <= w_anode2106w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[176] <= w_anode2128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[177] <= w_anode2139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[178] <= w_anode2149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[179] <= w_anode2159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[180] <= w_anode2169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[181] <= w_anode2179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[182] <= w_anode2189w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[183] <= w_anode2199w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[184] <= w_anode2221w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[185] <= w_anode2232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[186] <= w_anode2242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[187] <= w_anode2252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[188] <= w_anode2262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[189] <= w_anode2272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[190] <= w_anode2282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[191] <= w_anode2292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[192] <= w_anode2326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[193] <= w_anode2343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[194] <= w_anode2353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[195] <= w_anode2363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[196] <= w_anode2373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[197] <= w_anode2383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[198] <= w_anode2393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[199] <= w_anode2403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[200] <= w_anode2426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[201] <= w_anode2437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[202] <= w_anode2447w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[203] <= w_anode2457w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[204] <= w_anode2467w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[205] <= w_anode2477w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[206] <= w_anode2487w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[207] <= w_anode2497w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[208] <= w_anode2519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[209] <= w_anode2530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[210] <= w_anode2540w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[211] <= w_anode2550w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[212] <= w_anode2560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[213] <= w_anode2570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[214] <= w_anode2580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[215] <= w_anode2590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[216] <= w_anode2612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[217] <= w_anode2623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[218] <= w_anode2633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[219] <= w_anode2643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[220] <= w_anode2653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[221] <= w_anode2663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[222] <= w_anode2673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[223] <= w_anode2683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[224] <= w_anode2705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[225] <= w_anode2716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[226] <= w_anode2726w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[227] <= w_anode2736w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[228] <= w_anode2746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[229] <= w_anode2756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[230] <= w_anode2766w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[231] <= w_anode2776w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[232] <= w_anode2798w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[233] <= w_anode2809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[234] <= w_anode2819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[235] <= w_anode2829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[236] <= w_anode2839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[237] <= w_anode2849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[238] <= w_anode2859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[239] <= w_anode2869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[240] <= w_anode2891w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[241] <= w_anode2902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[242] <= w_anode2912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[243] <= w_anode2922w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[244] <= w_anode2932w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[245] <= w_anode2942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[246] <= w_anode2952w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[247] <= w_anode2962w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[248] <= w_anode2984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[249] <= w_anode2995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[250] <= w_anode3005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[251] <= w_anode3015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[252] <= w_anode3025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[253] <= w_anode3035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[254] <= w_anode3045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[255] <= w_anode3055w[3].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|PU1:inst8|lpm_constant2:inst1
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|microcomputer|PU1:inst8|lpm_constant2:inst1|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|microcomputer|PU1:inst8|lpm_dff0:PU1_REG
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|PU1:inst8|lpm_dff0:PU1_REG|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|PU0:inst7
DATA[7] <> LPM_BUSTRI:inst2.tridata[0]
DATA[6] <> LPM_BUSTRI:inst2.tridata[1]
DATA[5] <> LPM_BUSTRI:inst2.tridata[2]
DATA[4] <> LPM_BUSTRI:inst2.tridata[3]
DATA[3] <> LPM_BUSTRI:inst2.tridata[4]
DATA[2] <> LPM_BUSTRI:inst2.tridata[5]
DATA[1] <> LPM_BUSTRI:inst2.tridata[6]
DATA[0] <> LPM_BUSTRI:inst2.tridata[7]


|microcomputer|PU0:inst7|lpm_bustri:inst2
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|PU0:inst7|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|microcomputer|PU0:inst7|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|PU0:inst7|lpm_counter8:inst6
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|microcomputer|PU0:inst7|lpm_counter8:inst6|lpm_counter:lpm_counter_component
clock => cntr_00j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_00j:auto_generated.q[0]
q[1] <= cntr_00j:auto_generated.q[1]
q[2] <= cntr_00j:auto_generated.q[2]
q[3] <= cntr_00j:auto_generated.q[3]
q[4] <= cntr_00j:auto_generated.q[4]
q[5] <= cntr_00j:auto_generated.q[5]
q[6] <= cntr_00j:auto_generated.q[6]
q[7] <= cntr_00j:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|PU0:inst7|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_00j:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|microcomputer|PU0:inst7|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_00j:auto_generated|cmpr_edc:cmpr2
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|microcomputer|PU0:inst7|lpm_dff0:PU0_REG
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|PU0:inst7|lpm_dff0:PU0_REG|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|RON:inst29
OUTPUT[7] <= lpm_mux0:inst2.result[0]
OUTPUT[6] <= lpm_mux0:inst2.result[1]
OUTPUT[5] <= lpm_mux0:inst2.result[2]
OUTPUT[4] <= lpm_mux0:inst2.result[3]
OUTPUT[3] <= lpm_mux0:inst2.result[4]
OUTPUT[2] <= lpm_mux0:inst2.result[5]
OUTPUT[1] <= lpm_mux0:inst2.result[6]
OUTPUT[0] <= lpm_mux0:inst2.result[7]
NUM[1] => lpm_decode1:inst22.data[0]
NUM[1] => lpm_mux0:inst2.sel[0]
NUM[0] => lpm_decode1:inst22.data[1]
NUM[0] => lpm_mux0:inst2.sel[1]
INPUT[7] => lpm_dff0:AX.data[0]
INPUT[7] => lpm_dff0:BX.data[0]
INPUT[7] => lpm_dff0:CX.data[0]
INPUT[7] => lpm_dff0:DX.data[0]
INPUT[6] => lpm_dff0:AX.data[1]
INPUT[6] => lpm_dff0:BX.data[1]
INPUT[6] => lpm_dff0:CX.data[1]
INPUT[6] => lpm_dff0:DX.data[1]
INPUT[5] => lpm_dff0:AX.data[2]
INPUT[5] => lpm_dff0:BX.data[2]
INPUT[5] => lpm_dff0:CX.data[2]
INPUT[5] => lpm_dff0:DX.data[2]
INPUT[4] => lpm_dff0:AX.data[3]
INPUT[4] => lpm_dff0:BX.data[3]
INPUT[4] => lpm_dff0:CX.data[3]
INPUT[4] => lpm_dff0:DX.data[3]
INPUT[3] => lpm_dff0:AX.data[4]
INPUT[3] => lpm_dff0:BX.data[4]
INPUT[3] => lpm_dff0:CX.data[4]
INPUT[3] => lpm_dff0:DX.data[4]
INPUT[2] => lpm_dff0:AX.data[5]
INPUT[2] => lpm_dff0:BX.data[5]
INPUT[2] => lpm_dff0:CX.data[5]
INPUT[2] => lpm_dff0:DX.data[5]
INPUT[1] => lpm_dff0:AX.data[6]
INPUT[1] => lpm_dff0:BX.data[6]
INPUT[1] => lpm_dff0:CX.data[6]
INPUT[1] => lpm_dff0:DX.data[6]
INPUT[0] => lpm_dff0:AX.data[7]
INPUT[0] => lpm_dff0:BX.data[7]
INPUT[0] => lpm_dff0:CX.data[7]
INPUT[0] => lpm_dff0:DX.data[7]


|microcomputer|RON:inst29|lpm_mux0:inst2
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|RON:inst29|lpm_mux0:inst2|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|RON:inst29|lpm_mux0:inst2|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|RON:inst29|lpm_dff0:AX
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|RON:inst29|lpm_dff0:AX|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|RON:inst29|lpm_decode1:inst22
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|RON:inst29|lpm_decode1:inst22|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|RON:inst29|lpm_decode1:inst22|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|RON:inst29|lpm_dff0:BX
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|RON:inst29|lpm_dff0:BX|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|RON:inst29|lpm_dff0:CX
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|RON:inst29|lpm_dff0:CX|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|RON:inst29|lpm_dff0:DX
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|RON:inst29|lpm_dff0:DX|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|arbiter:inst30
CONTROL_BUS[9] <> inst7
CONTROL_BUS[3] <> inst10


|microcomputer|STACK_CONTROLLER:inst1
CONTROL_BUS[29] <> cmd1
CONTROL_BUS[24] <> inst62
CONTROL_BUS[23] <> inst43
SP_OUT[1] <= lpm_dff1:inst.q[0]
SP_OUT[0] <= lpm_dff1:inst.q[1]
STACK_OUT[7] <= STACK:inst67.OUTPUT[7]
STACK_OUT[6] <= STACK:inst67.OUTPUT[6]
STACK_OUT[5] <= STACK:inst67.OUTPUT[5]
STACK_OUT[4] <= STACK:inst67.OUTPUT[4]
STACK_OUT[3] <= STACK:inst67.OUTPUT[3]
STACK_OUT[2] <= STACK:inst67.OUTPUT[2]
STACK_OUT[1] <= STACK:inst67.OUTPUT[1]
STACK_OUT[0] <= STACK:inst67.OUTPUT[0]
DATA[7] => STACK:inst67.INPUT[7]
DATA[6] => STACK:inst67.INPUT[6]
DATA[5] => STACK:inst67.INPUT[5]
DATA[4] => STACK:inst67.INPUT[4]
DATA[3] => STACK:inst67.INPUT[3]
DATA[2] => STACK:inst67.INPUT[2]
DATA[1] => STACK:inst67.INPUT[1]
DATA[0] => STACK:inst67.INPUT[0]


|microcomputer|STACK_CONTROLLER:inst1|lpm_decode1:inst5
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|STACK_CONTROLLER:inst1|lpm_decode1:inst5|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|STACK_CONTROLLER:inst1|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|STACK_CONTROLLER:inst1|lpm_counter6:inst6
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|microcomputer|STACK_CONTROLLER:inst1|lpm_counter6:inst6|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microcomputer|STACK_CONTROLLER:inst1|lpm_counter6:inst6|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|microcomputer|STACK_CONTROLLER:inst1|lpm_add_sub3:inst4
add_sub => lpm_add_sub:lpm_add_sub_component.add_sub
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
overflow <= lpm_add_sub:lpm_add_sub_component.overflow
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]


|microcomputer|STACK_CONTROLLER:inst1|lpm_add_sub3:inst4|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_fjh:auto_generated.dataa[0]
dataa[1] => add_sub_fjh:auto_generated.dataa[1]
datab[0] => add_sub_fjh:auto_generated.datab[0]
datab[1] => add_sub_fjh:auto_generated.datab[1]
cin => ~NO_FANOUT~
add_sub => add_sub_fjh:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_fjh:auto_generated.result[0]
result[1] <= add_sub_fjh:auto_generated.result[1]
cout <= <GND>
overflow <= add_sub_fjh:auto_generated.overflow


|microcomputer|STACK_CONTROLLER:inst1|lpm_add_sub3:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fjh:auto_generated
add_sub => lsb_cin_wire[0].IN0
add_sub => overflow_wire[0].IN0
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
overflow <= overflow_wire[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= add_sub_cella[0].SUM_OUT
result[1] <= add_sub_cella[1].SUM_OUT


|microcomputer|STACK_CONTROLLER:inst1|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|microcomputer|STACK_CONTROLLER:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|STACK_CONTROLLER:inst1|STACK:inst67
OUTPUT[7] <= lpm_mux0:inst.result[0]
OUTPUT[6] <= lpm_mux0:inst.result[1]
OUTPUT[5] <= lpm_mux0:inst.result[2]
OUTPUT[4] <= lpm_mux0:inst.result[3]
OUTPUT[3] <= lpm_mux0:inst.result[4]
OUTPUT[2] <= lpm_mux0:inst.result[5]
OUTPUT[1] <= lpm_mux0:inst.result[6]
OUTPUT[0] <= lpm_mux0:inst.result[7]
write => inst7.IN0
write => inst8.IN0
write => inst9.IN0
write => inst10.IN0
SP[1] => lpm_decode1:inst12.data[0]
SP[1] => lpm_mux0:inst.sel[0]
SP[0] => lpm_decode1:inst12.data[1]
SP[0] => lpm_mux0:inst.sel[1]
INPUT[7] => lpm_dff0:inst13.data[0]
INPUT[7] => lpm_dff0:inst14.data[0]
INPUT[7] => lpm_dff0:inst15.data[0]
INPUT[7] => lpm_dff0:inst16.data[0]
INPUT[6] => lpm_dff0:inst13.data[1]
INPUT[6] => lpm_dff0:inst14.data[1]
INPUT[6] => lpm_dff0:inst15.data[1]
INPUT[6] => lpm_dff0:inst16.data[1]
INPUT[5] => lpm_dff0:inst13.data[2]
INPUT[5] => lpm_dff0:inst14.data[2]
INPUT[5] => lpm_dff0:inst15.data[2]
INPUT[5] => lpm_dff0:inst16.data[2]
INPUT[4] => lpm_dff0:inst13.data[3]
INPUT[4] => lpm_dff0:inst14.data[3]
INPUT[4] => lpm_dff0:inst15.data[3]
INPUT[4] => lpm_dff0:inst16.data[3]
INPUT[3] => lpm_dff0:inst13.data[4]
INPUT[3] => lpm_dff0:inst14.data[4]
INPUT[3] => lpm_dff0:inst15.data[4]
INPUT[3] => lpm_dff0:inst16.data[4]
INPUT[2] => lpm_dff0:inst13.data[5]
INPUT[2] => lpm_dff0:inst14.data[5]
INPUT[2] => lpm_dff0:inst15.data[5]
INPUT[2] => lpm_dff0:inst16.data[5]
INPUT[1] => lpm_dff0:inst13.data[6]
INPUT[1] => lpm_dff0:inst14.data[6]
INPUT[1] => lpm_dff0:inst15.data[6]
INPUT[1] => lpm_dff0:inst16.data[6]
INPUT[0] => lpm_dff0:inst13.data[7]
INPUT[0] => lpm_dff0:inst14.data[7]
INPUT[0] => lpm_dff0:inst15.data[7]
INPUT[0] => lpm_dff0:inst16.data[7]


|microcomputer|STACK_CONTROLLER:inst1|STACK:inst67|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|microcomputer|STACK_CONTROLLER:inst1|STACK:inst67|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_c4e:auto_generated.data[0]
data[0][1] => mux_c4e:auto_generated.data[1]
data[0][2] => mux_c4e:auto_generated.data[2]
data[0][3] => mux_c4e:auto_generated.data[3]
data[0][4] => mux_c4e:auto_generated.data[4]
data[0][5] => mux_c4e:auto_generated.data[5]
data[0][6] => mux_c4e:auto_generated.data[6]
data[0][7] => mux_c4e:auto_generated.data[7]
data[1][0] => mux_c4e:auto_generated.data[8]
data[1][1] => mux_c4e:auto_generated.data[9]
data[1][2] => mux_c4e:auto_generated.data[10]
data[1][3] => mux_c4e:auto_generated.data[11]
data[1][4] => mux_c4e:auto_generated.data[12]
data[1][5] => mux_c4e:auto_generated.data[13]
data[1][6] => mux_c4e:auto_generated.data[14]
data[1][7] => mux_c4e:auto_generated.data[15]
data[2][0] => mux_c4e:auto_generated.data[16]
data[2][1] => mux_c4e:auto_generated.data[17]
data[2][2] => mux_c4e:auto_generated.data[18]
data[2][3] => mux_c4e:auto_generated.data[19]
data[2][4] => mux_c4e:auto_generated.data[20]
data[2][5] => mux_c4e:auto_generated.data[21]
data[2][6] => mux_c4e:auto_generated.data[22]
data[2][7] => mux_c4e:auto_generated.data[23]
data[3][0] => mux_c4e:auto_generated.data[24]
data[3][1] => mux_c4e:auto_generated.data[25]
data[3][2] => mux_c4e:auto_generated.data[26]
data[3][3] => mux_c4e:auto_generated.data[27]
data[3][4] => mux_c4e:auto_generated.data[28]
data[3][5] => mux_c4e:auto_generated.data[29]
data[3][6] => mux_c4e:auto_generated.data[30]
data[3][7] => mux_c4e:auto_generated.data[31]
sel[0] => mux_c4e:auto_generated.sel[0]
sel[1] => mux_c4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c4e:auto_generated.result[0]
result[1] <= mux_c4e:auto_generated.result[1]
result[2] <= mux_c4e:auto_generated.result[2]
result[3] <= mux_c4e:auto_generated.result[3]
result[4] <= mux_c4e:auto_generated.result[4]
result[5] <= mux_c4e:auto_generated.result[5]
result[6] <= mux_c4e:auto_generated.result[6]
result[7] <= mux_c4e:auto_generated.result[7]


|microcomputer|STACK_CONTROLLER:inst1|STACK:inst67|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_c4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|microcomputer|STACK_CONTROLLER:inst1|STACK:inst67|lpm_dff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|STACK_CONTROLLER:inst1|STACK:inst67|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|STACK_CONTROLLER:inst1|STACK:inst67|lpm_decode1:inst12
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|microcomputer|STACK_CONTROLLER:inst1|STACK:inst67|lpm_decode1:inst12|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|microcomputer|STACK_CONTROLLER:inst1|STACK:inst67|lpm_decode1:inst12|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode24w[1].IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|STACK_CONTROLLER:inst1|STACK:inst67|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|STACK_CONTROLLER:inst1|STACK:inst67|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|STACK_CONTROLLER:inst1|STACK:inst67|lpm_dff0:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|STACK_CONTROLLER:inst1|STACK:inst67|lpm_dff0:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|microcomputer|STACK_CONTROLLER:inst1|STACK:inst67|lpm_dff0:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|microcomputer|STACK_CONTROLLER:inst1|STACK:inst67|lpm_dff0:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


