<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport"
        content="width=device-width, user-scalable=no, initial-scale=1.0, maximum-scale=1.0, minimum-scale=1.0">
    <meta http-equiv="X-UA-Compatible" content="ie=edge">
    <link href="./static/css/base.css" rel="stylesheet">
    <link href="./static/css/tailwind.min.css" rel="stylesheet">
    <link href="https://fonts.font.im/css?family=Source+Serif+Pro%7CLato%7CInconsolata" rel="stylesheet"
        type="text/css">
    <title> slide </title>
    <!-- browser favicon -->
    <link rel="shortcut icon" href="./static/img/favicon.png">
    <style>
        .font-sans {
            font-family: 'Lato', 'SimHei', 'STHeiti', 'SimHei', 'Serif';
        }

        .font-serif {
            font-family: 'Source Serif Pro', 'Songti SC', 'SimSun', 'Serif', serif;
        }
    </style>
    <!-- <link rel="stylesheet" href="https://jyywiki.cn/static/katex/katex.min.css">
    <script defer src="https://jyywiki.cn/static/katex/katex.min.js"></script> -->
    <link rel="stylesheet" href="./static/katex/katex.min.css">
    <script defer src="./static/katex/katex.min.js"></script>
    <!-- <script defer src="https://jyywiki.cn/static/katex/auto-render.min.js"
        integrity="sha384-+VBxd3r6XgURycqtZ117nYw44OOcIax56Z4dCRWbxyPt0Koah1uHoK0o4+/RRE05"
        crossorigin="anonymous"></script> -->
    <script defer src="./static/katex/auto-render.min.js"></script>
    <script src="plugin/markdown/markdown.js"></script>
    <script>
        document.addEventListener("DOMContentLoaded", function () {
            renderMathInElement(document.body, {
                // customised options
                // &#8226; auto-render specific keys, e.g.:
                delimiters: [
                    { left: '$$', right: '$$', display: true },
                    { left: '$', right: '$', display: false },
                    { left: '\\(', right: '\\)', display: false },
                    { left: '\\[', right: '\\]', display: true }
                ],
                // &#8226; rendering keys, e.g.:
                throwOnError: false
            });
        });
    </script>

    <link rel="stylesheet" href="./static/reveal/reveal.css">
    <link rel="stylesheet" href="./static/reveal/theme/simple.css" id="theme">
    <link rel="stylesheet" href="./static/jyy/jyy.css">

</head>

<body class="d-flex flex-column h-100">

    <div class="reveal">
        <div class="slides">
            <section><section><div class="center middle"><div style="width:100%"><div><h1 id="fpu" class="text-2xl mt-2 font-sans">FPU 协处理器与扩展指令</h1>
<hr/>

<blockquote>
<p class="font-serif my-1"><a href="https://cpipc.acge.org.cn/cw/hp/10">中国研究生创芯大赛</a></p>
</blockquote>
<hr/>

<blockquote>
<p class="font-serif my-1">2024/05/19</p>
</blockquote></div></div></div></section></section><section><section><div class="center middle"><div style="width:100%"><div><h1 id="1" class="text-2xl mt-2 font-sans">1 相关概念</h1></div></div></div></section><section><div><h2 id="11" class="text-xl mt-2 pb-2 font-sans">1.1 协处理器</h2>
<p class="font-serif my-1">协处理器基本架构如下图所示：
<img alt="协处理器" src="./static/img/bcfbb880d115418f88ff80395d1e677b.png"/></p></div></section><section><div><h3 id="111-cu">1.1.1 CU</h3>
<p class="font-serif my-1">CU（<em>Control Unit</em>）：<strong>控制单元</strong>，负责指导和协调整个处理器的工作流程。CU解码指令、控制数据流、管理寄存器和执行单元之间的数据传输，确保指令按照正确的顺序和时间执行</p></div></section><section><div><h3 id="112-au">1.1.2 AU</h3>
<p class="font-serif my-1">AU（<em>Arithmetic Unit</em>）：<strong>算术单元</strong>，负责执行算术运算，包括加法、减法、乘法、除法等数值计算操作。AU通常包括整数运算单元（Integer Unit）和浮点运算单元（Floating Point Unit），用于处理整数和浮点数的运算。</p></div></section><section><div><h3 id="113-fpu">1.1.3 FPU</h3>
<p class="font-serif my-1">FPU（<em>Floating Point Unit</em>）：<strong>浮点运算单元</strong>，是处理器中的一个专门模块，用于执行浮点数的运算操作。FPU 负责执行诸如加法、减法、乘法、除法以及其他浮点数运算的操作。</p></div></section><section><div><h3 id="114-npu">1.1.4 NPU</h3>
<p class="font-serif my-1">NPU（<em>Neural Processing Unit</em>）：<strong>神经网络处理单元</strong>，专门用于执行神经网络推理和训练任务的硬件加速器，具有高效、并行、低功耗和定制化等特点。</p></div></section><section><div><h3 id="115-others">1.1.5 Others</h3>
<p class="font-serif my-1">DDR（<em>Double Data Rate</em>）是一种内存类型，它在每个时钟周期传输两次数据，从而实现了比传统内存更高的数据传输速率。DDR 内存通常用于计算机系统中作为主存储器，用于存储程序和数据。DDR 内存的速度通常以频率（例如 DDR3-1600、DDR4-3200）来表示，表示每秒传输的数据次数。</p>
<p class="font-serif my-1">CAM（<em>Content-Addressable Memory</em>）是一种具有快速查找功能的存储器，它能够根据数据内容来查找存储的数据，而不是根据地址。CAM 内存通常用于高速缓存、路由表和网络设备中的数据查找操作，以提高查找速度和效率。</p>
<p class="font-serif my-1">HDMI（<em>High-Definition Multimedia Interface</em>）是一种数字化音视频接口标准，用于传输高清晰度音视频信号。HDMI 接口通常用于连接电视、显示器、投影仪、游戏机、计算机等设备，以实现高质量的音视频传输和显示。HDMI 接口支持多种分辨率和音频格式，并可以通过单一的电缆传输音视频信号和其他数据。</p></div></section><section><div><h2 id="12-risc-v" class="text-xl mt-2 pb-2 font-sans">1.2 RISC-V 指令集</h2>
<p class="font-serif my-1">RISC-V 是一款开源指令集，其设计简洁高效模块化，适用于各种应用场景，并有良好的可移植性和可扩展性。RISC-V 指令集包括基本指令和拓展指令，这些指令被设计用于执行各种计算任务和操作。</p>
<p class="font-serif my-1"><img alt="RISC-V指令集" src="./static/img/cf4186bff1b443b99f4c60cd5f1d5440.png"/></p></div></section><section><div><h3 id="121">1.2.1 基本指令</h3>
<p class="font-serif my-1">整数指令集 I 包括算术、逻辑、分支、访存（访问内存）指令等，已经可以实现一个完整的软件栈。根据寄存器位宽和地址空间不同，其分为32、64、128位三种不同类型。</p></div></section><section><div><h3 id="122">1.2.2 拓展指令</h3>
<p class="font-serif my-1">若CPU有更多的功能要求，可以在基础指令的基础上组装扩展指令，扩展指令主要有以下这些：
- M：乘除法、取模求余指令
- F：单精度浮点指令
- D：双精度浮点指令
- Q：四倍浮点指令
- A：原子操作指令，例如常见的cas（compare and swap）指令
- C：压缩指令，主要用于改善程序大小
- G：= I+M+A+D+F，表示通用处理器所包含的指令集</p></div></section><section><div><h3 id="123">1.2.3 指令格式</h3>
<p class="font-serif my-1">RISC-V指令根据格式特点可以分为六种类型（Type）：
- R Type：用于寄存器——寄存器之间的操作 （Register）
- I Type：短立即数及内存访问操作（Immediate）
- S Type：用于内存store操作 （Store）
- B Type：用于条件跳转操作 （Branch）
- U Type：用于长立即数操作
- J Type：用于无条件跳转操作 （Jump）</p></div></section><section><div><h3 id="123">1.2.3 指令格式</h3>
<p class="font-serif my-1"><img alt="指令格式" src="./static/img/fd6a2257f2be4bfb8f27dfac97f99805.png"/></p></div></section><section><div><h2 id="13-e203" class="text-xl mt-2 pb-2 font-sans">1.3 蜂鸟 E203</h2>
<p class="font-serif my-1">蜂鸟 E203 是一款基于 RISC-V 开源指令集架构的处理器，其 CPU 核心通过实现 RISC-V 指令集，实现了高性能、低功耗、可拓展的处理能力，适用于各种嵌入式系统和物联网设备。</p>
<p class="font-serif my-1"><img alt="蜂鸟E203" src="./static/img/23bfead0e49548acb2ae7136a49f5fca.png"/></p></div></section><section><div><h3 id="131">1.3.1 总线架构</h3>
<p class="font-serif my-1">E203 使用了 <strong>nice 总线</strong>作为内部总线架构，nice 总线具有低延迟、高吞吐量的特点，能够有效地连接 CPU、内存、外设等各个部件，实现指令或数据的快速传输和处理。</p>
<p class="font-serif my-1">E203 支持<strong>指令拓展功能</strong>，可以根据具体的应用需求扩展和优化指令集，以提高处理器的性能和功能。通过指令拓展功能，可以实现针对特定应用场景（如浮点并行加速）的优化指令，加速特定算法和操作的执行，从而提高整体系统的性能和效率。</p></div></section></section><section><section><div class="center middle"><div style="width:100%"><div><h1 id="2" class="text-2xl mt-2 font-sans">2 协处理流程</h1></div></div></div></section><section><div><h2 id="21" class="text-xl mt-2 pb-2 font-sans">2.1 基本流程</h2>
<p class="font-serif my-1">蜂鸟 E203 通过 nice 总线中的通道将主处理器上的R型拓展指令传输到协处理器，协处理器执行拓展指令，数据写入DDR，并将处理结果传回主处理器。</p>
<div class="codehilite"><pre class="bg-gray-100 overflow-x-auto rounded p-2 mb-2 mt-2"><span/><code><span class="n">stateDiagram</span>

<span class="w">    </span><span class="n">state</span><span class="w"> </span><span class="err">主处理器</span><span class="w"> </span><span class="p">{</span>
<span class="w">        </span><span class="n">Insn</span><span class="w"> </span><span class="o">--&gt;</span><span class="w"> </span><span class="n">Req</span>
<span class="w">        </span><span class="n">Req</span>
<span class="w">        </span><span class="n">MRes</span>
<span class="w">        </span><span class="n">MRes</span><span class="w"> </span><span class="o">--&gt;</span><span class="w"> </span><span class="n">MSign</span>
<span class="w">    </span><span class="p">}</span>

<span class="w">    </span><span class="n">Req</span><span class="w"> </span><span class="o">--&gt;</span><span class="w"> </span><span class="n">Res</span>
<span class="w">    </span><span class="n">MReq</span><span class="w"> </span><span class="o">--&gt;</span><span class="w"> </span><span class="n">MRes</span>
<span class="w">    </span><span class="n">Res</span><span class="w"> </span><span class="o">--&gt;</span><span class="w"> </span><span class="n">Req</span>
<span class="w">    </span><span class="n">MRes</span><span class="w"> </span><span class="o">--&gt;</span><span class="w"> </span><span class="n">MReq</span>
<span class="w">    </span><span class="n">MRes</span><span class="w"> </span><span class="o">--&gt;</span><span class="w"> </span><span class="n">DDR</span>
<span class="w">    </span><span class="n">DDR</span><span class="w"> </span><span class="o">--&gt;</span><span class="w"> </span><span class="n">MRes</span>


<span class="w">    </span><span class="n">state</span><span class="w"> </span><span class="err">协处理器</span><span class="w"> </span><span class="p">{</span>
<span class="w">        </span><span class="n">Res</span>
<span class="w">        </span><span class="n">MReq</span>
<span class="w">        </span><span class="kt">Data</span><span class="w"> </span><span class="o">--&gt;</span><span class="w"> </span><span class="n">MReq</span>
<span class="w">        </span><span class="n">Res</span><span class="w"> </span><span class="o">--&gt;</span><span class="w"> </span><span class="n">ISign</span>
<span class="w">    </span><span class="p">}</span>
</code></pre></div></div></section><section><div><h3 id="211">2.1.1 通道</h3>
<ol>
<li class="ml-8">请求通道【主-&gt;协】（<em>Request Channel</em>）：主处理器处于流水线 EXU 级时解码到 R型拓展指令，向协处理器发送请求，并将指令的编码信息和源操作数传输到协处理器。</li>
<li class="ml-8">反馈通道【协-&gt;主】（<em>Response Channel</em>）：协处理器执行拓展指令，执行完毕传输回主处理器反馈结果。</li>
<li class="ml-8">存储器请求通道【协-&gt;主】（<em>Memory Request Channel</em>）：协处理器向主处理器发送存储器读写请求，将运算结果传输到存储器。</li>
<li class="ml-8">存储器反馈通道【主-&gt;协】（<em>Memory Response Channel</em>）：主处理器向协处理器发送存储器读写结果。</li>
</ol></div></section><section><div><h3 id="212">2.1.2 通道参数</h3>
<blockquote>
<p class="font-serif my-1">通道参数：
<img alt="通道参数" src="./static/img/25fa56c249bc4e3d84a40dc5d543b17b.png"/></p>
</blockquote></div></section></section><section><section><div class="center middle"><div style="width:100%"><div><h1 id="3" class="text-2xl mt-2 font-sans">3 项目说明</h1></div></div></div></section><section><div><h2 id="31" class="text-xl mt-2 pb-2 font-sans">3.1 项目目标</h2>
<p class="font-serif my-1">项目目标：通过给蜂鸟 E203 添加协处理器，设计 R 型拓展指令与 NMS 算法，实现对图像目标检测算法的加速。</p>
<p class="font-serif my-1">项目细则：
1. 软件部分：
   1. RISC-V R型指令设计
   2. NMS 算法设计
   3. 软件功能验证
2. 硬件部分：
   1. AU 组件设计
   2. CU 组件设计
   3. FPU 组件设计
   4. 硬件上版验证
3. 对比实验：
   1. 数据集
   2. 评价指标</p></div></section><section><div><h2 id="32" class="text-xl mt-2 pb-2 font-sans">3.2 软件部分</h2></div></section><section><div><h3 id="321-nice">3.2.1 NICE指令格式</h3>
<p class="font-serif my-1">为了方便用户扩展自定义指令，RISC-V ISA在32位指令中预定义了4组自定义指令类型（Custom-0、Custom-1、Custom-2、Custom-3），每组都有自己的操作码。</p>
<div class="codehilite"><pre class="bg-gray-100 overflow-x-auto rounded p-2 mb-2 mt-2"><span/><code>Custom-0:
........ ........ ........ .00010..
Custom-1:
........ ........ ........ .01010..
Custom-2:
........ ........ ........ .10110..
Custom-3:
........ ........ ........ .11110..
</code></pre></div></div></section><section><div><h3 id="322">3.2.2 自定义指令设计</h3>
<p class="font-serif my-1">在 E203 Core 中，用户可以使用这 4 个自定义指令组（Custom-0、Custom-1、Custom-2、Custom-3）进行 NICE 扩展，下图显示了 NICE 指令格式的详细信息：
<img alt="RISC-V指令集" src="./static/img/6079af2b1d664d0ab210d6656df023c8.png"/></p>
<table>
<thead>
<tr>
<th style="text-align: center;">域</th>
<th style="text-align: center;">描述</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: center;">opcode</td>
<td style="text-align: center;">选择 Custom 指令</td>
</tr>
<tr>
<td style="text-align: center;">rd</td>
<td style="text-align: center;">目的寄存器索引</td>
</tr>
<tr>
<td style="text-align: center;">xs2</td>
<td style="text-align: center;">设置该值：rs2会被读入</td>
</tr>
<tr>
<td style="text-align: center;">xs1</td>
<td style="text-align: center;">设置该值：rs1会被读入</td>
</tr>
<tr>
<td style="text-align: center;">xd</td>
<td style="text-align: center;">设置该值：rd会被写入</td>
</tr>
<tr>
<td style="text-align: center;">rs1</td>
<td style="text-align: center;">源操作数 1 的索引</td>
</tr>
<tr>
<td style="text-align: center;">rs2</td>
<td style="text-align: center;">源操作数 2 的索引</td>
</tr>
<tr>
<td style="text-align: center;">funct7</td>
<td style="text-align: center;">自定义 7 位操作码</td>
</tr>
</tbody>
</table></div></section><section><div><h3 id="323-nice">3.2.3 NICE指令设计</h3>
<table>
<thead>
<tr>
<th style="text-align: center;">指令</th>
<th style="text-align: center;">功能</th>
<th style="text-align: center;">编码</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: center;">insn1</td>
<td style="text-align: center;">将数据写入FPU的Buffer内</td>
<td style="text-align: center;"><code>.insn r 0x7b, 1, 1, %0, %1, %2</code></td>
</tr>
<tr>
<td style="text-align: center;">insn2</td>
<td style="text-align: center;"/>
<td style="text-align: center;"/>
</tr>
<tr>
<td style="text-align: center;">insn3</td>
<td style="text-align: center;"/>
<td style="text-align: center;"/>
</tr>
<tr>
<td style="text-align: center;">insn4</td>
<td style="text-align: center;"/>
<td style="text-align: center;"/>
</tr>
<tr>
<td style="text-align: center;">insn5</td>
<td style="text-align: center;"/>
<td style="text-align: center;"/>
</tr>
<tr>
<td style="text-align: center;">insn6</td>
<td style="text-align: center;"/>
<td style="text-align: center;"/>
</tr>
</tbody>
</table></div></section><section><div><h3 id="324">3.2.4 具体代码</h3>
<div class="codehilite"><pre class="bg-gray-100 overflow-x-auto rounded p-2 mb-2 mt-2"><span/><code><span class="c1">// insn.h</span>
<span class="cp">#ifndef __INSN_H__</span>
<span class="cp">#define __INSN_H__</span>

<span class="cp">#include</span><span class="w"> </span><span class="cpf">&lt;hbird_sdk_soc.h&gt;</span>

<span class="c1">// ============================================================================= //</span>
<span class="c1">//                       Design of R-Type FPU Instructions</span>
<span class="c1">// ============================================================================= //</span>

<span class="c1">// custom insn1: Write data to FPU Buffer.</span>
<span class="c1">// rs1: Register index of source data address</span>
<span class="c1">// rs2: Register index of source data length (0 : 128 : 2048)</span>
<span class="n">__STATIC_FORCEINLINE</span><span class="w"> </span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">custom_insn1</span><span class="p">(</span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">rs1</span><span class="p">,</span><span class="w"> </span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">rs2</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="c1">// Set no rd return: zero register</span>
<span class="w">    </span><span class="kt">int</span><span class="w"> </span><span class="n">zero</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
<span class="w">    </span><span class="k">asm</span><span class="w"> </span><span class="k">volatile</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="c1">// .insn r opcode, func3, func7, rd, rs1, rs2</span>
<span class="w">       </span><span class="s">".insn r 0x7b, 1, 1, %0, %1, %2"</span>
<span class="w">             </span><span class="o">:</span><span class="s">"=r"</span><span class="p">(</span><span class="n">zero</span><span class="p">)</span>
<span class="w">             </span><span class="o">:</span><span class="s">"r"</span><span class="p">(</span><span class="n">rs1</span><span class="p">),</span><span class="w"> </span><span class="s">"r"</span><span class="p">(</span><span class="n">rs2</span><span class="p">)</span>
<span class="w">     </span><span class="p">);</span>
<span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="c1">// custom insn2: Add two floats in FPU, and get result.</span>
<span class="c1">// rs1: Register index of source data address</span>
<span class="c1">// rs2: Register index of result of two floats' addition</span>
<span class="n">__STATIC_FORCEINLINE</span><span class="w"> </span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">custom_insn2</span><span class="p">(</span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">rs1</span><span class="p">,</span><span class="w"> </span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">rs2</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="c1">// Set no rd return: zero register</span>
<span class="w">    </span><span class="kt">int</span><span class="w"> </span><span class="n">zero</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
<span class="w">    </span><span class="k">asm</span><span class="w"> </span><span class="k">volatile</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="c1">// .insn r opcode, func3, func7, rd, rs1, rs2</span>
<span class="w">       </span><span class="s">".insn r 0x7b, 1, 2, %0, %1, %2"</span>
<span class="w">             </span><span class="o">:</span><span class="s">"=r"</span><span class="p">(</span><span class="n">zero</span><span class="p">)</span>
<span class="w">             </span><span class="o">:</span><span class="s">"r"</span><span class="p">(</span><span class="n">rs1</span><span class="p">),</span><span class="w"> </span><span class="s">"r"</span><span class="p">(</span><span class="n">rs2</span><span class="p">)</span>
<span class="w">     </span><span class="p">);</span>
<span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="c1">// custom insn3: Get softmax result from FPU.</span>
<span class="c1">// rs1: Register index of result of softmax layer addition</span>
<span class="n">__STATIC_FORCEINLINE</span><span class="w"> </span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">custom_insn3</span><span class="p">(</span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">rs1</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="c1">// Set no rd return: zero register</span>
<span class="w">    </span><span class="kt">int</span><span class="w"> </span><span class="n">zero</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
<span class="w">    </span><span class="k">asm</span><span class="w"> </span><span class="k">volatile</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="c1">// .insn r opcode, func3, func7, rd, rs1, rs2</span>
<span class="w">       </span><span class="s">".insn r 0x7b, 1, 3, %0, %1, x0"</span>
<span class="w">            </span><span class="o">:</span><span class="s">"=r"</span><span class="p">(</span><span class="n">zero</span><span class="p">)</span>
<span class="w">             </span><span class="o">:</span><span class="s">"r"</span><span class="p">(</span><span class="n">rs1</span><span class="p">)</span>
<span class="w">     </span><span class="p">);</span>
<span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="mi">3</span><span class="p">;</span>
<span class="p">}</span>


<span class="c1">// custom insn4: Define if use FPU float2fixed-point module.</span>
<span class="c1">// rs1: Bool value (0: No Use, 1: Use)</span>
<span class="n">__STATIC_FORCEINLINE</span><span class="w"> </span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">custom_insn4</span><span class="p">(</span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">rs1</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="c1">// Set no rd return: zero register</span>
<span class="w">    </span><span class="kt">int</span><span class="w"> </span><span class="n">zero</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
<span class="w">    </span><span class="k">asm</span><span class="w"> </span><span class="k">volatile</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="c1">// .insn r opcode, func3, func7, rd, rs1, rs2</span>
<span class="w">       </span><span class="s">".insn r 0x7b, 1, 4, %0, %1, x0"</span>
<span class="w">             </span><span class="o">:</span><span class="s">"=r"</span><span class="p">(</span><span class="n">zero</span><span class="p">)</span>
<span class="w">             </span><span class="o">:</span><span class="s">"r"</span><span class="p">(</span><span class="n">rs1</span><span class="p">)</span>
<span class="w">     </span><span class="p">);</span>
<span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="mi">4</span><span class="p">;</span>
<span class="p">}</span>

<span class="c1">// custom insn5: Load data from DDR. (DDR -&gt; Mem)</span>
<span class="c1">// rs1: Register index of data address in memory. (Where to write data. len: 128 word = int[128])</span>
<span class="c1">// rs2: E203 array index. (Where to fetch data)</span>
<span class="n">__STATIC_FORCEINLINE</span><span class="w"> </span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">custom_insn5</span><span class="p">(</span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">rs1</span><span class="p">,</span><span class="w"> </span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">rs2</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="c1">// Set no rd return: zero register</span>
<span class="w">    </span><span class="kt">int</span><span class="w"> </span><span class="n">zero</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
<span class="w">    </span><span class="k">asm</span><span class="w"> </span><span class="k">volatile</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="c1">// .insn r opcode, func3, func7, rd, rs1, rs2</span>
<span class="w">       </span><span class="s">".insn r 0x7b, 1, 5, %0, %1, %2"</span>
<span class="w">            </span><span class="o">:</span><span class="s">"=r"</span><span class="p">(</span><span class="n">zero</span><span class="p">)</span>
<span class="w">            </span><span class="o">:</span><span class="s">"r"</span><span class="p">(</span><span class="n">rs1</span><span class="p">),</span><span class="w"> </span><span class="s">"r"</span><span class="p">(</span><span class="n">rs2</span><span class="p">)</span>
<span class="w">     </span><span class="p">);</span>
<span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="mi">5</span><span class="p">;</span>
<span class="p">}</span>

<span class="c1">// custom insn6: Write data to DDR. (Mem -&gt; DDR)</span>
<span class="c1">// rs1: Register index of data address in memory. (Where to fetch data. len: 128 word = int[128])</span>
<span class="c1">// rs2: E203 array index. (Where to write data)</span>
<span class="n">__STATIC_FORCEINLINE</span><span class="w"> </span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">custom_insn6</span><span class="p">(</span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">rs1</span><span class="p">,</span><span class="w"> </span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">rs2</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="c1">// Set no rd return: zero register</span>
<span class="w">    </span><span class="kt">int</span><span class="w"> </span><span class="n">zero</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
<span class="w">    </span><span class="k">asm</span><span class="w"> </span><span class="k">volatile</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="c1">// .insn r opcode, func3, func7, rd, rs1, rs2</span>
<span class="w">       </span><span class="s">".insn r 0x7b, 1, 6, %0, %1, %2"</span>
<span class="w">            </span><span class="o">:</span><span class="s">"=r"</span><span class="p">(</span><span class="n">zero</span><span class="p">)</span>
<span class="w">            </span><span class="o">:</span><span class="s">"r"</span><span class="p">(</span><span class="n">rs1</span><span class="p">),</span><span class="w"> </span><span class="s">"r"</span><span class="p">(</span><span class="n">rs2</span><span class="p">)</span>
<span class="w">     </span><span class="p">);</span>
<span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="mi">6</span><span class="p">;</span>
<span class="p">}</span>


<span class="cp">#endif</span>
</code></pre></div></div></section></section><section><section><div><h2 id="_1" class="text-xl mt-2 pb-2 font-sans">参考资料</h2>
<blockquote>
<ol>
<li class="ml-8"><a href="https://github.com/riscv/riscv-isa-manual">RISC-V ISA Manual | Github</a></li>
<li class="ml-8"><a href="https://zhuanlan.zhihu.com/p/558799873">RISC-V 指令集介绍 | Zhihu</a></li>
<li class="ml-8"><a href="https://www.rvmcu.com/community-topic-id-340.html">蜂鸟E203协处理器参考示例</a></li>
<li class="ml-8"><a href="https://www.rvmcu.com/community-topic-id-386.html">NucleiStudio 和 vivado 软硬件联合仿真</a></li>
<li class="ml-8"><a href="https://doc.nucleisys.com/hbirdv2/overview/overview.html">蜂鸟 E203 介绍</a></li>
<li class="ml-8"><a href="https://blog.csdn.net/qq_41384531/article/details/126183162">纯C实现NMS算法 | CSDN</a></li>
<li class="ml-8"><a href="https://www.rvmcu.com/community-topic-id-386.html">蜂鸟E203协处理器指令集参考</a></li>
</ol>
</blockquote></div></section></section><section><section><div class="center middle"><div style="width:100%"><div><h1 id="thanks" class="text-2xl mt-2 font-sans">Thanks!</h1></div></div></div></section></section>
        </div>
    </div>

    <script src="./static/reveal/reveal.js"></script>

    <script>
        Reveal.initialize({

            width: 1024, height: 768,

            slideNumber: 'c/t',
            controlsTutorial: false,
            progress: false,
            hash: true,
            center: false,
            autoAnimateUnmatched: true,
            autoAnimateEasing: 'ease-out',
            autoAnimateDuration: 0.3,
            transitionSpeed: 'fast'
        });
    </script>
</body>

</html>