/*******************************************************************************
*              (c), Copyright 2001, Marvell International Ltd.                 *
* THIS CODE CONTAINS CONFIDENTIAL INFORMATION OF MARVELL SEMICONDUCTOR, INC.   *
* NO RIGHTS ARE GRANTED HEREIN UNDER ANY PATENT, MASK WORK RIGHT OR COPYRIGHT  *
* OF MARVELL OR ANY THIRD PARTY. MARVELL RESERVES THE RIGHT AT ITS SOLE        *
* DISCRETION TO REQUEST THAT THIS CODE BE IMMEDIATELY RETURNED TO MARVELL.     *
* THIS CODE IS PROVIDED "AS IS". MARVELL MAKES NO WARRANTIES, EXPRESSED,       *
* IMPLIED OR OTHERWISE, REGARDING ITS ACCURACY, COMPLETENESS OR PERFORMANCE.   *
********************************************************************************
*/
/**
********************************************************************************
* @file prvUtfDeviceMatrixData.h
*
* @brief Internal header with Device Matrix data.
* This file is automatically generated from the various Device Matrix
* files.
*
* @version   26
********************************************************************************
*/
#ifndef __prvUtfDeviceMatrixDatah
#define __prvUtfDeviceMatrixDatah

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */

/* macro to convert : CPSS_98CX8420_CNS (0xD40F11AB)  to be : 0xD40F */
#define DEVICE_ID_FROM_DEVICE_TYPE_MAC(devType) (0xFFFF & (devType >> 16))

/* indication that number of arps is 4*tunnelStart  */
#define ARP_FROM_TS_INDICATION_CNS  0xFFFFFFFF
/* indication that number of vidx is 4K */
#define VIDX_NUM_4K_INDICATION_CNS  0xFFFFFFFF
/* indication that 'tunnelTermination' need to use value from 'ingressAcls'
   because the single TCAM is shared */
#define SINGLE_TCAM_INDICATION_CNS  0xFFFFFFFF
/* indication that 'egressPolicer' need to use value from 'ingressPolicer'
   because the IPLR and EPLR are shared */
#define SHARED_ING_EGR_POLICER_INDICATION_CNS  0xFFFFFFFF

#define PIPE_INDICATION 0x80000000
/* indication that value = ('per pipe') multipled by (num of pipes) */
#define PIPE_MULTIPLE_INDICATION(value) (value | (PIPE_INDICATION))

static PRV_UTF_DEVICE_MATRIX_DATA_STC prvUtfDeviceMatrixDataForXcat3[] =
{
                        /* deviceId,    bufferMemory, transmitDescr,      fdb,           txQueues,       mcGroups,       trunks,         mstp,           ingressAcls,    ingressPolicer, egressPolicer, arp,          tunnelStart,  tunnelTermination, lpm,          routerNextHop, ipMll,          cnc,          oam,          vlanTranslationSupport, tr101Support, networkPorts, networkPortsType,   stackPorts data1InfoPtr*/
/*CPSS_98DX3336_CNS*/    {  0xF400,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,          _1K,          3328,              (13*_1K),     _4K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX3335_CNS*/    {  0xF401,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,          _1K,          3328,              (13*_1K),     _4K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX3334_CNS*/    {  0xF402,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,          _1K,          3328,              (13*_1K),     _4K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      16,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX3333_CNS*/    {  0xF403,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,          _1K,          3328,              (13*_1K),     _4K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      8,            PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX3226_CNS*/    {  0xF404,         _12M,         _6K,           _16K,           8,              _1K,            127,            256,            512,            512,            128,           _1K,          NA_TABLE_CNS,  256,              512,          512,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX3225_CNS*/    {  0xF405,         _12M,         _6K,           _16K,           8,              _1K,            127,            256,            512,            512,            128,           _1K,          NA_TABLE_CNS,  256,              512,          512,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX3224_CNS*/    {  0xF406,         _12M,         _6K,           _16K,           8,              _1K,            127,            256,            512,            512,            128,           _1K,          NA_TABLE_CNS,  256,              512,          512,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      16,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX3223_CNS*/    {  0xF407,         _12M,         _6K,           _16K,           8,              _1K,            127,            256,            512,            512,            128,           _1K,          NA_TABLE_CNS,  256,              512,          512,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      8,            PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX336S_CNS*/    {  0xF500,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,          _1K,          3328,              (13*_1K),     _4K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX336R_CNS*/    {  0xF50C,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _2K,           1366,            342,           _5K/2,        NA_TABLE_CNS,  _1K,              (4*_1K),      _3K,           _2K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX336E_CNS*/    {  0xF50D,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _2K,           1366,            342,           _5K/2,        NA_TABLE_CNS,  _1K,              (4*_1K),      _3K,           _2K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX335S_CNS*/    {  0xF501,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,          _1K,          3328,              (13*_1K),     _4K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX334S_CNS*/    {  0xF502,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,          _1K,          3328,              (13*_1K),     _4K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      16,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX333S_CNS*/    {  0xF503,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,          _1K,          3328,              (13*_1K),     _4K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      8,            PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX226S_CNS*/    {  0xF504,         _12M,         _6K,           _16K,           8,              _1K,            127,            256,            512,            512,            128,           _1K,          NA_TABLE_CNS,  256,              512,          512,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX225S_CNS*/    {  0xF505,         _12M,         _6K,           _16K,           8,              _1K,            127,            256,            512,            512,            128,           _1K,          NA_TABLE_CNS,  256,              512,          512,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX224S_CNS*/    {  0xF506,         _12M,         _6K,           _16K,           8,              _1K,            127,            256,            512,            512,            128,           _1K,          NA_TABLE_CNS,  256,              512,          512,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      16,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX223S_CNS*/    {  0xF507,         _12M,         _6K,           _16K,           8,              _1K,            127,            256,            512,            512,            128,           _1K,          NA_TABLE_CNS,  256,              512,          512,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      8,            PRV_CPSS_PORT_GE_E, 4,            NULL },

/*CPSS_98DX3243_CNS*/    {  0xF40F,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _3K,            _1K,            128,           _2K,          512,           _1K,              _6K,          _2K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      8,            PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX3244_CNS*/    {  0xF40E,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _3K,            _1K,            128,           _2K,          512,           _1K,              _6K,          _2K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      16,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX3245_CNS*/    {  0xF40D,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _3K,            _1K,            128,           _2K,          512,           _1K,              _6K,          _2K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX3246_CNS*/    {  0xF40C,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _3K,            _1K,            128,           _2K,          512,           _1K,              _6K,          _2K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX3247_CNS*/    {  0xF40A,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _3K,            _1K,            128,           _2K,          512,           _1K,              _6K,          _2K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },


/*CPSS_98DX1333_CNS*/    {  0xF418,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,          _1K,          3328,              (13*_1K),     _4K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      8,            PRV_CPSS_PORT_GE_E, 2,            NULL },
/*CPSS_98DX1335_CNS*/    {  0xF419,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,          _1K,          3328,              (13*_1K),     _4K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX1336_CNS*/    {  0xF41A,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,          _1K,          3328,              (13*_1K),     _4K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },

/*CPSS_98DX1233_CNS*/    {  0xF408,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _1K,            _1K,            128,           _1K,          NA_TABLE_CNS, 512,               _1K,          _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      8,            PRV_CPSS_PORT_GE_E, 2,            NULL },
/*CPSS_98DX1235_CNS*/    {  0xF409,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _1K,            _1K,            128,           _1K,          NA_TABLE_CNS, 512,               _1K,          _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },

/*CPSS_98DX123S_CNS*/    {  0xF508,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _1K,            _1K,            128,           _1K,          NA_TABLE_CNS, 512,               _1K,          _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      8,            PRV_CPSS_PORT_GE_E, 2,            NULL },
/*CPSS_98DX125S_CNS*/    {  0xF509,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _1K,            _1K,            128,           _1K,          NA_TABLE_CNS, 512,               _1K,          _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },

/*CPSS_98DX3233_CNS*/    {  0xF413,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _1K,            _1K,            128,           _1K,          NA_TABLE_CNS, 512,               _1K,          _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      8,            PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX3234_CNS*/    {  0xF412,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _1K,            _1K,            128,           _1K,          NA_TABLE_CNS, 512,               _1K,          _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      16,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX3235_CNS*/    {  0xF411,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _1K,            _1K,            128,           _1K,          NA_TABLE_CNS, 512,               _1K,          _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX3236_CNS*/    {  0xF410,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _1K,            _1K,            128,           _1K,          NA_TABLE_CNS, 512,               _1K,          _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX233S_CNS*/    {  0xF513,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _1K,            _1K,            128,           _1K,          NA_TABLE_CNS, 512,               _1K,          _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      8,            PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX234S_CNS*/    {  0xF512,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _1K,            _1K,            128,           _1K,          NA_TABLE_CNS, 512,               _1K,          _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      16,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX235S_CNS*/    {  0xF511,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _1K,            _1K,            128,           _1K,          NA_TABLE_CNS, 512,               _1K,          _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX236S_CNS*/    {  0xF510,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _1K,            _1K,            128,           _1K,          NA_TABLE_CNS, 512,               _1K,          _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DXH333_CNS*/    {  0xF414,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _1K,            _1K,            128,           _1K,          NA_TABLE_CNS, 512,               _1K,          _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      8,            PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DXT323_CNS*/    {  0xF415,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _1K,            _1K,            128,           _1K,          NA_TABLE_CNS, 512,               _1K,          _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DXT321_CNS*/    {  0xF416,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _1K,            _1K,            128,           _1K,          NA_TABLE_CNS, 512,               _1K,          _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 2,            NULL },

/*CPSS_98DXC323_CNS*/    {  0xF41B,         _12M,         _6K,           _16K,           8,              _2K,            127,            256,            _1K,            _1K,            128,           _1K,          NA_TABLE_CNS, 512,               _1K,          _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },

/*CPSS_98DXH201_CNS*/    {  0xF41D,         _12M,         _6K,            _8K,           8,              _1K,            127,            256,            512,            512,            128,           _1K,          NA_TABLE_CNS, 256,               512,          512,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DXC336_CNS*/    {  0xF41C,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,          _1K,          3328,              (13*_1K),     _4K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DXC334_CNS*/    {  0xF41E,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,          _1K,          3328,              (13*_1K),     _4K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      16,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DXC333_CNS*/    {  0xF41F,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,          _1K,          3328,              (13*_1K),     _4K,           _4K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      8,            PRV_CPSS_PORT_GE_E, 4,            NULL },

/*CPSS_98DX215S_CNS*/    {  0xF51A,         _12M,         _6K,           _16K,           8,               NA_TABLE_CNS,  NA_TABLE_CNS,   NA_TABLE_CNS,   NA_TABLE_CNS,   NA_TABLE_CNS,   NA_TABLE_CNS,  NA_TABLE_CNS, NA_TABLE_CNS, NA_TABLE_CNS,      NA_TABLE_CNS, NA_TABLE_CNS,  NA_TABLE_CNS,   NA_TABLE_CNS,   NA_TABLE_CNS, GT_FALSE,               GT_FALSE,     24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DX216S_CNS*/    {  0xF51B,         _12M,         _6K,           _16K,           8,               NA_TABLE_CNS,  NA_TABLE_CNS,   NA_TABLE_CNS,   NA_TABLE_CNS,   NA_TABLE_CNS,   NA_TABLE_CNS,  NA_TABLE_CNS, NA_TABLE_CNS, NA_TABLE_CNS,      NA_TABLE_CNS, NA_TABLE_CNS,  NA_TABLE_CNS,   NA_TABLE_CNS,   NA_TABLE_CNS, GT_FALSE,               GT_FALSE,     24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/*CPSS_98DXH201_CNS*/    {  0xF51D,         _12M,         _6K,            _8K,           8,              _1K,            127,            256,            512,            512,            128,           _1K,          NA_TABLE_CNS, 256,               512,          512,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL }};

static PRV_UTF_DEVICE_MATRIX_DATA_STC prvUtfDeviceMatrixDataForAc5[] =
{
                         /* deviceId,    bufferMemory, transmitDescr,     fdb,           txQueues,       mcGroups,       trunks,         mstp,           ingressAcls,    ingressPolicer, egressPolicer, arp,          tunnelStart,  tunnelTermination, lpm,          routerNextHop, ipMll,          cnc,          oam,          vlanTranslationSupport, tr101Support, networkPorts, networkPortsType,   stackPorts data1InfoPtr*/
 /* Series: AlleyCat5+ */
/* CPSS_98DX2538_CNS */  {  0xB400,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,              _1K,       3328,              (13*_1K),     _4K,           _4K,            _8K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/* CPSS_98DX2535_CNS */  {  0xB401,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,              _1K,       3328,              (13*_1K),     _4K,           _4K,            _8K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/* CPSS_98DX2532_CNS */  {  0xB402,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,              _1K,       3328,              (13*_1K),     _4K,           _4K,            _8K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,       8,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/* CPSS_98DX2531_CNS */  {  0xB403,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _3K,            _2K,            512,           _4K,              _1K,       3328,              (13*_1K),     _4K,           _4K,            _8K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,       8,           PRV_CPSS_PORT_GE_E, 4,            NULL },

/* Series: AlleyCat5 */
/* CPSS_98DX2528_CNS */  {  0xB408,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _2K,            _1K,            256,           _2K,              512,       1024,               (4*_1K),     _2K,           _2K,            _8K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/* CPSS_98DX2525_CNS */  {  0xB409,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _2K,            _1K,            256,           _2K,              512,       1024,               (4*_1K),     _2K,           _2K,            _8K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/* CPSS_98DX2522_CNS */  {  0xB40A,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _2K,            _1K,            256,           _2K,              512,       1024,               (4*_1K),     _2K,           _2K,            _8K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,       8,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/* CPSS_98DX2521_CNS */  {  0xB40B,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _2K,            _1K,            256,           _2K,              512,       1024,               (4*_1K),     _2K,           _2K,            _8K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,       8,           PRV_CPSS_PORT_GE_E, 4,            NULL },

/* Series: AlleyCat5-Lite */
/* CPSS_98DX2518_CNS */  {  0xB410,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _1K,            512,            128,           _1K,     NA_TABLE_CNS,        256,               (1*_1K),     _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/* CPSS_98DX2515_CNS */  {  0xB411,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _1K,            512,            128,           _1K,     NA_TABLE_CNS,        256,               (1*_1K),     _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,      24,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/* CPSS_98DX2512_CNS */  {  0xB412,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _1K,            512,            128,           _1K,     NA_TABLE_CNS,        256,               (1*_1K),     _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,       8,           PRV_CPSS_PORT_GE_E, 4,            NULL },
/* CPSS_98DX2511_CNS */  {  0xB413,         _12M,         _6K,           _16K,           8,              _4K,            127,            256,            _1K,            512,            128,           _1K,     NA_TABLE_CNS,        256,               (1*_1K),     _1K,           _1K,            _4K,   NA_TABLE_CNS,          GT_TRUE,                GT_TRUE,       8,           PRV_CPSS_PORT_GE_E, 4,            NULL }
};

static PRV_UTF_DEVICE_MATRIX_DATA_STC prvUtfDeviceMatrixDataForLion2[] =
{
    /* deviceId,       bufferMemory, transmitDescr, fdb,            txQueues,       mcGroups,       trunks,         mstp,           ingressAcls,    ingressPolicer, egressPolicer, arp,            tunnelStart,    tunnelTermination, lpm,            routerNextHop, ipMll,          cnc,          oam,            vlanTranslationSupport, tr101Support, networkPorts, networkPortsType,               stackPorts   data1Inf */
    {  0xEC05,         0x800000,     0x800,         0x10000,        8,              0x1000,         127,            256,            0x800,          0x4000,         0x1000,        0x2000,         0x4000,         0x4000,            0x2000,         0x2000,        0x1000,         0x8000,   NA_TABLE_CNS,         GT_TRUE,                GT_TRUE,      NA_TABLE_CNS, PRV_CPSS_PORT_NOT_APPLICABLE_E, NA_TABLE_CNS,  NULL },
    {  0xEC02,         0x800000,     0x800,         0x10000,        8,              0x1000,         127,            256,            0x800,          0x4000,         0x1000,        0x2000,         0x4000,         0x4000,            0x2000,         0x2000,        0x1000,         0x8000,   NA_TABLE_CNS,         GT_TRUE,                GT_TRUE,      NA_TABLE_CNS, PRV_CPSS_PORT_NOT_APPLICABLE_E, NA_TABLE_CNS,  NULL },
    {  0xEC08,         0x800000,     0x800,         0x10000,        8,              0x1000,         127,            256,            0x800,          0x4000,         0x1000,        0x2000,         0x4000,         0x4000,            0x2000,         0x2000,        0x1000,         0x8000,   NA_TABLE_CNS,         GT_TRUE,                GT_TRUE,      NA_TABLE_CNS, PRV_CPSS_PORT_NOT_APPLICABLE_E, NA_TABLE_CNS,  NULL },
    {  0xEC0C,         0x800000,     0x800,         0x10000,        8,              0x1000,         127,            0,              0x800,          0x4000,         0x1000,        0,              0,              0,                 0,              0,             0,              0x8000,   NA_TABLE_CNS,         GT_FALSE,               GT_FALSE,     NA_TABLE_CNS, PRV_CPSS_PORT_NOT_APPLICABLE_E, NA_TABLE_CNS,  NULL }
};

/* next info was manually added for bobcat2 : CPSS_98DX4220_CNS - 0xFC03 */
static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1ForBobcat2_reduced =
{
    /*check_existingPorts*/
    GT_TRUE,
    /*existingPorts*/
    {{0x00FFFFFF,/*0..23 - 24 ports */
      0x0F000000,/*56..59 - 4 ports */
      0x000000FF}}/*64..71 - 8 ports*/
};

/* next info was manually added for bobcat2 : CPSS_98DX8216_CNS - 0xFC04 */
static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1ForBobcat2_control_plane_16 =
{
    /*check_existingPorts*/
    GT_TRUE,
    /*existingPorts*/
    {{0x00000000,
      0x0FF00000,/*52..59 - 8 ports */
      0x000000FF}}/*64..71 - 8 ports*/
};

/* next info was manually added for bobcat2 : CPSS_98DX8216_CNS - 0xFC05 */
static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1ForBobcat2_control_plane_24 =
{
    /*check_existingPorts*/
    GT_TRUE,
    /*existingPorts*/
    {{0x00000000,
      0xFFFF0000,/*48..63 - 16 ports */
      0x000000FF}}/*64..71 - 8 ports*/
};

/* next info was manually added for bobcat2 : CPSS_98DX8219_CNS - 0xFC08 */
static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1ForBobcat2_control_plane_32 =
{
    /*check_existingPorts*/
    GT_TRUE,
    /*existingPorts*/
    {{0x000000FF, /*0..8 - 8 ports */
      0xFFFF0000,/*48..63 - 16 ports */
      0x000000FF}}/*64..71 - 8 ports*/
};

/* next info was manually added for bobcat2 : CPSS_98DX4221_CNS - 0xFC02 */
static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1ForBobcat2_stackable =
{
    /*check_existingPorts*/
    GT_TRUE,
    /*existingPorts*/
    {{0xFFFFFFFF,/*0..31 - 32 ports */
      0x0F00FFFF,/*32..47 - 16 ports, 56..59 - 4 ports */
      0x000000FF}}/*64..71 - 8 ports*/
};

/* next info was manually added for bobcat2 : CPSS_98DX4222_CNS - 0xFC06 */
static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1ForBobcat2_stackable1 =
{
    /*check_existingPorts*/
    GT_TRUE,
    /*existingPorts*/
    {{0xFFFFFFFF,/*0..31 - 32 ports */
      0xF000FFFF,/*32..47 - 16 ports, 60..63 - 4 ports */
      0x000000FF}}/*64..71 - 8 ports*/
};

/* next info was manually added for bobcat2 : CPSS_98DX4253_CNS - 0xFC07 */
static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1ForBobcat2_carrier_small =
{
    /*check_existingPorts*/
    GT_TRUE,
    /*existingPorts*/
    {{0x00000000,/*0..31 - not present  */
      0x0FF0FFFF,/*32..47 - 16 ports, 52..59 - 8 ports */
      0x00000000}}/*64..71 - not present */
};

/* next table was manually added for bobcat2 : CPSS_98DX4251_CNS - 0xFC00 , CPSS_98DX4221_CNS - 0xFC02 ,
   CPSS_98DX4220_CNS - 0xFC03 , CPSS_98DX8216_CNS - 0xFC04 , CPSS_98DX8224_CNS - 0xFC05,
   CPSS_98DX4222_CNS - 0xFC06, CPSS_98DX4253_CNS - 0xFC07, CPSS_98DX8219_CNS - 0xFC08, CPSS_98DX4223CNS - 0xFC09 */
static PRV_UTF_DEVICE_MATRIX_DATA_STC prvUtfDeviceMatrixDataForBobcat2[] =
{
    /* deviceId,       bufferMemory, transmitDescr, fdb,            txQueues,       mcGroups,                               trunks,         mstp,           ingressAcls,    ingressPolicer, egressPolicer, arp,                                 tunnelStart,    tunnelTermination, lpm,            routerNextHop, ipMll,          cnc,          oam,            vlanTranslationSupport, tr101Support, networkPorts, networkPortsType,               stackPorts  , data1InfoPtr*/
     {  0xFC00,         _32M,         _16K,         _128K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1    ,      _4K,            (36*_1K)   ,          _8K,          _8K,      ARP_FROM_TS_INDICATION_CNS,           _32K,            (36*_1K)   ,     _128K,            _24K,        _16K,            _32K/*???*/,            _2K,         GT_TRUE,            GT_TRUE,     48           , PRV_CPSS_PORT_GE_E             , 8       , NULL}
   , {  0xFC02,         _32M,         _16K,         _128K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1    ,      _4K,            (36 * _1K),          _8K,          _8K,      ARP_FROM_TS_INDICATION_CNS,           _32K,            (36 * _1K),     _128K,            _24K,        _16K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,     48, PRV_CPSS_PORT_GE_E, 6, &prvUtfDeviceMatrixData1ForBobcat2_stackable }
   , {  0xFC03,         _32M,         _16K,         _128K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1    ,      _4K,            (36 * _1K),          _8K,          _8K,      ARP_FROM_TS_INDICATION_CNS,           _32K,            (36 * _1K),     _128K,            _24K,        _16K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,     24, PRV_CPSS_PORT_GE_E, 12, &prvUtfDeviceMatrixData1ForBobcat2_reduced }
   , {  0xFC04,         _32M,         _16K,          _64K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1    ,      _1K,            (18 * _1K),          _6K,          _4K,      ARP_FROM_TS_INDICATION_CNS,            _8K,            (18 * _1K),   (48 * _1K),            _8K,         _8K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,     16, PRV_CPSS_PORT_GE_E, 0, &prvUtfDeviceMatrixData1ForBobcat2_control_plane_16 }
   , {  0xFC05,         _32M,         _16K,          _64K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1    ,      _1K,            (18 * _1K),          _6K,          _4K,      ARP_FROM_TS_INDICATION_CNS,            _8K,            (18 * _1K),   (48 * _1K),            _8K,         _8K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,     24, PRV_CPSS_PORT_GE_E, 0, &prvUtfDeviceMatrixData1ForBobcat2_control_plane_24 }
   , {  0xFC06,         _32M,         _16K,         _128K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1    ,      _4K,            (36 * _1K),          _8K,          _8K,      ARP_FROM_TS_INDICATION_CNS,           _32K,            (36 * _1K),     _128K,            _24K,        _16K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,     48, PRV_CPSS_PORT_GE_E, 6, &prvUtfDeviceMatrixData1ForBobcat2_stackable1 }
   , {  0xFC07,         _16M,          _8K,          _32K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1    ,      _1K,            (18 * _1K),          _6K,          _4K,      ARP_FROM_TS_INDICATION_CNS,            _8K,            (18 * _1K),      _16K,             _8K,         _8K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,     16, PRV_CPSS_PORT_GE_E, 8, &prvUtfDeviceMatrixData1ForBobcat2_carrier_small }
   , {  0xFC08,         _32M,         _16K,          _64K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1    ,      _1K,            (18 * _1K),          _6K,          _4K,      ARP_FROM_TS_INDICATION_CNS,            _8K,            (18 * _1K),   (48 * _1K),            _8K,         _8K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,     32, PRV_CPSS_PORT_GE_E, 0, &prvUtfDeviceMatrixData1ForBobcat2_control_plane_32 }
   , {  0xFC09,         _32M,         _16K,         _128K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1    ,      _4K,            (36 * _1K),          _8K,          _8K,      ARP_FROM_TS_INDICATION_CNS,           _32K,            (36 * _1K),     _128K,            _24K,        _16K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,     48, PRV_CPSS_PORT_GE_E, 8, NULL }
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Caelum_48_12G =
{
    /*check_existingPorts*/
    GT_TRUE,
    /*existingPorts*/
    {{0xFFFFFFFF, /*0..31  - 32 ports  */
      0x4F00FFFF, /*32..47 - 16 ports, 56..59 - 4 ports, 62 */
      0x000000FF}}/*64..71 - 8 ports */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Caelum_24_12G =
{
    /*check_existingPorts*/
    GT_TRUE,
    /*existingPorts*/
    {{0x00FFFFFF, /*0..23  - 24 ports  */
      0x4F000000, /*56..59 - 4 ports, 62 */
      0x000000FF}}/*64..71 - 8 ports */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Caelum_28_12G =
{
    /*check_existingPorts*/
    GT_TRUE,
    /*existingPorts*/
    {{0x0FFFFFFF, /*0..27  - 28 ports  */
      0x4F000000, /*56..59 - 4 ports, 62 */
      0x000000FF}}/*64..71 - 8 ports */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Cetus_12G =
{
    /*check_existingPorts*/
    GT_TRUE,
    /*existingPorts*/
    {{0x00000000, /*0..31 - not present  */
      0x4F000000, /*56..59 - 4 ports, 62 */
      0x000000FF}}/*64..71 - 8 ports */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Cetus_8G =
{
    /*check_existingPorts*/
    GT_TRUE,
    /*existingPorts*/
    {{0x00000000,/*0..31 - not present  */
      0x40000000,/*32..63 - not present */
      0x000000FF}}/*64..71 - 8 ports */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1AldrinZ0_12_12G =
{
    /*check_existingPorts*/
    GT_TRUE,
    /*existingPorts*/
    {{0x11111111, /*0, 4, 8, 12, 16, 20, 24, 28 - 8 ports  */
      0x4F001111, /*32, 36, 40, 44, 56..59 - 8 ports, 62 */
      0x000000FF}}/*64..71 - 8 ports */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Aldrin_8 =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0x000000FF, 0x00000001, 0x0}} /*existingPorts: 0..7, 32  */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Aldrin_12 =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0x00000FFF, 0x00000001, 0x0}} /*existingPorts: 0..11, 32  */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Aldrin_16 =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0x0000FFFF, 0x00000001, 0x0}} /*existingPorts: 0..15, 32  */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Aldrin_18 =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0x0003FFFF, 0x00000001, 0x0}} /*existingPorts: 0..17, 32  */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Aldrin_22 =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0x003FFFFF, 0x00000001, 0x0}} /*existingPorts: 0..21, 32  */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Aldrin_24 =
{
    GT_TRUE,                         /*check_existingPorts*/
    {{0x00FFFFFF, 0x00000001, 0x0}}  /*existingPorts: 0..24, 32  */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Aldrin_30 =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0x3FFFFFFF, 0x00000001, 0x0}} /*existingPorts: 0..29, 32  */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Aldrin_32 =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0xFFFFFFFF, 0x00000001, 0x0}} /*existingPorts: 0..31, 32  */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Phoenix_48G_6X25G =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0xFFFFFFFF, 0x003FFFFF, 0x0}}  /*existingPorts: 0..47, 48..53  */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Phoenix_24G_6X25G =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0x00FFFFFF, 0x003F0000, 0x0}}  /*existingPorts: 0..24, 48..53  */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Phoenix_16G_6X25G =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0x0000FFFF, 0x003F0000, 0x0}}  /*existingPorts: 0..15, 48..53  */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Phoenix_12X25G =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0x0F0F0F0F, 0x003F0F0F, 0x0}}  /*existingPorts: 0,1,2,3,8,9,10,11,16,17...  */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Phoenix_8X25G =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0x00000F0F, 0x003F0000, 0x0}}  /*existingPorts: 0,1,2,3,8,9,10,11 48..53 */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData_AC5P =
{
    GT_TRUE,                        /* check_existingPorts  */
    {{0xFFFFFFFF,                   /*  0..31               */
      0x447FFFFF,                   /* 32..54, 58, 62       */
      0x00000444,                   /* 66, 70, 74           */
      0x00000200,                   /* 105                  */
    }}
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData_AC5P_XL =
{
    GT_TRUE,                        /* check_existingPorts  */
    {{0xFFFFFFFF,                   /*  0..31               */
      0x447FFFFF,                   /* 32..54, 58, 62       */
      0x1111c444,                   /* 66, 70, 74, 78..80, 84, 88, 92   */
      0x00000211,                   /* 96, 100, 105                     */
    }}
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1_AC5P_Armstrong2S =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0x1c444447,                   /* 0, 1, 2, 6, 10, 14, 18, 22, 26, 27, 28   */
      0x44711111,                   /* 32, 36, 40, 44, 48, 52, 53, 54, 58, 62   */
      0x1111c444,                   /* 66, 70, 74, 78, 79, 80, 84, 88, 92       */
      0x00000211,                   /* 96, 100, 105                             */
    }}
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData_AC5P_Aldrin3 =
{
    GT_TRUE,                        /* check_existingPorts                      */
    {{0x1c444447,                   /*  0, 1, 2, 6, 10, 14, 18, 22, 26, 27, 28  */
      0x44711111,                   /* 32, 36, 40, 44, 48, 52, 53, 54, 58, 62   */
      0x00000444,                   /* 66, 70, 74                               */
      0x00000200,                   /* 105                                      */
    }}
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData_AC5P_Aldrin3_QSGMII =
{
    GT_TRUE,                        /* check_existingPorts                      */
    {{0x1C47FC47,                   /*  0, 1, 2, 6, 10, 11, 12, 13, 14, 15, 16, 17, 18, 22, 26, 27, 28  */
      0x44711FF1,                   /* 32, 36, 37, 38, 39, 40, 41, 42, 43, 44, 48, 52, 53, 54, 58, 62   */
      0x00000444,                   /* 66, 70, 74                               */
      0x00000200,                   /* 105                                      */
    }}
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData_AC5P_Aldrin3_XL =
{
    GT_TRUE,                        /* check_existingPorts                      */
    {{0x1c444447,                   /*  0, 1, 2, 6, 10, 14, 18, 22, 26, 27, 28  */
      0x44711111,                   /* 32, 36, 40, 44, 48, 52, 53, 54, 58, 62   */
      0x1111c444,                   /* 66, 70, 74, 78..80, 84, 88, 92           */
      0x00000211,                   /* 96, 100, 105                             */
    }}
};


static PRV_UTF_DEVICE_MATRIX_DATA_STC prvUtfDeviceMatrixDataForCaelum[] =
{
    /* deviceId,       bufferMemory, transmitDescr, fdb,            txQueues,       mcGroups,                               trunks,         mstp,           ingressAcls,    ingressPolicer, egressPolicer, arp,                                 tunnelStart,    tunnelTermination, lpm,         routerNextHop, ipMll,          cnc,          oam,    vlanTranslationSupport, tr101Support, networkPorts, networkPortsType,               stackPorts  , data1InfoPtr*/
     {  0xBC00,         _32M,         _16K,          _64K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1 ,          _1K,            (18*_1K),           _6K,          _4K,      ARP_FROM_TS_INDICATION_CNS,            _8K,            (18*_1K),   (48 * _1K),            _8K,         _4K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,     48,         PRV_CPSS_PORT_GE_E,                    12,    &prvUtfDeviceMatrixData1Caelum_48_12G}
   , {  0xBC01,         _32M,         _16K,          _64K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1 ,          _1K,            (18*_1K),           _6K,          _4K,      ARP_FROM_TS_INDICATION_CNS,            _8K,            (18*_1K),   (48 * _1K),            _8K,         _4K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,     24,         PRV_CPSS_PORT_GE_E,                    12,    &prvUtfDeviceMatrixData1Caelum_24_12G }
   , {  0xBC10,         _32M,         _16K,          _64K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1 ,          _1K,            (18*_1K),           _6K,          _4K,      ARP_FROM_TS_INDICATION_CNS,            _8K,            (18*_1K),   (48 * _1K),            _8K,         _4K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,     48,         PRV_CPSS_PORT_GE_E,                    12,    &prvUtfDeviceMatrixData1Caelum_48_12G }
   , {  0xBC11,         _32M,         _16K,          _64K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1 ,          _1K,            (18*_1K),           _6K,          _4K,      ARP_FROM_TS_INDICATION_CNS,            _8K,            (18*_1K),   (48 * _1K),            _8K,         _4K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,     24,         PRV_CPSS_PORT_GE_E,                    12,    &prvUtfDeviceMatrixData1Caelum_24_12G }
   , {  0xBC12,         _32M,         _16K,          _64K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1 ,          _1K,            (18*_1K),           _6K,          _4K,      ARP_FROM_TS_INDICATION_CNS,            _8K,            (18*_1K),   (48 * _1K),            _8K,         _4K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,     24,         PRV_CPSS_PORT_GE_E,                    12,    &prvUtfDeviceMatrixData1Caelum_28_12G }
   , {  0xBC16,         _24M,         _12K,          _32K,           8,              VIDX_NUM_4K_INDICATION_CNS,              127 ,          256,            (12*_1K),           _2K,          _2K,      ARP_FROM_TS_INDICATION_CNS,            _4K,            (12*_1K),   (24 * _1K),            _4K,         _4K,             _8K,            _1K,         GT_TRUE,            GT_TRUE,     24,         PRV_CPSS_PORT_GE_E,                    12,    &prvUtfDeviceMatrixData1Caelum_24_12G }
   , {  0xBC18,         _24M,         _12K,          _32K,           8,              VIDX_NUM_4K_INDICATION_CNS,              127 ,          256,            (12*_1K),           _2K,          _2K,      ARP_FROM_TS_INDICATION_CNS,            _4K,            (12*_1K),   (24 * _1K),            _4K,         _4K,             _8K,            _1K,         GT_TRUE,            GT_TRUE,     24,         PRV_CPSS_PORT_GE_E,                    12,    &prvUtfDeviceMatrixData1Caelum_28_12G }
   , {  0xBC17,         _32M,         _16K,          _32K,           8,              VIDX_NUM_4K_INDICATION_CNS,              127 ,          256,            (12*_1K),           _4K,          _4K,      ARP_FROM_TS_INDICATION_CNS,            _4K,            (12*_1K),   (24 * _1K),            _4K,         _4K,             _8K,            _1K,         GT_TRUE,            GT_TRUE,     48,         PRV_CPSS_PORT_GE_E,                    12,    &prvUtfDeviceMatrixData1Caelum_48_12G }
   , {  0xBC1F,         _32M,         _16K,          _64K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1 ,          _1K,            ( 9*_1K),           _2K,          _2K,      ARP_FROM_TS_INDICATION_CNS,            _8K,            ( 9*_1K),   (48 * _1K),            _8K,         _4K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,     48,         PRV_CPSS_PORT_GE_E,                    12,    &prvUtfDeviceMatrixData1AldrinZ0_12_12G }
};

static PRV_UTF_DEVICE_MATRIX_DATA_STC prvUtfDeviceMatrixDataForCetus[] =
{
    /* deviceId,       bufferMemory, transmitDescr, fdb,            txQueues,       mcGroups,                               trunks,         mstp,           ingressAcls,    ingressPolicer, egressPolicer, arp,                                 tunnelStart,    tunnelTermination, lpm,         routerNextHop, ipMll,          cnc,          oam,    vlanTranslationSupport, tr101Support, networkPorts, networkPortsType,               stackPorts  , data1InfoPtr*/
     {  0xBE00,         _16M,          _8K,          _32K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1    ,      _1K,            (18*_1K),           _6K,          _4K,      ARP_FROM_TS_INDICATION_CNS,            _8K,            (18*_1K),   (16 * _1K),            _8K,         _4K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,      0, PRV_CPSS_PORT_GE_E, 12, &prvUtfDeviceMatrixData1Cetus_12G }
   , {  0xBE11,         _16M,          _8K,          _32K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1    ,      _1K,            (18*_1K),           _6K,          _4K,      ARP_FROM_TS_INDICATION_CNS,            _8K,            (18*_1K),   (16 * _1K),            _8K,         _4K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,      0, PRV_CPSS_PORT_GE_E,  8, &prvUtfDeviceMatrixData1Cetus_8G }
   , {  0xBE10,         _16M,          _8K,          _32K,           8,              VIDX_NUM_4K_INDICATION_CNS,            _4K-1    ,      _1K,            (18*_1K),           _6K,          _4K,      ARP_FROM_TS_INDICATION_CNS,            _8K,            (18*_1K),   (16 * _1K),            _8K,         _4K,            _32K,            _2K,         GT_TRUE,            GT_TRUE,      0, PRV_CPSS_PORT_GE_E, 12, &prvUtfDeviceMatrixData1Cetus_12G }
};


/* Aldrin devices:
   C80E - CPSS_98DX8315_CNS,
   C819 - CPSS_98DX8308_CNS,
   C81C - CPSS_98DX8312_CNS,
   C81D - CPSS_98DX8316_CNS,
   C81E - CPSS_98DX8324_CNS,
   C81F - CPSS_98DX8332_CNS
   C815 - CPSS_98DXH831_CNS
   C816 - CPSS_98DXH832_CNS
   C817 - CPSS_98DXH833_CNS
   */
static PRV_UTF_DEVICE_MATRIX_DATA_STC prvUtfDeviceMatrixDataForAldrin[] =
{
    /*   deviceId,    bufferMemory,   transmitDescr,          fdb,                        txQueues,      mcGroups,                   trunks,      mstp,
         ingressAcls, ingressPolicer, egressPolicer,          arp,                        tunnelStart,   tunnelTermination,          lpm,        routerNextHop,
         ipMll,       cnc,       oam,            vlanTranslationSupport, tr101Support,               networkPorts,  networkPortsType,           stackPorts,
         data1InfoPtr
    */
    {
        0xC801,      _24M,           _12K,                   _32K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K,         _2K,            _2K,                    ARP_FROM_TS_INDICATION_CNS, _16K,          _9K,                        _16K,         _8K,
        _4K,         _32K,            _2K,           GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         16,
        &prvUtfDeviceMatrixData1Aldrin_32
    },
    {
        0xC800,      _24M,           _12K,                   _32K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K,         _2K,            _2K,                    ARP_FROM_TS_INDICATION_CNS, _16K,          _9K,                        _16K,         _8K,
        _4K,         _32K,            _2K,           GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         16,
        &prvUtfDeviceMatrixData1Aldrin_32
    },
    {
        0xC80E,      _24M,           _12K,                   _32K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K,         _2K,            _2K,                    ARP_FROM_TS_INDICATION_CNS, _16K,          _9K,                        _16K,         _8K,
        _4K,         _32K,            _2K,           GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         16,
        &prvUtfDeviceMatrixData1Aldrin_32
    },
    {
        0xC819,      _24M,           _12K,                   _32K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K,         _2K,            _2K,                    ARP_FROM_TS_INDICATION_CNS, _16K,          _9K,                        _16K,         _8K,
        _4K,         _32K,            _2K,           GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         16,
        &prvUtfDeviceMatrixData1Aldrin_8
    },
    {
        0xC81C,      _24M,           _12K,                   _32K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K,         _2K,            _2K,                    ARP_FROM_TS_INDICATION_CNS, _16K,          _9K,                        _16K,         _8K,
        _4K,         _32K,            _2K,           GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         16,
        &prvUtfDeviceMatrixData1Aldrin_12
    },
    {
        0xC81D,      _24M,           _12K,                   _32K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K,         _2K,            _2K,                    ARP_FROM_TS_INDICATION_CNS, _16K,          _9K,                        _16K,         _8K,
        _4K,         _32K,            _2K,           GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         16,
        &prvUtfDeviceMatrixData1Aldrin_16
    },
    {
        0xC81E,      _24M,           _12K,                   _32K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K     ,    _2K,            _2K,                    ARP_FROM_TS_INDICATION_CNS, _16K,          _9K,                        _16K,         _8K,
        _4K,         _32K,            _2K,           GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         24,
        &prvUtfDeviceMatrixData1Aldrin_24
    },
    {
        0xC81F,      _24M,           _12K,                   _32K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K     ,    _2K,            _2K,                    ARP_FROM_TS_INDICATION_CNS, _16K,          _9K,                        _16K,         _8K,
        _4K,         _32K,            _2K,           GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         32,
        &prvUtfDeviceMatrixData1Aldrin_32
    },
    {
        0xC818,      _12M,           _6K,                    _8K,                        8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K     ,    _2K,            _1K/2,                  ARP_FROM_TS_INDICATION_CNS, _1K,           _9K,                        _8K,          _4K,
        _2K,         _8K,   NA_TABLE_CNS,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         32,
        &prvUtfDeviceMatrixData1Aldrin_32
    },
    {
        0xC815,      _24M,           _12K,                   _32K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K,         _2K,            _2K,                    ARP_FROM_TS_INDICATION_CNS, _4K,           _9K,                        _8K,         _8K,
        _4K,         _32K,            _2K,           GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         16,
        &prvUtfDeviceMatrixData1Aldrin_16
    },
    {
        0xC816,      _24M,           _12K,                   _32K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K     ,    _2K,            _2K,                    ARP_FROM_TS_INDICATION_CNS, _4K,           _9K,                        _8K,         _8K,
        _4K,         _32K,            _2K,           GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         24,
        &prvUtfDeviceMatrixData1Aldrin_24
    },
    {
        0xC817,      _24M,           _12K,                   _32K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K     ,    _2K,            _2K,                    ARP_FROM_TS_INDICATION_CNS, _4K,           _9K,                        _8K,         _8K,
        _4K,         _32K,            _2K,           GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         32,
        &prvUtfDeviceMatrixData1Aldrin_32
    },
    {
        0xC81A,      _24M,           _12K,                   _32K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K,         _2K,            _2K,                    ARP_FROM_TS_INDICATION_CNS, _4K,           _9K,                        _8K,         _8K,
        _4K,         _32K,            _2K,           GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         16,
        &prvUtfDeviceMatrixData1Aldrin_22
    },
    {
        0xC81B,      _24M,           _12K,                   _32K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K     ,    _2K,            _2K,                    ARP_FROM_TS_INDICATION_CNS, _4K,           _9K,                        _8K,         _8K,
        _4K,         _32K,            _2K,           GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         24,
        &prvUtfDeviceMatrixData1Aldrin_30
    },
};

/* AC3X devices:
    CPSS_98DX3255_CNS        0xC80411AB
    CPSS_98DX3256_CNS        0xC80511AB
    CPSS_98DX3257_CNS        0xC80611AB
    CPSS_98DX3258_CNS        0xC80711AB
    CPSS_98DX3259_CNS        0xC80811AB
    CPSS_98DX3265_CNS        0xC80C11AB
    CPSS_98DX3268_CNS        0xC80F11AB
*/
static PRV_UTF_DEVICE_MATRIX_DATA_STC prvUtfDeviceMatrixDataForAC3X[] =
{
    /*   deviceId,    bufferMemory,   transmitDescr,          fdb,                        txQueues,      mcGroups,                   trunks,      mstp,
         ingressAcls, ingressPolicer, egressPolicer,          arp,                        tunnelStart,   tunnelTermination,          lpm,        routerNextHop,
         ipMll,       cnc,       oam,            vlanTranslationSupport, tr101Support,               networkPorts,  networkPortsType,           stackPorts,
         data1InfoPtr
    */
    {
        0xC804,      _12M,           _6K,                    _16K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K,         _2K,            _1K/2,                  ARP_FROM_TS_INDICATION_CNS, _1K,           _9K,                        _13K,         _4K,
        _2K,         _8K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         16,
        &prvUtfDeviceMatrixData1Aldrin_32
    },
    {
        0xC805,      _12M,           _6K,                    _16K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K,         _2K,            _1K/2,                  ARP_FROM_TS_INDICATION_CNS, _1K,           _9K,                        _13K,         _4K,
        _2K,         _8K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         16,
        &prvUtfDeviceMatrixData1Aldrin_18
    },
    {
        0xC806,      _24M,           _12K,                   _16K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K     ,    _2K,            _1K/2,                  ARP_FROM_TS_INDICATION_CNS, _1K,           _9K,                        _13K,         _4K,
        _2K,         _8K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         24,
        &prvUtfDeviceMatrixData1Aldrin_24
    },
    {
        0xC807,      _24M,           _12K,                   _16K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K     ,    _2K,            _1K/2,                  ARP_FROM_TS_INDICATION_CNS, _1K,           _9K,                        _13K,         _4K,
        _2K,         _8K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         32,
        &prvUtfDeviceMatrixData1Aldrin_32
    },
    {
        0xC808,      _24M,           _12K,                   _16K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K     ,    _2K,            _1K/2,                  ARP_FROM_TS_INDICATION_CNS, _1K,           _9K,                        _13K,         _4K,
        _2K,         _8K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         32,
        &prvUtfDeviceMatrixData1Aldrin_32
    },
    {
        0xC80C,      _12M,           _6K,                    _32K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K,         _2K,            _2K,                    ARP_FROM_TS_INDICATION_CNS, _4K,           _9K,                        _16K,         _8K,
        _4K,         _8K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         16,
        &prvUtfDeviceMatrixData1Aldrin_32
    },
    {
        0xC80F,      _24M,           _12K,                   _32K,                       8,             VIDX_NUM_4K_INDICATION_CNS, _4K-1    ,   _1K,
        _9K     ,    _2K,            _2K,                    ARP_FROM_TS_INDICATION_CNS, _4K,           _9K,                        _16K,         _8K,
        _4K,         _8K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,         32,
        &prvUtfDeviceMatrixData1Aldrin_32
    },
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Bobcat3_74ports =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0xFFFFFFFF, 0xFFFFFFFF, 0x3FF}} /*existingPorts: 0..73  */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Bobcat3_98CX8405_ports =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0xF0FF0F0F, 0x0FF0F0FF, 0x3FF}} /*existingPorts: 0..3, 8..11, 16..23, 28..39, 44..47, 52..59, 64..73 */
};

/*
Bobcat3 devices:
    CPSS_98CX8420_CNS
    CPSS_98CX8410_CNS

Armstrong devices :
    CPSS_98EX5410_CNS
    CPSS_98EX5420_CNS
    CPSS_98EX5422_CNS
    CPSS_98EX5424_CNS
    CPSS_98EX5421_CNS
    CPSS_98EX5430_CNS
    CPSS_98EX5431_CNS
*/
static PRV_UTF_DEVICE_MATRIX_DATA_STC prvUtfDeviceMatrixDataForBobcat3[] =
{
    /* deviceId,              */
    {  DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98CX8410_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        96 * _1M,         _48K,         _64K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,               egressPolicer,                arp,                        tunnelStart, */
        _1K,    (18 * _1K),    PIPE_MULTIPLE_INDICATION(_8K), SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _16K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _32K, _12K,         _16K,    PIPE_MULTIPLE_INDICATION(_32K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 74, &prvUtfDeviceMatrixData1Bobcat3_74ports }
    /* deviceId,              */
    , {  DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98CX8420_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        96 * _1M,         _48K,         _256K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,               egressPolicer,                arp,                        tunnelStart, */
        _4K,    (36 * _1K),    PIPE_MULTIPLE_INDICATION(_32K), SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _64K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _128K, _24K,         _32K,    PIPE_MULTIPLE_INDICATION(_64K),            _8K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 74, &prvUtfDeviceMatrixData1Bobcat3_74ports },
    /* deviceId,              */
    {  DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98EX5410_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        80 * _1M,         _48K,         _128K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,               egressPolicer,                arp,                        tunnelStart, */
        _2K,    (18 * _1K),    PIPE_MULTIPLE_INDICATION(_16K), SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _16K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _64K, _8K,          _16K,    PIPE_MULTIPLE_INDICATION(_32K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 74, &prvUtfDeviceMatrixData1Bobcat3_74ports },
    /* deviceId,              */
    {  DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98EX5420_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        80 * _1M,         40 * _1K,         _128K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,               egressPolicer,                arp,                        tunnelStart, */
        _2K,    (18 * _1K),    PIPE_MULTIPLE_INDICATION(_16K), SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _16K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _64K, _8K,          _16K,    PIPE_MULTIPLE_INDICATION(_32K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 74, &prvUtfDeviceMatrixData1Bobcat3_74ports },
    /* deviceId,              */
    {  DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98EX5421_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        80 * _1M,         40 * _1K,         _128K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,                           egressPolicer,                arp,                        tunnelStart, */
        _2K,    (18 * _1K),    PIPE_MULTIPLE_INDICATION(_16K), SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _16K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _64K, _8K,          _16K,    PIPE_MULTIPLE_INDICATION(_32K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 74, &prvUtfDeviceMatrixData1Bobcat3_74ports },
    /* deviceId,              */
    {  DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98EX5422_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        80 * _1M,         40 * _1K,         _128K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,                           egressPolicer,                arp,                        tunnelStart, */
        _2K,    (18 * _1K),    PIPE_MULTIPLE_INDICATION(_16K), SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _16K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _64K, _8K,          _16K,    PIPE_MULTIPLE_INDICATION(_32K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 74, &prvUtfDeviceMatrixData1Bobcat3_74ports },
    /* deviceId,              */
    {  DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98EX5424_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        96 * _1M,         _48K,         _256K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,                           egressPolicer,                arp,                        tunnelStart, */
        _2K,    (36 * _1K),    PIPE_MULTIPLE_INDICATION(_32K), SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _32K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _128K, _24K,         _32K,    PIPE_MULTIPLE_INDICATION(_64K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 74, &prvUtfDeviceMatrixData1Bobcat3_74ports },
    /* deviceId,              */
    {  DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98EX5430_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        96 * _1M,         _48K,         _256K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,                           egressPolicer,                arp,                        tunnelStart, */
        _2K,    (36 * _1K),    PIPE_MULTIPLE_INDICATION(_32K), SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _32K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _128K, _24K,         _32K,    PIPE_MULTIPLE_INDICATION(_64K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 74, &prvUtfDeviceMatrixData1Bobcat3_74ports },
    /* deviceId,              */
    {  DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98EX5431_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        96 * _1M,         _48K,         _256K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,                           egressPolicer,                arp,                        tunnelStart, */
        _2K,    (36 * _1K),    PIPE_MULTIPLE_INDICATION(_32K), SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _32K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _128K, _24K,         _32K,    PIPE_MULTIPLE_INDICATION(_64K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 74, &prvUtfDeviceMatrixData1Bobcat3_74ports },
    /* deviceId,              */
    {  DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98EX5432_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        96 * _1M,         _48K,         _256K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,                           egressPolicer,                arp,                        tunnelStart, */
        _2K,    (36 * _1K),    PIPE_MULTIPLE_INDICATION(_32K), SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _32K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _128K, _24K,         _32K,    PIPE_MULTIPLE_INDICATION(_64K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 74, &prvUtfDeviceMatrixData1Bobcat3_74ports },
          /* deviceId,              */
     {  DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98CX8405_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        96*_1M,         _48K,         _64K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K-1    ,
        /*mstp,   ingressAcls,    ingressPolicer,               egressPolicer,                arp,                        tunnelStart, */
        _1K,    (18*_1K)     ,    PIPE_MULTIPLE_INDICATION(_8K),SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _16K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS ,_32K, _12K,         _16K,    PIPE_MULTIPLE_INDICATION(_32K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
         GT_TRUE,         0           , PRV_CPSS_PORT_GE_E             , 74         , &prvUtfDeviceMatrixData1Bobcat3_98CX8405_ports}
     ,
          /* deviceId,              */
     {  DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX8572_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        96*_1M,         _48K,         _64K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K-1    ,
        /*mstp,   ingressAcls,    ingressPolicer,                           egressPolicer,                arp,                        tunnelStart, */
        _1K,    (18*_1K)     ,    PIPE_MULTIPLE_INDICATION(_8K),SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _16K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS ,_128K, _16K,         _16K,    PIPE_MULTIPLE_INDICATION(_64K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
         GT_TRUE,         0           , PRV_CPSS_PORT_GE_E             , 74         , &prvUtfDeviceMatrixData1Bobcat3_74ports}
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Aldrin2_73ports =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0xFFFFFFFF, 0xFFFFFFFF, 0x1FF}} /*existingPorts: 0..72  */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Aldrin2_64ports =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0xFFFF0FF0, 0xFFFFFFFF, 0x1FF}} /* existingPorts: 4..11, 16..72  */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Aldrin2_48ports =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0xFFFFFFFF, 0x0FFF800F}} /* existingPorts: 0..35, 47..59  */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Aldrin2_24ports =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0x00ffffff, 0x00008000}} /* existingPorts: 0..23, 47 */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Aldrin2_16ports =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0x000ff0ff, 0x00008000}} /* existingPorts: 0..7, 12..19, 47 */
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Aldrin2_48special_map_ports =
{
    GT_TRUE,                        /*check_existingPorts*/
    {{0xF0FFFFFF, 0xF0F0F0F0, 0x000000F0}} /* existingPorts: 0..23, 28..31, 36..39, 44..47, 52..55, 60..63, 68..71 */
};

static PRV_UTF_DEVICE_MATRIX_DATA_STC prvUtfDeviceMatrixDataForAldrin2[] =
{
    /* deviceId,              */
    {  DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98EX5520_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        80 * _1M,         40 * _1K,      _128K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,               egressPolicer,                arp,                        tunnelStart, */
        _4K,    (18 * _1K),    (_8K),            SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _16K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _64K, _24K,         _16K,                           (_32K),            _8K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 73, &prvUtfDeviceMatrixData1Aldrin2_73ports
    },

    /* deviceId,              */
    {  DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98EX5524_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        80 * _1M,         40 * _1K,      _128K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,               egressPolicer,                arp,                        tunnelStart, */
        _4K,    (18 * _1K),    (_8K),            SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _16K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _64K, _24K,         _16K,                           (_32K),            _8K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 49, &prvUtfDeviceMatrixData1Aldrin2_48ports
    },

    /* deviceId,              */
    {   DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX8548_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        48 * _1M,         24 * _1K,      _32K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,               egressPolicer,                arp,                        tunnelStart, */
        _1K,     _9K,    _2K,            SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _8K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _16K, _8K,         _16K,                           (_32K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 73, &prvUtfDeviceMatrixData1Aldrin2_73ports
    },

    /* deviceId,              */
    {   DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX8548_H_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        48 * _1M,         24 * _1K,      _32K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,               egressPolicer,                arp,                        tunnelStart, */
        _1K,     _9K,    _2K,            SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _8K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _16K, _8K,         _16K,                           (_32K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 73, &prvUtfDeviceMatrixData1Aldrin2_73ports
    },

    /* deviceId,              */
    {   DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX8524_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        48 * _1M,         24 * _1K,      _32K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,               egressPolicer,                arp,                        tunnelStart, */
        _1K,     _9K,    _2K,            SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _8K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _16K, _8K,         _16K,                           (_32K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 49, &prvUtfDeviceMatrixData1Aldrin2_48ports
    },

    /* deviceId,              */
    {   DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX8525_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        48 * _1M,         24 * _1K,      _32K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,               egressPolicer,                arp,                        tunnelStart, */
        _1K,     _9K,    _2K,            SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _8K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _16K, _8K,         _16K,                           (_32K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 25, &prvUtfDeviceMatrixData1Aldrin2_24ports
    },

    /* deviceId,              */
    {   DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX8515_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        48 * _1M,         24 * _1K,      _32K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,               egressPolicer,                arp,                        tunnelStart, */
        _1K,     _9K,    _2K,            SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _4K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _16K, _8K,         _8K,                           (_8K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 17, &prvUtfDeviceMatrixData1Aldrin2_16ports
    },
    /* deviceId,              */
    {   DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX8448_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        48 * _1M,         24 * _1K,      _32K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,               egressPolicer,                arp,                        tunnelStart, */
        _1K,     _9K,    _2K,            SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _8K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _16K, _8K,         _16K,                           (_32K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 73, &prvUtfDeviceMatrixData1Aldrin2_73ports
    },

    /* deviceId,              */
    {  DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX4310_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        80 * _1M,         40 * _1K,      _128K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K - 1,
        /*mstp,   ingressAcls,    ingressPolicer,               egressPolicer,                arp,                        tunnelStart, */
        _4K,    (18 * _1K),    (_8K),            SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _16K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS, _64K, _24K,         _16K,                           (_32K),            _8K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0, PRV_CPSS_PORT_GE_E, 73, &prvUtfDeviceMatrixData1Aldrin2_64ports
    },

    /* deviceId,              */
    {   DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX8648_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        48*_1M,         24 *_1K,      _32K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _1K    ,
        /*mstp,   ingressAcls,    ingressPolicer,               egressPolicer,                arp,                        tunnelStart, */
        _1K,     _9K     ,    _2K,            SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _4K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS ,_8K, _4K,         _8K,                           (_32K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0           , PRV_CPSS_PORT_GE_E             , 73         , &prvUtfDeviceMatrixData1Aldrin2_73ports
    },

    /* deviceId,              */
    {   DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX8410_CNS),
        /*bufferMemory, transmitDescr, fdb,   txQueues,       mcGroups,                      trunks, */
        48*_1M,         24 *_1K,      _32K,        8,       VIDX_NUM_4K_INDICATION_CNS,    _4K-1    ,
        /*mstp,   ingressAcls,    ingressPolicer,               egressPolicer,                arp,                        tunnelStart, */
        _1K,     _9K     ,    _2K,            SHARED_ING_EGR_POLICER_INDICATION_CNS,   ARP_FROM_TS_INDICATION_CNS,  _8K,
        /* tunnelTermination,        lpm, routerNextHop, ipMll,                             cnc,                             oam,     vlanTranslationSupport, */
        SINGLE_TCAM_INDICATION_CNS ,_16K, _8K,         _16K,                           (_32K),            _2K,   GT_TRUE,
        /* tr101Support, networkPorts, networkPortsType,               stackPorts  ,data1InfoPtr */
        GT_TRUE,         0           , PRV_CPSS_PORT_GE_E             , 49         , &prvUtfDeviceMatrixData1Aldrin2_48special_map_ports
    },

};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Falcon_1_tile =
{
    GT_TRUE,                        /*check_existingPorts*/
    /* portsBmp0to67  */
    {{0xFFFFFFFF, 0xFFFFFFFF, 0x0000000F, 0}}
};
static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Falcon_2_tiles =
{
    GT_TRUE,                        /*check_existingPorts*/
    /* portsBmp0to135 */
    {{0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF,
#if CPSS_MAX_PORTS_NUM_CNS > 128
    0x000000FF, 0
#endif
    }}
};
static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Falcon_4_tiles =
{
    GT_TRUE,                        /*check_existingPorts*/
    /* portsBmp0to271  */
    {{0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF,
#if CPSS_MAX_PORTS_NUM_CNS > 128
        0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF,
#if CPSS_MAX_PORTS_NUM_CNS > 256
        0x0000FFFF, 0
#endif
#endif
        }}
};
static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Armstrong2_80X25G =
{
    GT_TRUE,                        /*check_existingPorts*/
    /* portsBmp0to15_32to47_80to127_CPU_0xE5  */
    {{0x0000FFFF, 0x0000FFFF, 0xFFFF0000, 0xFFFFFFFF,
#if CPSS_MAX_PORTS_NUM_CNS > 128
    0x000000E5, 0
#endif
    }}
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Falcon_80X25G =
{
    GT_TRUE,                        /*check_existingPorts*/
    /* portsBmp0to15_32to47_64to95_112to127_CPU_0xB5  */
    {{0x0000FFFF, 0x0000FFFF, 0xFFFFFFFF, 0xFFFF0000,
#if CPSS_MAX_PORTS_NUM_CNS > 128
    0x000000B5, 0
#endif
    }}
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Falcon_64X50G =
{
    GT_TRUE,                        /*check_existingPorts*/
    /* portsBmp0to15_32to47_80to95_112to127_CPU_0xA5   */
    {{0x0000FFFF, 0x0000FFFF, 0xFFFF0000, 0xFFFF0000,
#if CPSS_MAX_PORTS_NUM_CNS > 128
    0x000000A5, 0
#endif
    }}
};

static PRV_UTF_DEVICE_MATRIX_DATA1_STC prvUtfDeviceMatrixData1Falcon_4_tiles_160_ports =
{
    GT_TRUE,                        /*check_existingPorts*/
    /* portsBmp0to47_80to95_112to143_160to175_208to223_224to255_CPU_0xE5A7 */
    {{0xFFFFFFFF, 0x0000FFFF, 0xFFFF0000, 0xFFFF0000,
#if CPSS_MAX_PORTS_NUM_CNS > 128
    0x0000FFFF, 0x0000FFFF, 0xFFFF0000, 0xFFFFFFFF,
#if CPSS_MAX_PORTS_NUM_CNS > 256
    0x0000E5A7
#endif
#endif
    }}
};

#define __PRV_DEV_MATRIX_MAC(_id, _tiles, _ports, _info) \
            { DEVICE_ID_FROM_DEVICE_TYPE_MAC(_id) ,\
                /*bufferMemory*/ (_tiles * (96 / 8) * _1M),\
                /*transmitDescr*/ (_tiles * 96 * _1K),\
                /*fdb*/ _256K,\
                /*txQueues*/ 8,\
                /*mcGroups*/ _4K,\
                /*trunks*/ (_4K - 1),\
                /*mstp*/ _4K,\
                /*ingressAcls*/ (18 * _1K),\
                /*ingressPolicer - per pipe */ _4K,\
                /*egressPolicer*/ SHARED_ING_EGR_POLICER_INDICATION_CNS,\
                /*arp*/ ARP_FROM_TS_INDICATION_CNS,\
                /*tunnelStart*/ (48 * _1K) /*in ipv4*/,\
                /*tunnelTermination*/ (18 * _1K),\
                /*lpm*/ _64K,\
                /*routerNextHop*/ (24 * _1K),\
                /*ipMll*/ _16K,\
                /*cnc - per pipe */ _32K,\
                /*oam - per pipe */ _1K,\
                /*vlanTranslationSupport*/ GT_TRUE,\
                /*tr101Support*/ GT_TRUE,\
                /*networkPorts*/ 0,\
                /*networkPortsType*/ PRV_CPSS_PORT_GE_E,\
                /*stackPorts*/ _ports,\
                /*data1InfoPtr*/ _info \
            }

static PRV_UTF_DEVICE_MATRIX_DATA_STC prvUtfDeviceMatrixDataForFalcon_1_tile[] =
{
    __PRV_DEV_MATRIX_MAC(CPSS_98CX8513_CNS, 1/*tiles*/,  70, &prvUtfDeviceMatrixData1Falcon_1_tile),
};

static PRV_UTF_DEVICE_MATRIX_DATA_STC prvUtfDeviceMatrixDataForFalcon_2_tiles[] =
{
    __PRV_DEV_MATRIX_MAC(CPSS_98CX8540_CNS, 2/*tiles*/, 128, &prvUtfDeviceMatrixData1Falcon_2_tiles),
    __PRV_DEV_MATRIX_MAC(CPSS_98CX8540_H_CNS, 2/*tiles*/, 128, &prvUtfDeviceMatrixData1Falcon_2_tiles),
    __PRV_DEV_MATRIX_MAC(CPSS_98CX8522_CNS, 2/*tiles*/, 128, &prvUtfDeviceMatrixData1Falcon_2_tiles),
    __PRV_DEV_MATRIX_MAC(CPSS_98EX5630_CNS, 2/*tiles*/, 128, &prvUtfDeviceMatrixData1Falcon_2_tiles),
    __PRV_DEV_MATRIX_MAC(CPSS_98EX5610_CNS, 2/*tiles*/,  80, &prvUtfDeviceMatrixData1Armstrong2_80X25G),
    __PRV_DEV_MATRIX_MAC(CPSS_98CX8512_CNS, 2/*tiles*/,  80, &prvUtfDeviceMatrixData1Armstrong2_80X25G),
    __PRV_DEV_MATRIX_MAC(CPSS_98CX8530_CNS, 2/*tiles*/,  80, &prvUtfDeviceMatrixData1Armstrong2_80X25G),
    __PRV_DEV_MATRIX_MAC(CPSS_98CX8520_CNS, 2/*tiles*/,  64, &prvUtfDeviceMatrixData1Falcon_64X50G)
};

static PRV_UTF_DEVICE_MATRIX_DATA_STC prvUtfDeviceMatrixDataForFalcon_4T[] =
{
    __PRV_DEV_MATRIX_MAC(CPSS_98EX5614_CNS, 2/*tiles*/,  80, &prvUtfDeviceMatrixData1Falcon_80X25G),
    __PRV_DEV_MATRIX_MAC(CPSS_98CX8514_CNS, 2/*tiles*/,  80, &prvUtfDeviceMatrixData1Falcon_80X25G),
    __PRV_DEV_MATRIX_MAC(CPSS_98CX8535_CNS, 2/*tiles*/,  80, &prvUtfDeviceMatrixData1Falcon_80X25G),
    __PRV_DEV_MATRIX_MAC(CPSS_98CX8535_H_CNS, 2/*tiles*/,  80, &prvUtfDeviceMatrixData1Falcon_80X25G),
    __PRV_DEV_MATRIX_MAC(CPSS_98CX8525_CNS, 2/*tiles*/,  64, &prvUtfDeviceMatrixData1Falcon_64X50G)
};

static PRV_UTF_DEVICE_MATRIX_DATA_STC prvUtfDeviceMatrixDataForFalcon_4_tiles[] =
{
    __PRV_DEV_MATRIX_MAC(CPSS_98CX8580_CNS, 4/*tiles*/, 128, &prvUtfDeviceMatrixData1Falcon_4_tiles),
    __PRV_DEV_MATRIX_MAC(CPSS_98CX8580_E_CNS, 4/*tiles*/, 128, &prvUtfDeviceMatrixData1Falcon_4_tiles),
    __PRV_DEV_MATRIX_MAC(CPSS_98CX8542_CNS, 4/*tiles*/, 272, &prvUtfDeviceMatrixData1Falcon_4_tiles),
    __PRV_DEV_MATRIX_MAC(CPSS_98CX8550_CNS, 4/*tiles*/, 256, &prvUtfDeviceMatrixData1Falcon_4_tiles_160_ports)
};

/* AC5X devices:
    CPSS_98DX3500M_CNS          0x980011AB
    CPSS_98DX3501M_CNS          0x980611AB
    CPSS_98DX3510M_CNS          0x980111AB
    CPSS_98DX3520M_CNS          0x980211AB
    CPSS_98DX3530M_CNS          0x980311AB
    CPSS_98DX3540M_CNS          0x980411AB
    CPSS_98DX3550M_CNS          0x980511AB

    CPSS_98DX3500_CNS           0x982011AB
    CPSS_98DX3501_CNS           0x982611AB
    CPSS_98DX3510_CNS           0x982111AB
    CPSS_98DX3520_CNS           0x982211AB
    CPSS_98DX3530_CNS           0x982311AB
    CPSS_98DX3540_CNS           0x982411AB
    CPSS_98DX3550_CNS           0x982511AB

    CPSS_98DX7312M_CNS          0x981F11AB
    CPSS_98DX7308M_CNS          0x981E11AB
    CPSS_98DXC712_CNS           0x981D11AB
    CPSS_98DXC708_CNS           0x981C11AB

    CPSS_98DX3510_H_CNS         0x982111AB
    CPSS_98DX3510M_H_CNS        0x986111AB
    CPSS_98DX3530_H_CNS         0x986311AB
    CPSS_98DX3530M_H_CNS        0x984311AB
*/
static PRV_UTF_DEVICE_MATRIX_DATA_STC prvUtfDeviceMatrixDataForPhoenix[] =
{
    /*   deviceId,    bufferMemory,   transmitDescr,          fdb,                        txQueues,      mcGroups,                   trunks,      mstp,
         ingressAcls, ingressPolicer, egressPolicer,          arp,                        tunnelStart,   tunnelTermination,          lpm,         routerNextHop,
         ipMll,       cnc,       oam,            vlanTranslationSupport, tr101Support,               networkPorts,  networkPortsType,           stackPorts,
         data1InfoPtr
    */
    /** MACSEC supported */
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3500M_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K-1,       _1K,
        (18*_1K),    _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18*_1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_24G_6X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3501M_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K-1,       _1K,
        (12*_1K),    _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (12*_1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_16G_6X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3510M_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K - 1,       _1K,
        (18 * _1K),  _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18 * _1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_48G_6X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3520M_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K - 1,       _1K,
        (18 * _1K),  _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18 * _1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_24G_6X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3530M_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K - 1,       _1K,
        (18 * _1K),  _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18 * _1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_48G_6X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3540M_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K - 1,       _1K,
        (18 * _1K),  _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18 * _1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_24G_6X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3550M_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K - 1,       _1K,
        (18 * _1K),  _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18 * _1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_48G_6X25G
    },
    /** MACSEC not supported */
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3500_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K-1,       _1K,
        (18*_1K),    _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18*_1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_24G_6X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3501_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K-1,       _1K,
        (12*_1K),    _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (12*_1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_16G_6X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3510_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K - 1,       _1K,
        (18 * _1K),  _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18 * _1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_48G_6X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3510_H_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K - 1,       _1K,
        (18 * _1K),  _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18 * _1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_48G_6X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3510M_H_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K - 1,       _1K,
        (18 * _1K),  _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18 * _1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_48G_6X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3520_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K - 1,       _1K,
        (18 * _1K),  _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18 * _1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_24G_6X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3530_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K - 1,       _1K,
        (18 * _1K),  _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18 * _1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_48G_6X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3530_H_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K - 1,       _1K,
        (18 * _1K),  _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18 * _1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_48G_6X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3530M_H_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K - 1,       _1K,
        (18 * _1K),  _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18 * _1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_48G_6X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3540_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K - 1,       _1K,
        (18 * _1K),  _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18 * _1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_24G_6X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX3550_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K - 1,       _1K,
        (18 * _1K),  _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18 * _1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_48G_6X25G
    },

    /********* Aldrin3S *************/
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX7312M_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K-1,       _1K,
        (18*_1K),    _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18*_1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_12X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DXC712_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K-1,       _1K,
        (18*_1K),    _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18*_1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_12X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DX7308M_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K-1,       _1K,
        (12*_1K),    _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (12*_1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_8X25G
    },
    {
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(CPSS_98DXC708_CNS),
                     _24M,           _24K,                    _32K,                       8,             _12K,                        _4K-1,       _1K,
        (12*_1K),    _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (12*_1K),                    _4K,         _8K,
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          54,
        &prvUtfDeviceMatrixData1Phoenix_8X25G
    }
};

    /*   deviceId,    bufferMemory,   transmitDescr,          fdb,                        txQueues,      mcGroups,                   trunks,      mstp,
         ingressAcls, ingressPolicer, egressPolicer,          arp,                        tunnelStart,   tunnelTermination,          lpm,         routerNextHop,
         ipMll,       cnc,       oam,            vlanTranslationSupport, tr101Support,               networkPorts,  networkPortsType,           stackPorts,
         data1InfoPtr
    */
#define __PRV_HAWK_DEV_REDUCED_MATRIX_MAC(_id, _data) \
    {                                                                                                                                                       \
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(_id),                                                                                                                \
                     _64M,           _64K,                    _32K,                      8,             _12K,                        _4K-1,       _1K,     \
        (18*_1K),    _2K,            _2K,                   ARP_FROM_TS_INDICATION_CNS,  _4K,            (18*_1K),                   _32K,        _8K,     \
        _8K,         _16K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          106,  \
        _data    \
    }

#define __PRV_HAWK_DEV_COMMON_MATRIX_MAC(_id, _data) \
    {                                                                                                                                                       \
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(_id),                                                                                                                \
                     _64M,           _64K,                    _128K,                      8,             _12K,                        _4K-1,       _4K,     \
        (36*_1K),    _4K,            _4K,                   ARP_FROM_TS_INDICATION_CNS,  _48K,            (36*_1K),                   _32K,        _16K,    \
       _16K,         _32K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          106,  \
       _data    \
    }

#define __PRV_HAWK_DEV_EXTENDED_MATRIX_MAC(_id, _data) \
    {                                                                                                                                                       \
        DEVICE_ID_FROM_DEVICE_TYPE_MAC(_id),                                                                                                                \
                     _64M,           _64K,                    _128K,                      8,             _12K,                        _4K-1,       _4K,     \
        (48*_1K),    _4K,            _4K,                   ARP_FROM_TS_INDICATION_CNS,  _64K,            (48*_1K),                   _32K,        _16K,    \
       _16K,         _64K,            _2K,            GT_TRUE,                GT_TRUE,                    0,             PRV_CPSS_PORT_GE_E,          106,  \
       _data    \
    }

/* AC5P devices */
static PRV_UTF_DEVICE_MATRIX_DATA_STC prvUtfDeviceMatrixDataForHawk[] =
{
    __PRV_HAWK_DEV_REDUCED_MATRIX_MAC   (CPSS_98DX4504_CNS,     &prvUtfDeviceMatrixData_AC5P),
    __PRV_HAWK_DEV_REDUCED_MATRIX_MAC   (CPSS_98DX4504M_CNS,    &prvUtfDeviceMatrixData_AC5P),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DX4510_CNS,     &prvUtfDeviceMatrixData_AC5P),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DX4510M_CNS,    &prvUtfDeviceMatrixData_AC5P),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DX4510_H_CNS,   &prvUtfDeviceMatrixData_AC5P),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DX4510M_H_CNS,  &prvUtfDeviceMatrixData_AC5P),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DX4530_CNS,     &prvUtfDeviceMatrixData_AC5P),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DX4530M_CNS,    &prvUtfDeviceMatrixData_AC5P),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DX4550_CNS,     &prvUtfDeviceMatrixData_AC5P),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DX4550M_CNS,    &prvUtfDeviceMatrixData_AC5P),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DX4550_H_CNS,   &prvUtfDeviceMatrixData_AC5P),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DX4550M_H_CNS,  &prvUtfDeviceMatrixData_AC5P),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DX4570_CNS,     &prvUtfDeviceMatrixData_AC5P_XL),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DX4570M_CNS,    &prvUtfDeviceMatrixData_AC5P_XL),
    __PRV_HAWK_DEV_EXTENDED_MATRIX_MAC  (CPSS_98DX4590_CNS,     &prvUtfDeviceMatrixData_AC5P_XL),
    __PRV_HAWK_DEV_EXTENDED_MATRIX_MAC  (CPSS_98DX4590M_CNS,    &prvUtfDeviceMatrixData_AC5P_XL),
    __PRV_HAWK_DEV_EXTENDED_MATRIX_MAC  (CPSS_98DX4590_H_CNS,   &prvUtfDeviceMatrixData_AC5P_XL),
    __PRV_HAWK_DEV_EXTENDED_MATRIX_MAC  (CPSS_98DX4590M_H_CNS,  &prvUtfDeviceMatrixData_AC5P_XL),
    __PRV_HAWK_DEV_EXTENDED_MATRIX_MAC  (CPSS_98EX5604_CNS,     &prvUtfDeviceMatrixData1_AC5P_Armstrong2S),
    __PRV_HAWK_DEV_EXTENDED_MATRIX_MAC  (CPSS_98EX5604M_CNS,    &prvUtfDeviceMatrixData1_AC5P_Armstrong2S),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DX7324_CNS,     &prvUtfDeviceMatrixData_AC5P_Aldrin3),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DX7324M_CNS,    &prvUtfDeviceMatrixData_AC5P_Aldrin3),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DX7325_CNS,     &prvUtfDeviceMatrixData_AC5P_Aldrin3),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DX7325M_CNS,    &prvUtfDeviceMatrixData_AC5P_Aldrin3),
    __PRV_HAWK_DEV_COMMON_MATRIX_MAC    (CPSS_98DXC725_CNS,     &prvUtfDeviceMatrixData_AC5P_Aldrin3_QSGMII),
    __PRV_HAWK_DEV_EXTENDED_MATRIX_MAC  (CPSS_98DX7332_CNS,     &prvUtfDeviceMatrixData_AC5P_Aldrin3_XL),
    __PRV_HAWK_DEV_EXTENDED_MATRIX_MAC  (CPSS_98DX7332M_CNS,    &prvUtfDeviceMatrixData_AC5P_Aldrin3_XL),
    __PRV_HAWK_DEV_EXTENDED_MATRIX_MAC  (CPSS_98DX7335_CNS,     &prvUtfDeviceMatrixData_AC5P_Aldrin3_XL),
    __PRV_HAWK_DEV_EXTENDED_MATRIX_MAC  (CPSS_98DX7335M_CNS,    &prvUtfDeviceMatrixData_AC5P_Aldrin3_XL),
    __PRV_HAWK_DEV_EXTENDED_MATRIX_MAC  (CPSS_98DX7335_H_CNS,   &prvUtfDeviceMatrixData_AC5P_Aldrin3_XL),
    __PRV_HAWK_DEV_EXTENDED_MATRIX_MAC  (CPSS_98DX7335M_H_CNS,  &prvUtfDeviceMatrixData_AC5P_Aldrin3_XL)
};

#undef __PRV_DEV_MATRIX_MAC

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* __prvUtfDeviceMatrixDatah */

