// Seed: 1639373081
module module_0 (
    input  wand id_0,
    output tri  id_1
);
  uwire id_3;
  module_2 modCall_1 ();
  assign id_3 = 1;
  not primCall (id_1, id_3);
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    output supply1 id_2
);
  wire id_4;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2;
  assign id_1 = id_1;
  initial id_1 = 1 !== id_1;
  assign module_0.type_4 = 0;
endmodule
module module_3 (
    input  logic   id_0,
    input  logic   id_1,
    input  logic   id_2,
    input  supply0 id_3,
    output logic   id_4
);
  logic id_6 = id_6 == 1;
  assign id_4 = id_1 ? id_6 : 1;
  always @(1 or posedge id_2) begin : LABEL_0
    id_4 = id_2;
    if (1'b0) begin : LABEL_0
      id_4 = 1;
    end else if (1) id_6 <= 1;
    else
      forever begin : LABEL_0
        #1 id_4 = id_1;
      end
  end
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  initial id_4 = id_2;
endmodule
